/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*139 cases */, 35|128,10/*1315*/, TARGET_VAL(ISD::STORE),// ->1320
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'SIst_local' chained node
/*7*/         OPC_Scope, 33, /*->42*/ // 4 children in Scope
/*9*/           OPC_CaptureGlueInput,
/*10*/          OPC_RecordChild1, // #1 = $value
/*11*/          OPC_CheckChild1Type, MVT::v2i32,
/*13*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*14*/          OPC_CheckPredicate, 0, // Predicate_si_st_local
/*16*/          OPC_CheckPredicate, 1, // Predicate_si_store_local
/*18*/          OPC_CheckPredicate, 2, // Predicate_si_store_local_align8
/*20*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22*/          OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*25*/          OPC_EmitMergeInputChains1_0,
/*26*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*29*/          OPC_EmitInteger, MVT::i1, 0, 
/*32*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*42*/        /*Scope*/ 64|128,3/*448*/, /*->492*/
/*44*/          OPC_RecordChild1, // #1 = $vdata
/*45*/          OPC_Scope, 15|128,2/*271*/, /*->319*/ // 3 children in Scope
/*48*/            OPC_CheckChild1Type, MVT::i32,
/*50*/            OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*51*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*53*/            OPC_Scope, 54, /*->109*/ // 6 children in Scope
/*55*/              OPC_CheckPredicate, 4, // Predicate_truncstore
/*57*/              OPC_Scope, 24, /*->83*/ // 2 children in Scope
/*59*/                OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*61*/                OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*63*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*65*/                OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*68*/                OPC_EmitMergeInputChains1_0,
/*69*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*83*/              /*Scope*/ 24, /*->108*/
/*84*/                OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*86*/                OPC_CheckPredicate, 8, // Predicate_truncstorei16_global
/*88*/                OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*90*/                OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*93*/                OPC_EmitMergeInputChains1_0,
/*94*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*108*/             0, /*End of Scope*/
/*109*/           /*Scope*/ 24, /*->134*/
/*110*/             OPC_CheckPredicate, 9, // Predicate_store
/*112*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*114*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*116*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*119*/             OPC_EmitMergeInputChains1_0,
/*120*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*134*/           /*Scope*/ 52, /*->187*/
/*135*/             OPC_CheckPredicate, 4, // Predicate_truncstore
/*137*/             OPC_Scope, 23, /*->162*/ // 2 children in Scope
/*139*/               OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*141*/               OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*143*/               OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*145*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*148*/               OPC_EmitMergeInputChains1_0,
/*149*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*162*/             /*Scope*/ 23, /*->186*/
/*163*/               OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*165*/               OPC_CheckPredicate, 8, // Predicate_truncstorei16_global
/*167*/               OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*169*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*172*/               OPC_EmitMergeInputChains1_0,
/*173*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*186*/             0, /*End of Scope*/
/*187*/           /*Scope*/ 23, /*->211*/
/*188*/             OPC_CheckPredicate, 9, // Predicate_store
/*190*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*192*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*194*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*197*/             OPC_EmitMergeInputChains1_0,
/*198*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*211*/           /*Scope*/ 72, /*->284*/
/*212*/             OPC_CheckPredicate, 4, // Predicate_truncstore
/*214*/             OPC_Scope, 33, /*->249*/ // 2 children in Scope
/*216*/               OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*218*/               OPC_CheckPredicate, 11, // Predicate_truncstorei8_private
/*220*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*222*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*225*/               OPC_EmitMergeInputChains1_0,
/*226*/               OPC_EmitInteger, MVT::i1, 0, 
/*229*/               OPC_EmitInteger, MVT::i1, 0, 
/*232*/               OPC_EmitInteger, MVT::i1, 0, 
/*235*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*249*/             /*Scope*/ 33, /*->283*/
/*250*/               OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*252*/               OPC_CheckPredicate, 12, // Predicate_truncstorei16_private
/*254*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*256*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*259*/               OPC_EmitMergeInputChains1_0,
/*260*/               OPC_EmitInteger, MVT::i1, 0, 
/*263*/               OPC_EmitInteger, MVT::i1, 0, 
/*266*/               OPC_EmitInteger, MVT::i1, 0, 
/*269*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*283*/             0, /*End of Scope*/
/*284*/           /*Scope*/ 33, /*->318*/
/*285*/             OPC_CheckPredicate, 9, // Predicate_store
/*287*/             OPC_CheckPredicate, 13, // Predicate_store_private
/*289*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*291*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*294*/             OPC_EmitMergeInputChains1_0,
/*295*/             OPC_EmitInteger, MVT::i1, 0, 
/*298*/             OPC_EmitInteger, MVT::i1, 0, 
/*301*/             OPC_EmitInteger, MVT::i1, 0, 
/*304*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*318*/           0, /*End of Scope*/
/*319*/         /*Scope*/ 85, /*->405*/
/*320*/           OPC_CheckChild1Type, MVT::v2i32,
/*322*/           OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*323*/           OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*325*/           OPC_CheckPredicate, 9, // Predicate_store
/*327*/           OPC_Scope, 43, /*->372*/ // 2 children in Scope
/*329*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*331*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*333*/             OPC_Scope, 18, /*->353*/ // 2 children in Scope
/*335*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*338*/               OPC_EmitMergeInputChains1_0,
/*339*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*353*/             /*Scope*/ 17, /*->371*/
/*354*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*357*/               OPC_EmitMergeInputChains1_0,
/*358*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*371*/             0, /*End of Scope*/
/*372*/           /*Scope*/ 31, /*->404*/
/*373*/             OPC_CheckPredicate, 13, // Predicate_store_private
/*375*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*377*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*380*/             OPC_EmitMergeInputChains1_0,
/*381*/             OPC_EmitInteger, MVT::i1, 0, 
/*384*/             OPC_EmitInteger, MVT::i1, 0, 
/*387*/             OPC_EmitInteger, MVT::i1, 0, 
/*390*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*404*/           0, /*End of Scope*/
/*405*/         /*Scope*/ 85, /*->491*/
/*406*/           OPC_CheckChild1Type, MVT::v4i32,
/*408*/           OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*409*/           OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*411*/           OPC_CheckPredicate, 9, // Predicate_store
/*413*/           OPC_Scope, 43, /*->458*/ // 2 children in Scope
/*415*/             OPC_CheckPredicate, 10, // Predicate_global_store
/*417*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*419*/             OPC_Scope, 18, /*->439*/ // 2 children in Scope
/*421*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*424*/               OPC_EmitMergeInputChains1_0,
/*425*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*439*/             /*Scope*/ 17, /*->457*/
/*440*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*443*/               OPC_EmitMergeInputChains1_0,
/*444*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*457*/             0, /*End of Scope*/
/*458*/           /*Scope*/ 31, /*->490*/
/*459*/             OPC_CheckPredicate, 13, // Predicate_store_private
/*461*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*463*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*466*/             OPC_EmitMergeInputChains1_0,
/*467*/             OPC_EmitInteger, MVT::i1, 0, 
/*470*/             OPC_EmitInteger, MVT::i1, 0, 
/*473*/             OPC_EmitInteger, MVT::i1, 0, 
/*476*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*490*/           0, /*End of Scope*/
/*491*/         0, /*End of Scope*/
/*492*/       /*Scope*/ 17|128,1/*145*/, /*->639*/
/*494*/         OPC_CaptureGlueInput,
/*495*/         OPC_RecordChild1, // #1 = $value
/*496*/         OPC_Scope, 52, /*->550*/ // 2 children in Scope
/*498*/           OPC_CheckChild1Type, MVT::v2i32,
/*500*/           OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*501*/           OPC_CheckPredicate, 0, // Predicate_si_st_local
/*503*/           OPC_CheckPredicate, 1, // Predicate_si_store_local
/*505*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*507*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*510*/           OPC_EmitMergeInputChains1_0,
/*511*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*514*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*523*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*526*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*535*/           OPC_EmitInteger, MVT::i1, 0, 
/*538*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                  // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*550*/         /*Scope*/ 87, /*->638*/
/*551*/           OPC_CheckChild1Type, MVT::i32,
/*553*/           OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*554*/           OPC_CheckPredicate, 0, // Predicate_si_st_local
/*556*/           OPC_Scope, 54, /*->612*/ // 2 children in Scope
/*558*/             OPC_CheckPredicate, 14, // Predicate_si_truncstore_local
/*560*/             OPC_Scope, 24, /*->586*/ // 2 children in Scope
/*562*/               OPC_CheckPredicate, 15, // Predicate_si_truncstore_local_i8
/*564*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*566*/               OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*569*/               OPC_EmitMergeInputChains1_0,
/*570*/               OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*573*/               OPC_EmitInteger, MVT::i1, 0, 
/*576*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*586*/             /*Scope*/ 24, /*->611*/
/*587*/               OPC_CheckPredicate, 16, // Predicate_si_truncstore_local_i16
/*589*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*591*/               OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*594*/               OPC_EmitMergeInputChains1_0,
/*595*/               OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*598*/               OPC_EmitInteger, MVT::i1, 0, 
/*601*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*611*/             0, /*End of Scope*/
/*612*/           /*Scope*/ 24, /*->637*/
/*613*/             OPC_CheckPredicate, 1, // Predicate_si_store_local
/*615*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*617*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*620*/             OPC_EmitMergeInputChains1_0,
/*621*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*624*/             OPC_EmitInteger, MVT::i1, 0, 
/*627*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*637*/           0, /*End of Scope*/
/*638*/         0, /*End of Scope*/
/*639*/       /*Scope*/ 38|128,5/*678*/, /*->1319*/
/*641*/         OPC_RecordChild1, // #1 = $src1
/*642*/         OPC_Scope, 42|128,3/*426*/, /*->1071*/ // 4 children in Scope
/*645*/           OPC_CheckChild1Type, MVT::i32,
/*647*/           OPC_RecordChild2, // #2 = $src0
/*648*/           OPC_Scope, 105|128,1/*233*/, /*->884*/ // 2 children in Scope
/*651*/             OPC_CheckChild2Type, MVT::i32,
/*653*/             OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*655*/             OPC_Scope, 61, /*->718*/ // 3 children in Scope
/*657*/               OPC_CheckPredicate, 9, // Predicate_store
/*659*/               OPC_CheckPredicate, 17, // Predicate_local_store
/*661*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*663*/               OPC_EmitMergeInputChains1_0,
/*664*/               OPC_EmitInteger, MVT::i32, 0, 
/*667*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*679*/               OPC_EmitInteger, MVT::i32, 0, 
/*682*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*694*/               OPC_EmitInteger, MVT::i32, 1, 
/*697*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*700*/               OPC_EmitInteger, MVT::i32, 0, 
/*703*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*718*/             /*Scope*/ 0|128,1/*128*/, /*->848*/
/*720*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*722*/               OPC_Scope, 61, /*->785*/ // 2 children in Scope
/*724*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*726*/                 OPC_CheckPredicate, 18, // Predicate_truncstorei8_local
/*728*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*730*/                 OPC_EmitMergeInputChains1_0,
/*731*/                 OPC_EmitInteger, MVT::i32, 0, 
/*734*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*746*/                 OPC_EmitInteger, MVT::i32, 0, 
/*749*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*761*/                 OPC_EmitInteger, MVT::i32, 1, 
/*764*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*767*/                 OPC_EmitInteger, MVT::i32, 0, 
/*770*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*785*/               /*Scope*/ 61, /*->847*/
/*786*/                 OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*788*/                 OPC_CheckPredicate, 19, // Predicate_truncstorei16_local
/*790*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*792*/                 OPC_EmitMergeInputChains1_0,
/*793*/                 OPC_EmitInteger, MVT::i32, 0, 
/*796*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*808*/                 OPC_EmitInteger, MVT::i32, 0, 
/*811*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*823*/                 OPC_EmitInteger, MVT::i32, 1, 
/*826*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*829*/                 OPC_EmitInteger, MVT::i32, 0, 
/*832*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*847*/               0, /*End of Scope*/
/*848*/             /*Scope*/ 34, /*->883*/
/*849*/               OPC_CheckPredicate, 9, // Predicate_store
/*851*/               OPC_CheckPredicate, 10, // Predicate_global_store
/*853*/               OPC_Scope, 11, /*->866*/ // 2 children in Scope
/*855*/                 OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*857*/                 OPC_EmitMergeInputChains1_0,
/*858*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*866*/               /*Scope*/ 15, /*->882*/
/*867*/                 OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*869*/                 OPC_EmitMergeInputChains1_0,
/*870*/                 OPC_EmitInteger, MVT::i32, 0, 
/*873*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*882*/               0, /*End of Scope*/
/*883*/             0, /*End of Scope*/
/*884*/           /*Scope*/ 56|128,1/*184*/, /*->1070*/
/*886*/             OPC_CheckChild2Type, MVT::i64,
/*888*/             OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*890*/             OPC_Scope, 60, /*->952*/ // 4 children in Scope
/*892*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*894*/               OPC_Scope, 27, /*->923*/ // 2 children in Scope
/*896*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*898*/                 OPC_CheckPredicate, 20, // Predicate_truncstorei8_flat
/*900*/                 OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*902*/                 OPC_EmitMergeInputChains1_0,
/*903*/                 OPC_EmitInteger, MVT::i1, 0, 
/*906*/                 OPC_EmitInteger, MVT::i1, 0, 
/*909*/                 OPC_EmitInteger, MVT::i1, 0, 
/*912*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_flat>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*923*/               /*Scope*/ 27, /*->951*/
/*924*/                 OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*926*/                 OPC_CheckPredicate, 21, // Predicate_truncstorei16_flat
/*928*/                 OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*930*/                 OPC_EmitMergeInputChains1_0,
/*931*/                 OPC_EmitInteger, MVT::i1, 0, 
/*934*/                 OPC_EmitInteger, MVT::i1, 0, 
/*937*/                 OPC_EmitInteger, MVT::i1, 0, 
/*940*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_flat>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*951*/               0, /*End of Scope*/
/*952*/             /*Scope*/ 27, /*->980*/
/*953*/               OPC_CheckPredicate, 9, // Predicate_store
/*955*/               OPC_CheckPredicate, 22, // Predicate_flat_store
/*957*/               OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*959*/               OPC_EmitMergeInputChains1_0,
/*960*/               OPC_EmitInteger, MVT::i1, 0, 
/*963*/               OPC_EmitInteger, MVT::i1, 0, 
/*966*/               OPC_EmitInteger, MVT::i1, 0, 
/*969*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*980*/             /*Scope*/ 60, /*->1041*/
/*981*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*983*/               OPC_Scope, 27, /*->1012*/ // 2 children in Scope
/*985*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*987*/                 OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*989*/                 OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*991*/                 OPC_EmitMergeInputChains1_0,
/*992*/                 OPC_EmitInteger, MVT::i1, 0, 
/*995*/                 OPC_EmitInteger, MVT::i1, 0, 
/*998*/                 OPC_EmitInteger, MVT::i1, 0, 
/*1001*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1012*/              /*Scope*/ 27, /*->1040*/
/*1013*/                OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*1015*/                OPC_CheckPredicate, 8, // Predicate_truncstorei16_global
/*1017*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1019*/                OPC_EmitMergeInputChains1_0,
/*1020*/                OPC_EmitInteger, MVT::i1, 0, 
/*1023*/                OPC_EmitInteger, MVT::i1, 0, 
/*1026*/                OPC_EmitInteger, MVT::i1, 0, 
/*1029*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1040*/              0, /*End of Scope*/
/*1041*/            /*Scope*/ 27, /*->1069*/
/*1042*/              OPC_CheckPredicate, 9, // Predicate_store
/*1044*/              OPC_CheckPredicate, 10, // Predicate_global_store
/*1046*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1048*/              OPC_EmitMergeInputChains1_0,
/*1049*/              OPC_EmitInteger, MVT::i1, 0, 
/*1052*/              OPC_EmitInteger, MVT::i1, 0, 
/*1055*/              OPC_EmitInteger, MVT::i1, 0, 
/*1058*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1069*/            0, /*End of Scope*/
/*1070*/          0, /*End of Scope*/
/*1071*/        /*Scope*/ 105, /*->1177*/
/*1072*/          OPC_CheckChild1Type, MVT::v2i32,
/*1074*/          OPC_RecordChild2, // #2 = $index_gpr
/*1075*/          OPC_Scope, 38, /*->1115*/ // 2 children in Scope
/*1077*/            OPC_CheckChild2Type, MVT::i32,
/*1079*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1081*/            OPC_CheckPredicate, 9, // Predicate_store
/*1083*/            OPC_CheckPredicate, 10, // Predicate_global_store
/*1085*/            OPC_Scope, 11, /*->1098*/ // 2 children in Scope
/*1087*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*1089*/              OPC_EmitMergeInputChains1_0,
/*1090*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*1098*/            /*Scope*/ 15, /*->1114*/
/*1099*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1101*/              OPC_EmitMergeInputChains1_0,
/*1102*/              OPC_EmitInteger, MVT::i32, 0, 
/*1105*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*1114*/            0, /*End of Scope*/
/*1115*/          /*Scope*/ 60, /*->1176*/
/*1116*/            OPC_CheckChild2Type, MVT::i64,
/*1118*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1120*/            OPC_CheckPredicate, 9, // Predicate_store
/*1122*/            OPC_Scope, 25, /*->1149*/ // 2 children in Scope
/*1124*/              OPC_CheckPredicate, 22, // Predicate_flat_store
/*1126*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1128*/              OPC_EmitMergeInputChains1_0,
/*1129*/              OPC_EmitInteger, MVT::i1, 0, 
/*1132*/              OPC_EmitInteger, MVT::i1, 0, 
/*1135*/              OPC_EmitInteger, MVT::i1, 0, 
/*1138*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v2i32:v2i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1149*/            /*Scope*/ 25, /*->1175*/
/*1150*/              OPC_CheckPredicate, 10, // Predicate_global_store
/*1152*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1154*/              OPC_EmitMergeInputChains1_0,
/*1155*/              OPC_EmitInteger, MVT::i1, 0, 
/*1158*/              OPC_EmitInteger, MVT::i1, 0, 
/*1161*/              OPC_EmitInteger, MVT::i1, 0, 
/*1164*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v2i32:v2i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1175*/            0, /*End of Scope*/
/*1176*/          0, /*End of Scope*/
/*1177*/        /*Scope*/ 105, /*->1283*/
/*1178*/          OPC_CheckChild1Type, MVT::v4i32,
/*1180*/          OPC_RecordChild2, // #2 = $index_gpr
/*1181*/          OPC_Scope, 38, /*->1221*/ // 2 children in Scope
/*1183*/            OPC_CheckChild2Type, MVT::i32,
/*1185*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1187*/            OPC_CheckPredicate, 9, // Predicate_store
/*1189*/            OPC_CheckPredicate, 10, // Predicate_global_store
/*1191*/            OPC_Scope, 11, /*->1204*/ // 2 children in Scope
/*1193*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*1195*/              OPC_EmitMergeInputChains1_0,
/*1196*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1204*/            /*Scope*/ 15, /*->1220*/
/*1205*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1207*/              OPC_EmitMergeInputChains1_0,
/*1208*/              OPC_EmitInteger, MVT::i32, 0, 
/*1211*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1220*/            0, /*End of Scope*/
/*1221*/          /*Scope*/ 60, /*->1282*/
/*1222*/            OPC_CheckChild2Type, MVT::i64,
/*1224*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1226*/            OPC_CheckPredicate, 9, // Predicate_store
/*1228*/            OPC_Scope, 25, /*->1255*/ // 2 children in Scope
/*1230*/              OPC_CheckPredicate, 22, // Predicate_flat_store
/*1232*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1234*/              OPC_EmitMergeInputChains1_0,
/*1235*/              OPC_EmitInteger, MVT::i1, 0, 
/*1238*/              OPC_EmitInteger, MVT::i1, 0, 
/*1241*/              OPC_EmitInteger, MVT::i1, 0, 
/*1244*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v4i32:v4i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1255*/            /*Scope*/ 25, /*->1281*/
/*1256*/              OPC_CheckPredicate, 10, // Predicate_global_store
/*1258*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1260*/              OPC_EmitMergeInputChains1_0,
/*1261*/              OPC_EmitInteger, MVT::i1, 0, 
/*1264*/              OPC_EmitInteger, MVT::i1, 0, 
/*1267*/              OPC_EmitInteger, MVT::i1, 0, 
/*1270*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v4i32:v4i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1281*/            0, /*End of Scope*/
/*1282*/          0, /*End of Scope*/
/*1283*/        /*Scope*/ 34, /*->1318*/
/*1284*/          OPC_CheckChild1Type, MVT::i64,
/*1286*/          OPC_RecordChild2, // #2 = $ptr
/*1287*/          OPC_CheckChild2Type, MVT::i64,
/*1289*/          OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1291*/          OPC_CheckPredicate, 9, // Predicate_store
/*1293*/          OPC_CheckPredicate, 22, // Predicate_flat_store
/*1295*/          OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1297*/          OPC_EmitMergeInputChains1_0,
/*1298*/          OPC_EmitInteger, MVT::i1, 0, 
/*1301*/          OPC_EmitInteger, MVT::i1, 0, 
/*1304*/          OPC_EmitInteger, MVT::i1, 0, 
/*1307*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (st i64:i64:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1318*/        0, /*End of Scope*/
/*1319*/      0, /*End of Scope*/
/*1320*/    /*SwitchOpcode*/ 64|128,6/*832*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->2156
/*1324*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*1325*/      OPC_Scope, 87|128,5/*727*/, /*->2055*/ // 6 children in Scope
/*1328*/        OPC_CheckChild1Integer, 110|128,40/*5230*/, 
/*1331*/        OPC_RecordChild2, // #1 = $rsrc
/*1332*/        OPC_CheckChild2Type, MVT::v4i32,
/*1334*/        OPC_Scope, 77, /*->1413*/ // 4 children in Scope
/*1336*/          OPC_MoveChild, 3,
/*1338*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1341*/          OPC_CheckType, MVT::i32,
/*1343*/          OPC_MoveParent,
/*1344*/          OPC_RecordChild4, // #2 = $soffset
/*1345*/          OPC_RecordChild5, // #3 = $offset
/*1346*/          OPC_MoveChild, 5,
/*1348*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1351*/          OPC_MoveParent,
/*1352*/          OPC_MoveChild, 6,
/*1354*/          OPC_CheckInteger, 0, 
/*1356*/          OPC_MoveParent,
/*1357*/          OPC_MoveChild, 7,
/*1359*/          OPC_CheckInteger, 0, 
/*1361*/          OPC_MoveParent,
/*1362*/          OPC_MoveChild, 8,
/*1364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1367*/          OPC_RecordNode, // #4 = $glc
/*1368*/          OPC_MoveParent,
/*1369*/          OPC_MoveChild, 9,
/*1371*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1374*/          OPC_RecordNode, // #5 = $slc
/*1375*/          OPC_MoveParent,
/*1376*/          OPC_MoveChild, 10,
/*1378*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1381*/          OPC_RecordNode, // #6 = $tfe
/*1382*/          OPC_MoveParent,
/*1383*/          OPC_CheckType, MVT::i32,
/*1385*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1387*/          OPC_EmitMergeInputChains1_0,
/*1388*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1391*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1394*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1397*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1400*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 5230:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1413*/        /*Scope*/ 86|128,1/*214*/, /*->1629*/
/*1415*/          OPC_RecordChild3, // #2 = $vaddr
/*1416*/          OPC_Scope, 8|128,1/*136*/, /*->1555*/ // 2 children in Scope
/*1419*/            OPC_CheckChild3Type, MVT::i32,
/*1421*/            OPC_RecordChild4, // #3 = $soffset
/*1422*/            OPC_RecordChild5, // #4 = $offset
/*1423*/            OPC_MoveChild, 5,
/*1425*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1428*/            OPC_MoveParent,
/*1429*/            OPC_MoveChild, 6,
/*1431*/            OPC_Scope, 60, /*->1493*/ // 2 children in Scope
/*1433*/              OPC_CheckInteger, 1, 
/*1435*/              OPC_MoveParent,
/*1436*/              OPC_MoveChild, 7,
/*1438*/              OPC_CheckInteger, 0, 
/*1440*/              OPC_MoveParent,
/*1441*/              OPC_MoveChild, 8,
/*1443*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1446*/              OPC_RecordNode, // #5 = $glc
/*1447*/              OPC_MoveParent,
/*1448*/              OPC_MoveChild, 9,
/*1450*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1453*/              OPC_RecordNode, // #6 = $slc
/*1454*/              OPC_MoveParent,
/*1455*/              OPC_MoveChild, 10,
/*1457*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1460*/              OPC_RecordNode, // #7 = $tfe
/*1461*/              OPC_MoveParent,
/*1462*/              OPC_CheckType, MVT::i32,
/*1464*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1466*/              OPC_EmitMergeInputChains1_0,
/*1467*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1470*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1473*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1476*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1479*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 5230:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1493*/            /*Scope*/ 60, /*->1554*/
/*1494*/              OPC_CheckInteger, 0, 
/*1496*/              OPC_MoveParent,
/*1497*/              OPC_MoveChild, 7,
/*1499*/              OPC_CheckInteger, 1, 
/*1501*/              OPC_MoveParent,
/*1502*/              OPC_MoveChild, 8,
/*1504*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1507*/              OPC_RecordNode, // #5 = $glc
/*1508*/              OPC_MoveParent,
/*1509*/              OPC_MoveChild, 9,
/*1511*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1514*/              OPC_RecordNode, // #6 = $slc
/*1515*/              OPC_MoveParent,
/*1516*/              OPC_MoveChild, 10,
/*1518*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1521*/              OPC_RecordNode, // #7 = $tfe
/*1522*/              OPC_MoveParent,
/*1523*/              OPC_CheckType, MVT::i32,
/*1525*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1527*/              OPC_EmitMergeInputChains1_0,
/*1528*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1531*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1534*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1537*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1540*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 5230:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1554*/            0, /*End of Scope*/
/*1555*/          /*Scope*/ 72, /*->1628*/
/*1556*/            OPC_CheckChild3Type, MVT::v2i32,
/*1558*/            OPC_RecordChild4, // #3 = $soffset
/*1559*/            OPC_RecordChild5, // #4 = $offset
/*1560*/            OPC_MoveChild, 5,
/*1562*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1565*/            OPC_MoveParent,
/*1566*/            OPC_MoveChild, 6,
/*1568*/            OPC_CheckInteger, 1, 
/*1570*/            OPC_MoveParent,
/*1571*/            OPC_MoveChild, 7,
/*1573*/            OPC_CheckInteger, 1, 
/*1575*/            OPC_MoveParent,
/*1576*/            OPC_MoveChild, 8,
/*1578*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1581*/            OPC_RecordNode, // #5 = $glc
/*1582*/            OPC_MoveParent,
/*1583*/            OPC_MoveChild, 9,
/*1585*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1588*/            OPC_RecordNode, // #6 = $slc
/*1589*/            OPC_MoveParent,
/*1590*/            OPC_MoveChild, 10,
/*1592*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1595*/            OPC_RecordNode, // #7 = $tfe
/*1596*/            OPC_MoveParent,
/*1597*/            OPC_CheckType, MVT::i32,
/*1599*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1601*/            OPC_EmitMergeInputChains1_0,
/*1602*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1605*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1608*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1611*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1614*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 5230:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1628*/          0, /*End of Scope*/
/*1629*/        /*Scope*/ 109, /*->1739*/
/*1630*/          OPC_MoveChild, 3,
/*1632*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1635*/          OPC_CheckType, MVT::i32,
/*1637*/          OPC_MoveParent,
/*1638*/          OPC_RecordChild4, // #2 = $soffset
/*1639*/          OPC_RecordChild5, // #3 = $offset
/*1640*/          OPC_MoveChild, 5,
/*1642*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1645*/          OPC_MoveParent,
/*1646*/          OPC_MoveChild, 6,
/*1648*/          OPC_CheckInteger, 0, 
/*1650*/          OPC_MoveParent,
/*1651*/          OPC_MoveChild, 7,
/*1653*/          OPC_CheckInteger, 0, 
/*1655*/          OPC_MoveParent,
/*1656*/          OPC_MoveChild, 8,
/*1658*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1661*/          OPC_RecordNode, // #4 = $glc
/*1662*/          OPC_MoveParent,
/*1663*/          OPC_MoveChild, 9,
/*1665*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1668*/          OPC_RecordNode, // #5 = $slc
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveChild, 10,
/*1672*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1675*/          OPC_RecordNode, // #6 = $tfe
/*1676*/          OPC_MoveParent,
/*1677*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1708
/*1680*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1682*/            OPC_EmitMergeInputChains1_0,
/*1683*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1686*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1689*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1692*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1695*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 5230:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1708*/          /*SwitchType*/ 28, MVT::v4i32,// ->1738
/*1710*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1712*/            OPC_EmitMergeInputChains1_0,
/*1713*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1716*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1719*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1722*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1725*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 5230:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1738*/          0, // EndSwitchType
/*1739*/        /*Scope*/ 57|128,2/*313*/, /*->2054*/
/*1741*/          OPC_RecordChild3, // #2 = $vaddr
/*1742*/          OPC_Scope, 74|128,1/*202*/, /*->1947*/ // 2 children in Scope
/*1745*/            OPC_CheckChild3Type, MVT::i32,
/*1747*/            OPC_RecordChild4, // #3 = $soffset
/*1748*/            OPC_RecordChild5, // #4 = $offset
/*1749*/            OPC_MoveChild, 5,
/*1751*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1754*/            OPC_MoveParent,
/*1755*/            OPC_MoveChild, 6,
/*1757*/            OPC_Scope, 93, /*->1852*/ // 2 children in Scope
/*1759*/              OPC_CheckInteger, 1, 
/*1761*/              OPC_MoveParent,
/*1762*/              OPC_MoveChild, 7,
/*1764*/              OPC_CheckInteger, 0, 
/*1766*/              OPC_MoveParent,
/*1767*/              OPC_MoveChild, 8,
/*1769*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1772*/              OPC_RecordNode, // #5 = $glc
/*1773*/              OPC_MoveParent,
/*1774*/              OPC_MoveChild, 9,
/*1776*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1779*/              OPC_RecordNode, // #6 = $slc
/*1780*/              OPC_MoveParent,
/*1781*/              OPC_MoveChild, 10,
/*1783*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1786*/              OPC_RecordNode, // #7 = $tfe
/*1787*/              OPC_MoveParent,
/*1788*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1820
/*1791*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1793*/                OPC_EmitMergeInputChains1_0,
/*1794*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1797*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1800*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1803*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1806*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 5230:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1820*/              /*SwitchType*/ 29, MVT::v4i32,// ->1851
/*1822*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1824*/                OPC_EmitMergeInputChains1_0,
/*1825*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1828*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1831*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1834*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1837*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 5230:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1851*/              0, // EndSwitchType
/*1852*/            /*Scope*/ 93, /*->1946*/
/*1853*/              OPC_CheckInteger, 0, 
/*1855*/              OPC_MoveParent,
/*1856*/              OPC_MoveChild, 7,
/*1858*/              OPC_CheckInteger, 1, 
/*1860*/              OPC_MoveParent,
/*1861*/              OPC_MoveChild, 8,
/*1863*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1866*/              OPC_RecordNode, // #5 = $glc
/*1867*/              OPC_MoveParent,
/*1868*/              OPC_MoveChild, 9,
/*1870*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1873*/              OPC_RecordNode, // #6 = $slc
/*1874*/              OPC_MoveParent,
/*1875*/              OPC_MoveChild, 10,
/*1877*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1880*/              OPC_RecordNode, // #7 = $tfe
/*1881*/              OPC_MoveParent,
/*1882*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1914
/*1885*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1887*/                OPC_EmitMergeInputChains1_0,
/*1888*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1891*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1894*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1897*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1900*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 5230:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1914*/              /*SwitchType*/ 29, MVT::v4i32,// ->1945
/*1916*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1918*/                OPC_EmitMergeInputChains1_0,
/*1919*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1922*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1925*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1928*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1931*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 5230:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1945*/              0, // EndSwitchType
/*1946*/            0, /*End of Scope*/
/*1947*/          /*Scope*/ 105, /*->2053*/
/*1948*/            OPC_CheckChild3Type, MVT::v2i32,
/*1950*/            OPC_RecordChild4, // #3 = $soffset
/*1951*/            OPC_RecordChild5, // #4 = $offset
/*1952*/            OPC_MoveChild, 5,
/*1954*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1957*/            OPC_MoveParent,
/*1958*/            OPC_MoveChild, 6,
/*1960*/            OPC_CheckInteger, 1, 
/*1962*/            OPC_MoveParent,
/*1963*/            OPC_MoveChild, 7,
/*1965*/            OPC_CheckInteger, 1, 
/*1967*/            OPC_MoveParent,
/*1968*/            OPC_MoveChild, 8,
/*1970*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1973*/            OPC_RecordNode, // #5 = $glc
/*1974*/            OPC_MoveParent,
/*1975*/            OPC_MoveChild, 9,
/*1977*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1980*/            OPC_RecordNode, // #6 = $slc
/*1981*/            OPC_MoveParent,
/*1982*/            OPC_MoveChild, 10,
/*1984*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1987*/            OPC_RecordNode, // #7 = $tfe
/*1988*/            OPC_MoveParent,
/*1989*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->2021
/*1992*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1994*/              OPC_EmitMergeInputChains1_0,
/*1995*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1998*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*2001*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*2004*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*2007*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 5230:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*2021*/            /*SwitchType*/ 29, MVT::v4i32,// ->2052
/*2023*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2025*/              OPC_EmitMergeInputChains1_0,
/*2026*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2029*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*2032*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*2035*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*2038*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 5230:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*2052*/            0, // EndSwitchType
/*2053*/          0, /*End of Scope*/
/*2054*/        0, /*End of Scope*/
/*2055*/      /*Scope*/ 23, /*->2079*/
/*2056*/        OPC_CheckChild1Integer, 15|128,41/*5263*/, 
/*2059*/        OPC_RecordChild2, // #1 = $vcc
/*2060*/        OPC_RecordChild3, // #2 = $target
/*2061*/        OPC_MoveChild, 3,
/*2063*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*2066*/        OPC_MoveParent,
/*2067*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2069*/        OPC_EmitMergeInputChains1_0,
/*2070*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 5263:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*2079*/      /*Scope*/ 23, /*->2103*/
/*2080*/        OPC_CheckChild1Integer, 111|128,40/*5231*/, 
/*2083*/        OPC_RecordChild2, // #1 = $src
/*2084*/        OPC_RecordChild3, // #2 = $target
/*2085*/        OPC_MoveChild, 3,
/*2087*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*2090*/        OPC_MoveParent,
/*2091*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2093*/        OPC_EmitMergeInputChains1_0,
/*2094*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 5231:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*2103*/      /*Scope*/ 15, /*->2119*/
/*2104*/        OPC_CheckChild1Integer, 109|128,40/*5229*/, 
/*2107*/        OPC_RecordChild2, // #1 = $src
/*2108*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2110*/        OPC_EmitMergeInputChains1_0,
/*2111*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 5229:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*2119*/      /*Scope*/ 17, /*->2137*/
/*2120*/        OPC_CheckChild1Integer, 16|128,41/*5264*/, 
/*2123*/        OPC_RecordChild2, // #1 = $vcc
/*2124*/        OPC_RecordChild3, // #2 = $src
/*2125*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2127*/        OPC_EmitMergeInputChains1_0,
/*2128*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 5264:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*2137*/      /*Scope*/ 17, /*->2155*/
/*2138*/        OPC_CheckChild1Integer, 112|128,40/*5232*/, 
/*2141*/        OPC_RecordChild2, // #1 = $src0
/*2142*/        OPC_RecordChild3, // #2 = $src1
/*2143*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2145*/        OPC_EmitMergeInputChains1_0,
/*2146*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 5232:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*2155*/      0, /*End of Scope*/
/*2156*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->2616
/*2160*/      OPC_RecordMemRef,
/*2161*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*2162*/      OPC_RecordChild1, // #1 = $rsrc
/*2163*/      OPC_RecordChild2, // #2 = $vdata
/*2164*/      OPC_Scope, 111, /*->2277*/ // 3 children in Scope
/*2166*/        OPC_CheckChild2Type, MVT::i32,
/*2168*/        OPC_CheckChild3Integer, 1, 
/*2170*/        OPC_RecordChild4, // #3 = $vaddr
/*2171*/        OPC_RecordChild5, // #4 = $soffset
/*2172*/        OPC_RecordChild6, // #5 = $inst_offset
/*2173*/        OPC_MoveChild, 6,
/*2175*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2178*/        OPC_MoveParent,
/*2179*/        OPC_RecordChild7, // #6 = $dfmt
/*2180*/        OPC_MoveChild, 7,
/*2182*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2185*/        OPC_MoveParent,
/*2186*/        OPC_MoveChild, 8,
/*2188*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2191*/        OPC_RecordNode, // #7 = $nfmt
/*2192*/        OPC_MoveParent,
/*2193*/        OPC_MoveChild, 9,
/*2195*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2198*/        OPC_RecordNode, // #8 = $offen
/*2199*/        OPC_MoveParent,
/*2200*/        OPC_MoveChild, 10,
/*2202*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2205*/        OPC_RecordNode, // #9 = $idxen
/*2206*/        OPC_MoveParent,
/*2207*/        OPC_MoveChild, 11,
/*2209*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2212*/        OPC_RecordNode, // #10 = $glc
/*2213*/        OPC_MoveParent,
/*2214*/        OPC_MoveChild, 12,
/*2216*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2219*/        OPC_RecordNode, // #11 = $slc
/*2220*/        OPC_MoveParent,
/*2221*/        OPC_MoveChild, 13,
/*2223*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2226*/        OPC_RecordNode, // #12 = $tfe
/*2227*/        OPC_MoveParent,
/*2228*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2230*/        OPC_EmitMergeInputChains1_0,
/*2231*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2234*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2237*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2240*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2243*/        OPC_EmitInteger, MVT::i1, 0, 
/*2246*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2249*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2252*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2255*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2258*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2277*/      /*Scope*/ 111, /*->2389*/
/*2278*/        OPC_CheckChild2Type, MVT::v2i32,
/*2280*/        OPC_CheckChild3Integer, 2, 
/*2282*/        OPC_RecordChild4, // #3 = $vaddr
/*2283*/        OPC_RecordChild5, // #4 = $soffset
/*2284*/        OPC_RecordChild6, // #5 = $inst_offset
/*2285*/        OPC_MoveChild, 6,
/*2287*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2290*/        OPC_MoveParent,
/*2291*/        OPC_RecordChild7, // #6 = $dfmt
/*2292*/        OPC_MoveChild, 7,
/*2294*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2297*/        OPC_MoveParent,
/*2298*/        OPC_MoveChild, 8,
/*2300*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2303*/        OPC_RecordNode, // #7 = $nfmt
/*2304*/        OPC_MoveParent,
/*2305*/        OPC_MoveChild, 9,
/*2307*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2310*/        OPC_RecordNode, // #8 = $offen
/*2311*/        OPC_MoveParent,
/*2312*/        OPC_MoveChild, 10,
/*2314*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2317*/        OPC_RecordNode, // #9 = $idxen
/*2318*/        OPC_MoveParent,
/*2319*/        OPC_MoveChild, 11,
/*2321*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2324*/        OPC_RecordNode, // #10 = $glc
/*2325*/        OPC_MoveParent,
/*2326*/        OPC_MoveChild, 12,
/*2328*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2331*/        OPC_RecordNode, // #11 = $slc
/*2332*/        OPC_MoveParent,
/*2333*/        OPC_MoveChild, 13,
/*2335*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2338*/        OPC_RecordNode, // #12 = $tfe
/*2339*/        OPC_MoveParent,
/*2340*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2342*/        OPC_EmitMergeInputChains1_0,
/*2343*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2346*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2349*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2352*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2355*/        OPC_EmitInteger, MVT::i1, 0, 
/*2358*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2361*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2364*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2367*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2370*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2389*/      /*Scope*/ 96|128,1/*224*/, /*->2615*/
/*2391*/        OPC_CheckChild2Type, MVT::v4i32,
/*2393*/        OPC_Scope, 109, /*->2504*/ // 2 children in Scope
/*2395*/          OPC_CheckChild3Integer, 3, 
/*2397*/          OPC_RecordChild4, // #3 = $vaddr
/*2398*/          OPC_RecordChild5, // #4 = $soffset
/*2399*/          OPC_RecordChild6, // #5 = $inst_offset
/*2400*/          OPC_MoveChild, 6,
/*2402*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2405*/          OPC_MoveParent,
/*2406*/          OPC_RecordChild7, // #6 = $dfmt
/*2407*/          OPC_MoveChild, 7,
/*2409*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2412*/          OPC_MoveParent,
/*2413*/          OPC_MoveChild, 8,
/*2415*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2418*/          OPC_RecordNode, // #7 = $nfmt
/*2419*/          OPC_MoveParent,
/*2420*/          OPC_MoveChild, 9,
/*2422*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2425*/          OPC_RecordNode, // #8 = $offen
/*2426*/          OPC_MoveParent,
/*2427*/          OPC_MoveChild, 10,
/*2429*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2432*/          OPC_RecordNode, // #9 = $idxen
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveChild, 11,
/*2436*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2439*/          OPC_RecordNode, // #10 = $glc
/*2440*/          OPC_MoveParent,
/*2441*/          OPC_MoveChild, 12,
/*2443*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2446*/          OPC_RecordNode, // #11 = $slc
/*2447*/          OPC_MoveParent,
/*2448*/          OPC_MoveChild, 13,
/*2450*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2453*/          OPC_RecordNode, // #12 = $tfe
/*2454*/          OPC_MoveParent,
/*2455*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2457*/          OPC_EmitMergeInputChains1_0,
/*2458*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2461*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2464*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2467*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2470*/          OPC_EmitInteger, MVT::i1, 0, 
/*2473*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2476*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2479*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2482*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2485*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2504*/        /*Scope*/ 109, /*->2614*/
/*2505*/          OPC_CheckChild3Integer, 4, 
/*2507*/          OPC_RecordChild4, // #3 = $vaddr
/*2508*/          OPC_RecordChild5, // #4 = $soffset
/*2509*/          OPC_RecordChild6, // #5 = $inst_offset
/*2510*/          OPC_MoveChild, 6,
/*2512*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2515*/          OPC_MoveParent,
/*2516*/          OPC_RecordChild7, // #6 = $dfmt
/*2517*/          OPC_MoveChild, 7,
/*2519*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2522*/          OPC_MoveParent,
/*2523*/          OPC_MoveChild, 8,
/*2525*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2528*/          OPC_RecordNode, // #7 = $nfmt
/*2529*/          OPC_MoveParent,
/*2530*/          OPC_MoveChild, 9,
/*2532*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2535*/          OPC_RecordNode, // #8 = $offen
/*2536*/          OPC_MoveParent,
/*2537*/          OPC_MoveChild, 10,
/*2539*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2542*/          OPC_RecordNode, // #9 = $idxen
/*2543*/          OPC_MoveParent,
/*2544*/          OPC_MoveChild, 11,
/*2546*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2549*/          OPC_RecordNode, // #10 = $glc
/*2550*/          OPC_MoveParent,
/*2551*/          OPC_MoveChild, 12,
/*2553*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2556*/          OPC_RecordNode, // #11 = $slc
/*2557*/          OPC_MoveParent,
/*2558*/          OPC_MoveChild, 13,
/*2560*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2563*/          OPC_RecordNode, // #12 = $tfe
/*2564*/          OPC_MoveParent,
/*2565*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2567*/          OPC_EmitMergeInputChains1_0,
/*2568*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2571*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2574*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2577*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2580*/          OPC_EmitInteger, MVT::i1, 0, 
/*2583*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2586*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2589*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2592*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2595*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2614*/        0, /*End of Scope*/
/*2615*/      0, /*End of Scope*/
/*2616*/    /*SwitchOpcode*/ 116|128,18/*2420*/, TARGET_VAL(ISD::LOAD),// ->5040
/*2620*/      OPC_RecordMemRef,
/*2621*/      OPC_RecordNode, // #0 = 'ld' chained node
/*2622*/      OPC_Scope, 104|128,6/*872*/, /*->3497*/ // 7 children in Scope
/*2625*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2626*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*2628*/        OPC_CheckType, MVT::i32,
/*2630*/        OPC_Scope, 26, /*->2658*/ // 20 children in Scope
/*2632*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2634*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2636*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*2638*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2640*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2643*/          OPC_EmitMergeInputChains1_0,
/*2644*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2658*/        /*Scope*/ 26, /*->2685*/
/*2659*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2661*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2663*/          OPC_CheckPredicate, 29, // Predicate_sextloadi8_global
/*2665*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2667*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2670*/          OPC_EmitMergeInputChains1_0,
/*2671*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2685*/        /*Scope*/ 26, /*->2712*/
/*2686*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2688*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2690*/          OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*2692*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2694*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2697*/          OPC_EmitMergeInputChains1_0,
/*2698*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2712*/        /*Scope*/ 26, /*->2739*/
/*2713*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2715*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2717*/          OPC_CheckPredicate, 33, // Predicate_sextloadi16_global
/*2719*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2721*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2724*/          OPC_EmitMergeInputChains1_0,
/*2725*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2739*/        /*Scope*/ 24, /*->2764*/
/*2740*/          OPC_CheckPredicate, 34, // Predicate_load
/*2742*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*2744*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2746*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2749*/          OPC_EmitMergeInputChains1_0,
/*2750*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2764*/        /*Scope*/ 26, /*->2791*/
/*2765*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2767*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2769*/          OPC_CheckPredicate, 36, // Predicate_sextloadi8_constant
/*2771*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2773*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2776*/          OPC_EmitMergeInputChains1_0,
/*2777*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2791*/        /*Scope*/ 26, /*->2818*/
/*2792*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2794*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2796*/          OPC_CheckPredicate, 37, // Predicate_az_extloadi8_constant
/*2798*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2800*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2803*/          OPC_EmitMergeInputChains1_0,
/*2804*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2818*/        /*Scope*/ 26, /*->2845*/
/*2819*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2821*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2823*/          OPC_CheckPredicate, 38, // Predicate_sextloadi16_constant
/*2825*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2827*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2830*/          OPC_EmitMergeInputChains1_0,
/*2831*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2845*/        /*Scope*/ 53, /*->2899*/
/*2846*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2848*/          OPC_Scope, 24, /*->2874*/ // 2 children in Scope
/*2850*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2852*/            OPC_CheckPredicate, 39, // Predicate_az_extloadi16_constant
/*2854*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2856*/            OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2859*/            OPC_EmitMergeInputChains1_0,
/*2860*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2874*/          /*Scope*/ 23, /*->2898*/
/*2875*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*2877*/            OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*2879*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2881*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2884*/            OPC_EmitMergeInputChains1_0,
/*2885*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2898*/          0, /*End of Scope*/
/*2899*/        /*Scope*/ 25, /*->2925*/
/*2900*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2902*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*2904*/          OPC_CheckPredicate, 29, // Predicate_sextloadi8_global
/*2906*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2908*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2911*/          OPC_EmitMergeInputChains1_0,
/*2912*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2925*/        /*Scope*/ 25, /*->2951*/
/*2926*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*2928*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*2930*/          OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*2932*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2934*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2937*/          OPC_EmitMergeInputChains1_0,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2951*/        /*Scope*/ 25, /*->2977*/
/*2952*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*2954*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*2956*/          OPC_CheckPredicate, 33, // Predicate_sextloadi16_global
/*2958*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2960*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2963*/          OPC_EmitMergeInputChains1_0,
/*2964*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2977*/        /*Scope*/ 23, /*->3001*/
/*2978*/          OPC_CheckPredicate, 34, // Predicate_load
/*2980*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*2982*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*2984*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2987*/          OPC_EmitMergeInputChains1_0,
/*2988*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3001*/        /*Scope*/ 35, /*->3037*/
/*3002*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*3004*/          OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*3006*/          OPC_CheckPredicate, 40, // Predicate_sextloadi8_private
/*3008*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3010*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3013*/          OPC_EmitMergeInputChains1_0,
/*3014*/          OPC_EmitInteger, MVT::i1, 0, 
/*3017*/          OPC_EmitInteger, MVT::i1, 0, 
/*3020*/          OPC_EmitInteger, MVT::i1, 0, 
/*3023*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3037*/        /*Scope*/ 35, /*->3073*/
/*3038*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*3040*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3042*/          OPC_CheckPredicate, 41, // Predicate_extloadi8_private
/*3044*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3046*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3049*/          OPC_EmitMergeInputChains1_0,
/*3050*/          OPC_EmitInteger, MVT::i1, 0, 
/*3053*/          OPC_EmitInteger, MVT::i1, 0, 
/*3056*/          OPC_EmitInteger, MVT::i1, 0, 
/*3059*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3073*/        /*Scope*/ 35, /*->3109*/
/*3074*/          OPC_CheckPredicate, 27, // Predicate_sextload
/*3076*/          OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*3078*/          OPC_CheckPredicate, 42, // Predicate_sextloadi16_private
/*3080*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3082*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3085*/          OPC_EmitMergeInputChains1_0,
/*3086*/          OPC_EmitInteger, MVT::i1, 0, 
/*3089*/          OPC_EmitInteger, MVT::i1, 0, 
/*3092*/          OPC_EmitInteger, MVT::i1, 0, 
/*3095*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3109*/        /*Scope*/ 35, /*->3145*/
/*3110*/          OPC_CheckPredicate, 24, // Predicate_az_extload
/*3112*/          OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3114*/          OPC_CheckPredicate, 43, // Predicate_extloadi16_private
/*3116*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3118*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3121*/          OPC_EmitMergeInputChains1_0,
/*3122*/          OPC_EmitInteger, MVT::i1, 0, 
/*3125*/          OPC_EmitInteger, MVT::i1, 0, 
/*3128*/          OPC_EmitInteger, MVT::i1, 0, 
/*3131*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3145*/        /*Scope*/ 33, /*->3179*/
/*3146*/          OPC_CheckPredicate, 34, // Predicate_load
/*3148*/          OPC_CheckPredicate, 44, // Predicate_load_private
/*3150*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3152*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3155*/          OPC_EmitMergeInputChains1_0,
/*3156*/          OPC_EmitInteger, MVT::i1, 0, 
/*3159*/          OPC_EmitInteger, MVT::i1, 0, 
/*3162*/          OPC_EmitInteger, MVT::i1, 0, 
/*3165*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3179*/        /*Scope*/ 8|128,2/*264*/, /*->3445*/
/*3181*/          OPC_CheckChild1Type, MVT::i32,
/*3183*/          OPC_Scope, 44, /*->3229*/ // 8 children in Scope
/*3185*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3187*/            OPC_Scope, 19, /*->3208*/ // 2 children in Scope
/*3189*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3191*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti8
/*3193*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3195*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3198*/              OPC_EmitMergeInputChains1_0,
/*3199*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3208*/            /*Scope*/ 19, /*->3228*/
/*3209*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3211*/              OPC_CheckPredicate, 46, // Predicate_load_param_exti16
/*3213*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3215*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3218*/              OPC_EmitMergeInputChains1_0,
/*3219*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3228*/            0, /*End of Scope*/
/*3229*/          /*Scope*/ 19, /*->3249*/
/*3230*/            OPC_CheckPredicate, 34, // Predicate_load
/*3232*/            OPC_CheckPredicate, 47, // Predicate_load_param
/*3234*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3236*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3239*/            OPC_EmitMergeInputChains1_0,
/*3240*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3249*/          /*Scope*/ 44, /*->3294*/
/*3250*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3252*/            OPC_Scope, 19, /*->3273*/ // 2 children in Scope
/*3254*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3256*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*3258*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3260*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3263*/              OPC_EmitMergeInputChains1_0,
/*3264*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3273*/            /*Scope*/ 19, /*->3293*/
/*3274*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3276*/              OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*3278*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3280*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3283*/              OPC_EmitMergeInputChains1_0,
/*3284*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3293*/            0, /*End of Scope*/
/*3294*/          /*Scope*/ 19, /*->3314*/
/*3295*/            OPC_CheckPredicate, 34, // Predicate_load
/*3297*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*3299*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3301*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3304*/            OPC_EmitMergeInputChains1_0,
/*3305*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3314*/          /*Scope*/ 44, /*->3359*/
/*3315*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3317*/            OPC_Scope, 19, /*->3338*/ // 2 children in Scope
/*3319*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3321*/              OPC_CheckPredicate, 45, // Predicate_load_param_exti8
/*3323*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3325*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3328*/              OPC_EmitMergeInputChains1_0,
/*3329*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3338*/            /*Scope*/ 19, /*->3358*/
/*3339*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3341*/              OPC_CheckPredicate, 46, // Predicate_load_param_exti16
/*3343*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3345*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3348*/              OPC_EmitMergeInputChains1_0,
/*3349*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3358*/            0, /*End of Scope*/
/*3359*/          /*Scope*/ 19, /*->3379*/
/*3360*/            OPC_CheckPredicate, 34, // Predicate_load
/*3362*/            OPC_CheckPredicate, 47, // Predicate_load_param
/*3364*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3366*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3369*/            OPC_EmitMergeInputChains1_0,
/*3370*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3379*/          /*Scope*/ 44, /*->3424*/
/*3380*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3382*/            OPC_Scope, 19, /*->3403*/ // 2 children in Scope
/*3384*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3386*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*3388*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3390*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3393*/              OPC_EmitMergeInputChains1_0,
/*3394*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3403*/            /*Scope*/ 19, /*->3423*/
/*3404*/              OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3406*/              OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*3408*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3410*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3413*/              OPC_EmitMergeInputChains1_0,
/*3414*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3423*/            0, /*End of Scope*/
/*3424*/          /*Scope*/ 19, /*->3444*/
/*3425*/            OPC_CheckPredicate, 34, // Predicate_load
/*3427*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*3429*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3431*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3434*/            OPC_EmitMergeInputChains1_0,
/*3435*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3444*/          0, /*End of Scope*/
/*3445*/        /*Scope*/ 50, /*->3496*/
/*3446*/          OPC_CheckPredicate, 34, // Predicate_load
/*3448*/          OPC_CheckPredicate, 48, // Predicate_constant_load
/*3450*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3452*/          OPC_Scope, 13, /*->3467*/ // 3 children in Scope
/*3454*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*3457*/            OPC_EmitMergeInputChains1_0,
/*3458*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                    // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset)
/*3467*/          /*Scope*/ 13, /*->3481*/
/*3468*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*3471*/            OPC_EmitMergeInputChains1_0,
/*3472*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset)
/*3481*/          /*Scope*/ 13, /*->3495*/
/*3482*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*3485*/            OPC_EmitMergeInputChains1_0,
/*3486*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset)
/*3495*/          0, /*End of Scope*/
/*3496*/        0, /*End of Scope*/
/*3497*/      /*Scope*/ 13|128,1/*141*/, /*->3640*/
/*3499*/        OPC_CaptureGlueInput,
/*3500*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*3501*/        OPC_CheckPredicate, 49, // Predicate_si_ld_local
/*3503*/        OPC_CheckType, MVT::i32,
/*3505*/        OPC_Scope, 26, /*->3533*/ // 5 children in Scope
/*3507*/          OPC_CheckPredicate, 50, // Predicate_si_sextload_local
/*3509*/          OPC_CheckPredicate, 51, // Predicate_si_sextload_local_i8
/*3511*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3513*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3516*/          OPC_EmitMergeInputChains1_0,
/*3517*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3520*/          OPC_EmitInteger, MVT::i1, 0, 
/*3523*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3533*/        /*Scope*/ 26, /*->3560*/
/*3534*/          OPC_CheckPredicate, 52, // Predicate_si_az_extload_local
/*3536*/          OPC_CheckPredicate, 53, // Predicate_si_az_extload_local_i8
/*3538*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3540*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3543*/          OPC_EmitMergeInputChains1_0,
/*3544*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3547*/          OPC_EmitInteger, MVT::i1, 0, 
/*3550*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3560*/        /*Scope*/ 26, /*->3587*/
/*3561*/          OPC_CheckPredicate, 50, // Predicate_si_sextload_local
/*3563*/          OPC_CheckPredicate, 54, // Predicate_si_sextload_local_i16
/*3565*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3567*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3570*/          OPC_EmitMergeInputChains1_0,
/*3571*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3574*/          OPC_EmitInteger, MVT::i1, 0, 
/*3577*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3587*/        /*Scope*/ 26, /*->3614*/
/*3588*/          OPC_CheckPredicate, 52, // Predicate_si_az_extload_local
/*3590*/          OPC_CheckPredicate, 55, // Predicate_si_az_extload_local_i16
/*3592*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3594*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3597*/          OPC_EmitMergeInputChains1_0,
/*3598*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3601*/          OPC_EmitInteger, MVT::i1, 0, 
/*3604*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3614*/        /*Scope*/ 24, /*->3639*/
/*3615*/          OPC_CheckPredicate, 56, // Predicate_si_load_local
/*3617*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3619*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3622*/          OPC_EmitMergeInputChains1_0,
/*3623*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3626*/          OPC_EmitInteger, MVT::i1, 0, 
/*3629*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3639*/        0, /*End of Scope*/
/*3640*/      /*Scope*/ 116|128,4/*628*/, /*->4270*/
/*3642*/        OPC_RecordChild1, // #1 = $ptr
/*3643*/        OPC_Scope, 124|128,2/*380*/, /*->4026*/ // 2 children in Scope
/*3646*/          OPC_CheckChild1Type, MVT::i64,
/*3648*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*3650*/          OPC_Scope, 31, /*->3683*/ // 10 children in Scope
/*3652*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*3654*/            OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*3656*/            OPC_CheckPredicate, 57, // Predicate_sextloadi8_flat
/*3658*/            OPC_CheckType, MVT::i32,
/*3660*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3662*/            OPC_EmitMergeInputChains1_0,
/*3663*/            OPC_EmitInteger, MVT::i1, 0, 
/*3666*/            OPC_EmitInteger, MVT::i1, 0, 
/*3669*/            OPC_EmitInteger, MVT::i1, 0, 
/*3672*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3683*/          /*Scope*/ 31, /*->3715*/
/*3684*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3686*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3688*/            OPC_CheckPredicate, 58, // Predicate_az_extloadi8_flat
/*3690*/            OPC_CheckType, MVT::i32,
/*3692*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3694*/            OPC_EmitMergeInputChains1_0,
/*3695*/            OPC_EmitInteger, MVT::i1, 0, 
/*3698*/            OPC_EmitInteger, MVT::i1, 0, 
/*3701*/            OPC_EmitInteger, MVT::i1, 0, 
/*3704*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3715*/          /*Scope*/ 31, /*->3747*/
/*3716*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*3718*/            OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*3720*/            OPC_CheckPredicate, 59, // Predicate_sextloadi16_flat
/*3722*/            OPC_CheckType, MVT::i32,
/*3724*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3726*/            OPC_EmitMergeInputChains1_0,
/*3727*/            OPC_EmitInteger, MVT::i1, 0, 
/*3730*/            OPC_EmitInteger, MVT::i1, 0, 
/*3733*/            OPC_EmitInteger, MVT::i1, 0, 
/*3736*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3747*/          /*Scope*/ 31, /*->3779*/
/*3748*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3750*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3752*/            OPC_CheckPredicate, 60, // Predicate_az_extloadi16_flat
/*3754*/            OPC_CheckType, MVT::i32,
/*3756*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3758*/            OPC_EmitMergeInputChains1_0,
/*3759*/            OPC_EmitInteger, MVT::i1, 0, 
/*3762*/            OPC_EmitInteger, MVT::i1, 0, 
/*3765*/            OPC_EmitInteger, MVT::i1, 0, 
/*3768*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3779*/          /*Scope*/ 56, /*->3836*/
/*3780*/            OPC_CheckPredicate, 34, // Predicate_load
/*3782*/            OPC_CheckPredicate, 61, // Predicate_flat_load
/*3784*/            OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->3810
/*3787*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3789*/              OPC_EmitMergeInputChains1_0,
/*3790*/              OPC_EmitInteger, MVT::i1, 0, 
/*3793*/              OPC_EmitInteger, MVT::i1, 0, 
/*3796*/              OPC_EmitInteger, MVT::i1, 0, 
/*3799*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3810*/            /*SwitchType*/ 23, MVT::i64,// ->3835
/*3812*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3814*/              OPC_EmitMergeInputChains1_0,
/*3815*/              OPC_EmitInteger, MVT::i1, 0, 
/*3818*/              OPC_EmitInteger, MVT::i1, 0, 
/*3821*/              OPC_EmitInteger, MVT::i1, 0, 
/*3824*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3835*/            0, // EndSwitchType
/*3836*/          /*Scope*/ 62, /*->3899*/
/*3837*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3839*/            OPC_SwitchType /*2 cases */, 27, MVT::i64,// ->3869
/*3842*/              OPC_CheckPredicate, 62, // Predicate_az_extloadi32
/*3844*/              OPC_CheckPredicate, 63, // Predicate_az_extloadi32_flat
/*3846*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3848*/              OPC_EmitMergeInputChains1_0,
/*3849*/              OPC_EmitInteger, MVT::i1, 0, 
/*3852*/              OPC_EmitInteger, MVT::i1, 0, 
/*3855*/              OPC_EmitInteger, MVT::i1, 0, 
/*3858*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi32>><<P:Predicate_az_extloadi32_flat>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3869*/            /*SwitchType*/ 27, MVT::i32,// ->3898
/*3871*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*3873*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi8_global
/*3875*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3877*/              OPC_EmitMergeInputChains1_0,
/*3878*/              OPC_EmitInteger, MVT::i1, 0, 
/*3881*/              OPC_EmitInteger, MVT::i1, 0, 
/*3884*/              OPC_EmitInteger, MVT::i1, 0, 
/*3887*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3898*/            0, // EndSwitchType
/*3899*/          /*Scope*/ 31, /*->3931*/
/*3900*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*3902*/            OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*3904*/            OPC_CheckPredicate, 29, // Predicate_sextloadi8_global
/*3906*/            OPC_CheckType, MVT::i32,
/*3908*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3910*/            OPC_EmitMergeInputChains1_0,
/*3911*/            OPC_EmitInteger, MVT::i1, 0, 
/*3914*/            OPC_EmitInteger, MVT::i1, 0, 
/*3917*/            OPC_EmitInteger, MVT::i1, 0, 
/*3920*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3931*/          /*Scope*/ 31, /*->3963*/
/*3932*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*3934*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*3936*/            OPC_CheckPredicate, 31, // Predicate_az_extloadi16_global
/*3938*/            OPC_CheckType, MVT::i32,
/*3940*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3942*/            OPC_EmitMergeInputChains1_0,
/*3943*/            OPC_EmitInteger, MVT::i1, 0, 
/*3946*/            OPC_EmitInteger, MVT::i1, 0, 
/*3949*/            OPC_EmitInteger, MVT::i1, 0, 
/*3952*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3963*/          /*Scope*/ 31, /*->3995*/
/*3964*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*3966*/            OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*3968*/            OPC_CheckPredicate, 33, // Predicate_sextloadi16_global
/*3970*/            OPC_CheckType, MVT::i32,
/*3972*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3974*/            OPC_EmitMergeInputChains1_0,
/*3975*/            OPC_EmitInteger, MVT::i1, 0, 
/*3978*/            OPC_EmitInteger, MVT::i1, 0, 
/*3981*/            OPC_EmitInteger, MVT::i1, 0, 
/*3984*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3995*/          /*Scope*/ 29, /*->4025*/
/*3996*/            OPC_CheckPredicate, 34, // Predicate_load
/*3998*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*4000*/            OPC_CheckType, MVT::i32,
/*4002*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4004*/            OPC_EmitMergeInputChains1_0,
/*4005*/            OPC_EmitInteger, MVT::i1, 0, 
/*4008*/            OPC_EmitInteger, MVT::i1, 0, 
/*4011*/            OPC_EmitInteger, MVT::i1, 0, 
/*4014*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*4025*/          0, /*End of Scope*/
/*4026*/        /*Scope*/ 113|128,1/*241*/, /*->4269*/
/*4028*/          OPC_CheckChild1Type, MVT::i32,
/*4030*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4032*/          OPC_CheckType, MVT::i32,
/*4034*/          OPC_Scope, 44, /*->4080*/ // 5 children in Scope
/*4036*/            OPC_CheckPredicate, 34, // Predicate_load
/*4038*/            OPC_CheckPredicate, 64, // Predicate_local_load
/*4040*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4042*/            OPC_EmitMergeInputChains1_0,
/*4043*/            OPC_EmitInteger, MVT::i32, 0, 
/*4046*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4058*/            OPC_EmitInteger, MVT::i32, 1, 
/*4061*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4064*/            OPC_EmitInteger, MVT::i32, 0, 
/*4067*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*4080*/          /*Scope*/ 46, /*->4127*/
/*4081*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*4083*/            OPC_CheckPredicate, 28, // Predicate_sextloadi8
/*4085*/            OPC_CheckPredicate, 65, // Predicate_sextloadi8_local
/*4087*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4089*/            OPC_EmitMergeInputChains1_0,
/*4090*/            OPC_EmitInteger, MVT::i32, 0, 
/*4093*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4105*/            OPC_EmitInteger, MVT::i32, 1, 
/*4108*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4111*/            OPC_EmitInteger, MVT::i32, 0, 
/*4114*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*4127*/          /*Scope*/ 46, /*->4174*/
/*4128*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*4130*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi8
/*4132*/            OPC_CheckPredicate, 66, // Predicate_az_extloadi8_local
/*4134*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4136*/            OPC_EmitMergeInputChains1_0,
/*4137*/            OPC_EmitInteger, MVT::i32, 0, 
/*4140*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4152*/            OPC_EmitInteger, MVT::i32, 1, 
/*4155*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4158*/            OPC_EmitInteger, MVT::i32, 0, 
/*4161*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*4174*/          /*Scope*/ 46, /*->4221*/
/*4175*/            OPC_CheckPredicate, 27, // Predicate_sextload
/*4177*/            OPC_CheckPredicate, 32, // Predicate_sextloadi16
/*4179*/            OPC_CheckPredicate, 67, // Predicate_sextloadi16_local
/*4181*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4183*/            OPC_EmitMergeInputChains1_0,
/*4184*/            OPC_EmitInteger, MVT::i32, 0, 
/*4187*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4199*/            OPC_EmitInteger, MVT::i32, 1, 
/*4202*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4205*/            OPC_EmitInteger, MVT::i32, 0, 
/*4208*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*4221*/          /*Scope*/ 46, /*->4268*/
/*4222*/            OPC_CheckPredicate, 24, // Predicate_az_extload
/*4224*/            OPC_CheckPredicate, 30, // Predicate_az_extloadi16
/*4226*/            OPC_CheckPredicate, 68, // Predicate_az_extloadi16_local
/*4228*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4230*/            OPC_EmitMergeInputChains1_0,
/*4231*/            OPC_EmitInteger, MVT::i32, 0, 
/*4234*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4246*/            OPC_EmitInteger, MVT::i32, 1, 
/*4249*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4252*/            OPC_EmitInteger, MVT::i32, 0, 
/*4255*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*4268*/          0, /*End of Scope*/
/*4269*/        0, /*End of Scope*/
/*4270*/      /*Scope*/ 32, /*->4303*/
/*4271*/        OPC_CaptureGlueInput,
/*4272*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*4273*/        OPC_CheckPredicate, 49, // Predicate_si_ld_local
/*4275*/        OPC_CheckPredicate, 56, // Predicate_si_load_local
/*4277*/        OPC_CheckPredicate, 69, // Predicate_si_load_local_align8
/*4279*/        OPC_CheckType, MVT::v2i32,
/*4281*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4283*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*4286*/        OPC_EmitMergeInputChains1_0,
/*4287*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4290*/        OPC_EmitInteger, MVT::i1, 0, 
/*4293*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4303*/      /*Scope*/ 37|128,1/*165*/, /*->4470*/
/*4305*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*4306*/        OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4308*/        OPC_CheckPredicate, 34, // Predicate_load
/*4310*/        OPC_Scope, 90, /*->4402*/ // 2 children in Scope
/*4312*/          OPC_CheckPredicate, 35, // Predicate_global_load
/*4314*/          OPC_SwitchType /*2 cases */, 41, MVT::v2i32,// ->4358
/*4317*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*4319*/            OPC_Scope, 18, /*->4339*/ // 2 children in Scope
/*4321*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4324*/              OPC_EmitMergeInputChains1_0,
/*4325*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4339*/            /*Scope*/ 17, /*->4357*/
/*4340*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4343*/              OPC_EmitMergeInputChains1_0,
/*4344*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4357*/            0, /*End of Scope*/
/*4358*/          /*SwitchType*/ 41, MVT::v4i32,// ->4401
/*4360*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*4362*/            OPC_Scope, 18, /*->4382*/ // 2 children in Scope
/*4364*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4367*/              OPC_EmitMergeInputChains1_0,
/*4368*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4382*/            /*Scope*/ 17, /*->4400*/
/*4383*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4386*/              OPC_EmitMergeInputChains1_0,
/*4387*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4400*/            0, /*End of Scope*/
/*4401*/          0, // EndSwitchType
/*4402*/        /*Scope*/ 66, /*->4469*/
/*4403*/          OPC_CheckPredicate, 44, // Predicate_load_private
/*4405*/          OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->4437
/*4408*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4410*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4413*/            OPC_EmitMergeInputChains1_0,
/*4414*/            OPC_EmitInteger, MVT::i1, 0, 
/*4417*/            OPC_EmitInteger, MVT::i1, 0, 
/*4420*/            OPC_EmitInteger, MVT::i1, 0, 
/*4423*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4437*/          /*SwitchType*/ 29, MVT::v4i32,// ->4468
/*4439*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4441*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4444*/            OPC_EmitMergeInputChains1_0,
/*4445*/            OPC_EmitInteger, MVT::i1, 0, 
/*4448*/            OPC_EmitInteger, MVT::i1, 0, 
/*4451*/            OPC_EmitInteger, MVT::i1, 0, 
/*4454*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4468*/          0, // EndSwitchType
/*4469*/        0, /*End of Scope*/
/*4470*/      /*Scope*/ 28, /*->4499*/
/*4471*/        OPC_CaptureGlueInput,
/*4472*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*4473*/        OPC_CheckPredicate, 49, // Predicate_si_ld_local
/*4475*/        OPC_CheckPredicate, 56, // Predicate_si_load_local
/*4477*/        OPC_CheckType, MVT::v2i32,
/*4479*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4481*/        OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*4484*/        OPC_EmitMergeInputChains1_0,
/*4485*/        OPC_EmitInteger, MVT::i1, 0, 
/*4488*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*4499*/      /*Scope*/ 26|128,4/*538*/, /*->5039*/
/*4501*/        OPC_RecordChild1, // #1 = $src_gpr
/*4502*/        OPC_Scope, 36|128,1/*164*/, /*->4669*/ // 2 children in Scope
/*4505*/          OPC_CheckChild1Type, MVT::i32,
/*4507*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4509*/          OPC_CheckPredicate, 34, // Predicate_load
/*4511*/          OPC_Scope, 38, /*->4551*/ // 4 children in Scope
/*4513*/            OPC_CheckPredicate, 47, // Predicate_load_param
/*4515*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4533
/*4518*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4520*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4523*/              OPC_EmitMergeInputChains1_0,
/*4524*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4533*/            /*SwitchType*/ 15, MVT::v4i32,// ->4550
/*4535*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4537*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4540*/              OPC_EmitMergeInputChains1_0,
/*4541*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4550*/            0, // EndSwitchType
/*4551*/          /*Scope*/ 38, /*->4590*/
/*4552*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*4554*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4572
/*4557*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4559*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4562*/              OPC_EmitMergeInputChains1_0,
/*4563*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4572*/            /*SwitchType*/ 15, MVT::v4i32,// ->4589
/*4574*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4576*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4579*/              OPC_EmitMergeInputChains1_0,
/*4580*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4589*/            0, // EndSwitchType
/*4590*/          /*Scope*/ 38, /*->4629*/
/*4591*/            OPC_CheckPredicate, 47, // Predicate_load_param
/*4593*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4611
/*4596*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4598*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4601*/              OPC_EmitMergeInputChains1_0,
/*4602*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4611*/            /*SwitchType*/ 15, MVT::v4i32,// ->4628
/*4613*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4615*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4618*/              OPC_EmitMergeInputChains1_0,
/*4619*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4628*/            0, // EndSwitchType
/*4629*/          /*Scope*/ 38, /*->4668*/
/*4630*/            OPC_CheckPredicate, 35, // Predicate_global_load
/*4632*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4650
/*4635*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4637*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4640*/              OPC_EmitMergeInputChains1_0,
/*4641*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4650*/            /*SwitchType*/ 15, MVT::v4i32,// ->4667
/*4652*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4654*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4657*/              OPC_EmitMergeInputChains1_0,
/*4658*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4667*/            0, // EndSwitchType
/*4668*/          0, /*End of Scope*/
/*4669*/        /*Scope*/ 111|128,2/*367*/, /*->5038*/
/*4671*/          OPC_CheckPredicate, 23, // Predicate_unindexedload
/*4673*/          OPC_CheckPredicate, 34, // Predicate_load
/*4675*/          OPC_Scope, 116|128,1/*244*/, /*->4922*/ // 2 children in Scope
/*4678*/            OPC_CheckPredicate, 48, // Predicate_constant_load
/*4680*/            OPC_SwitchType /*5 cases */, 46, MVT::v2i32,// ->4729
/*4683*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4685*/              OPC_Scope, 13, /*->4700*/ // 3 children in Scope
/*4687*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4690*/                OPC_EmitMergeInputChains1_0,
/*4691*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*4700*/              /*Scope*/ 13, /*->4714*/
/*4701*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4704*/                OPC_EmitMergeInputChains1_0,
/*4705*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*4714*/              /*Scope*/ 13, /*->4728*/
/*4715*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4718*/                OPC_EmitMergeInputChains1_0,
/*4719*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*4728*/              0, /*End of Scope*/
/*4729*/            /*SwitchType*/ 46, MVT::v4i32,// ->4777
/*4731*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4733*/              OPC_Scope, 13, /*->4748*/ // 3 children in Scope
/*4735*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4738*/                OPC_EmitMergeInputChains1_0,
/*4739*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*4748*/              /*Scope*/ 13, /*->4762*/
/*4749*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4752*/                OPC_EmitMergeInputChains1_0,
/*4753*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*4762*/              /*Scope*/ 13, /*->4776*/
/*4763*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4766*/                OPC_EmitMergeInputChains1_0,
/*4767*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*4776*/              0, /*End of Scope*/
/*4777*/            /*SwitchType*/ 46, MVT::v32i8,// ->4825
/*4779*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4781*/              OPC_Scope, 13, /*->4796*/ // 3 children in Scope
/*4783*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4786*/                OPC_EmitMergeInputChains1_0,
/*4787*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v32i8 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, ?:i32:$offset)
/*4796*/              /*Scope*/ 13, /*->4810*/
/*4797*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4800*/                OPC_EmitMergeInputChains1_0,
/*4801*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v32i8 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, ?:i32:$offset)
/*4810*/              /*Scope*/ 13, /*->4824*/
/*4811*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4814*/                OPC_EmitMergeInputChains1_0,
/*4815*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v32i8 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_IMM_ci:v32i8 ?:i64:$sbase, ?:i32:$offset)
/*4824*/              0, /*End of Scope*/
/*4825*/            /*SwitchType*/ 46, MVT::v8i32,// ->4873
/*4827*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4829*/              OPC_Scope, 13, /*->4844*/ // 3 children in Scope
/*4831*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4834*/                OPC_EmitMergeInputChains1_0,
/*4835*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*4844*/              /*Scope*/ 13, /*->4858*/
/*4845*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4848*/                OPC_EmitMergeInputChains1_0,
/*4849*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*4858*/              /*Scope*/ 13, /*->4872*/
/*4859*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4862*/                OPC_EmitMergeInputChains1_0,
/*4863*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*4872*/              0, /*End of Scope*/
/*4873*/            /*SwitchType*/ 46, MVT::v16i32,// ->4921
/*4875*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4877*/              OPC_Scope, 13, /*->4892*/ // 3 children in Scope
/*4879*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4882*/                OPC_EmitMergeInputChains1_0,
/*4883*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*4892*/              /*Scope*/ 13, /*->4906*/
/*4893*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4896*/                OPC_EmitMergeInputChains1_0,
/*4897*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*4906*/              /*Scope*/ 13, /*->4920*/
/*4907*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4910*/                OPC_EmitMergeInputChains1_0,
/*4911*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*4920*/              0, /*End of Scope*/
/*4921*/            0, // EndSwitchType
/*4922*/          /*Scope*/ 114, /*->5037*/
/*4923*/            OPC_CheckChild1Type, MVT::i64,
/*4925*/            OPC_Scope, 54, /*->4981*/ // 2 children in Scope
/*4927*/              OPC_CheckPredicate, 61, // Predicate_flat_load
/*4929*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->4955
/*4932*/                OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*4934*/                OPC_EmitMergeInputChains1_0,
/*4935*/                OPC_EmitInteger, MVT::i1, 0, 
/*4938*/                OPC_EmitInteger, MVT::i1, 0, 
/*4941*/                OPC_EmitInteger, MVT::i1, 0, 
/*4944*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                        // Src: (ld:v2i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                        // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*4955*/              /*SwitchType*/ 23, MVT::v4i32,// ->4980
/*4957*/                OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*4959*/                OPC_EmitMergeInputChains1_0,
/*4960*/                OPC_EmitInteger, MVT::i1, 0, 
/*4963*/                OPC_EmitInteger, MVT::i1, 0, 
/*4966*/                OPC_EmitInteger, MVT::i1, 0, 
/*4969*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                        // Src: (ld:v4i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                        // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*4980*/              0, // EndSwitchType
/*4981*/            /*Scope*/ 54, /*->5036*/
/*4982*/              OPC_CheckPredicate, 35, // Predicate_global_load
/*4984*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->5010
/*4987*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4989*/                OPC_EmitMergeInputChains1_0,
/*4990*/                OPC_EmitInteger, MVT::i1, 0, 
/*4993*/                OPC_EmitInteger, MVT::i1, 0, 
/*4996*/                OPC_EmitInteger, MVT::i1, 0, 
/*4999*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                        // Src: (ld:v2i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 4
                        // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*5010*/              /*SwitchType*/ 23, MVT::v4i32,// ->5035
/*5012*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5014*/                OPC_EmitMergeInputChains1_0,
/*5015*/                OPC_EmitInteger, MVT::i1, 0, 
/*5018*/                OPC_EmitInteger, MVT::i1, 0, 
/*5021*/                OPC_EmitInteger, MVT::i1, 0, 
/*5024*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                        // Src: (ld:v4i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 4
                        // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*5035*/              0, // EndSwitchType
/*5036*/            0, /*End of Scope*/
/*5037*/          0, /*End of Scope*/
/*5038*/        0, /*End of Scope*/
/*5039*/      0, /*End of Scope*/
/*5040*/    /*SwitchOpcode*/ 117|128,9/*1269*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->6313
/*5044*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*5045*/      OPC_Scope, 79, /*->5126*/ // 11 children in Scope
/*5047*/        OPC_CheckChild1Integer, 114|128,40/*5234*/, 
/*5050*/        OPC_RecordChild2, // #1 = $en
/*5051*/        OPC_MoveChild, 2,
/*5053*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5056*/        OPC_MoveParent,
/*5057*/        OPC_RecordChild3, // #2 = $vm
/*5058*/        OPC_MoveChild, 3,
/*5060*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5063*/        OPC_MoveParent,
/*5064*/        OPC_RecordChild4, // #3 = $done
/*5065*/        OPC_MoveChild, 4,
/*5067*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5070*/        OPC_MoveParent,
/*5071*/        OPC_RecordChild5, // #4 = $tgt
/*5072*/        OPC_MoveChild, 5,
/*5074*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5077*/        OPC_MoveParent,
/*5078*/        OPC_RecordChild6, // #5 = $compr
/*5079*/        OPC_MoveChild, 6,
/*5081*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5084*/        OPC_MoveParent,
/*5085*/        OPC_RecordChild7, // #6 = $src0
/*5086*/        OPC_MoveChild, 8,
/*5088*/        OPC_RecordNode, // #7 = $src1
/*5089*/        OPC_MoveParent,
/*5090*/        OPC_MoveChild, 9,
/*5092*/        OPC_RecordNode, // #8 = $src2
/*5093*/        OPC_MoveParent,
/*5094*/        OPC_MoveChild, 10,
/*5096*/        OPC_RecordNode, // #9 = $src3
/*5097*/        OPC_MoveParent,
/*5098*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5100*/        OPC_EmitMergeInputChains1_0,
/*5101*/        OPC_EmitConvertToTarget, 1,
/*5103*/        OPC_EmitConvertToTarget, 4,
/*5105*/        OPC_EmitConvertToTarget, 5,
/*5107*/        OPC_EmitConvertToTarget, 3,
/*5109*/        OPC_EmitConvertToTarget, 2,
/*5111*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 5234:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*5126*/      /*Scope*/ 77|128,2/*333*/, /*->5461*/
/*5128*/        OPC_CheckChild1Integer, 99|128,40/*5219*/, 
/*5131*/        OPC_RecordChild2, // #1 = $src
/*5132*/        OPC_RecordChild3, // #2 = $arraybase
/*5133*/        OPC_MoveChild, 3,
/*5135*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5138*/        OPC_MoveParent,
/*5139*/        OPC_Scope, 79, /*->5220*/ // 4 children in Scope
/*5141*/          OPC_CheckChild4Integer, 0, 
/*5143*/          OPC_RecordChild5, // #3 = $mask
/*5144*/          OPC_MoveChild, 5,
/*5146*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5149*/          OPC_MoveParent,
/*5150*/          OPC_Scope, 33, /*->5185*/ // 2 children in Scope
/*5152*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5154*/            OPC_EmitMergeInputChains1_0,
/*5155*/            OPC_EmitInteger, MVT::i32, 0, 
/*5158*/            OPC_EmitConvertToTarget, 2,
/*5160*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5164*/            OPC_EmitConvertToTarget, 3,
/*5166*/            OPC_EmitInteger, MVT::i32, 32, 
/*5169*/            OPC_EmitInteger, MVT::i32, 0, 
/*5172*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5219:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*5185*/          /*Scope*/ 33, /*->5219*/
/*5186*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5188*/            OPC_EmitMergeInputChains1_0,
/*5189*/            OPC_EmitInteger, MVT::i32, 0, 
/*5192*/            OPC_EmitConvertToTarget, 2,
/*5194*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5198*/            OPC_EmitConvertToTarget, 3,
/*5200*/            OPC_EmitInteger, MVT::i32, 64, 
/*5203*/            OPC_EmitInteger, MVT::i32, 0, 
/*5206*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5219:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*5219*/          0, /*End of Scope*/
/*5220*/        /*Scope*/ 79, /*->5300*/
/*5221*/          OPC_CheckChild4Integer, 1, 
/*5223*/          OPC_RecordChild5, // #3 = $mask
/*5224*/          OPC_MoveChild, 5,
/*5226*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5229*/          OPC_MoveParent,
/*5230*/          OPC_Scope, 33, /*->5265*/ // 2 children in Scope
/*5232*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5234*/            OPC_EmitMergeInputChains1_0,
/*5235*/            OPC_EmitInteger, MVT::i32, 0, 
/*5238*/            OPC_EmitConvertToTarget, 2,
/*5240*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5244*/            OPC_EmitConvertToTarget, 3,
/*5246*/            OPC_EmitInteger, MVT::i32, 33, 
/*5249*/            OPC_EmitInteger, MVT::i32, 0, 
/*5252*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5219:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*5265*/          /*Scope*/ 33, /*->5299*/
/*5266*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5268*/            OPC_EmitMergeInputChains1_0,
/*5269*/            OPC_EmitInteger, MVT::i32, 0, 
/*5272*/            OPC_EmitConvertToTarget, 2,
/*5274*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5278*/            OPC_EmitConvertToTarget, 3,
/*5280*/            OPC_EmitInteger, MVT::i32, 65, 
/*5283*/            OPC_EmitInteger, MVT::i32, 0, 
/*5286*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5219:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*5299*/          0, /*End of Scope*/
/*5300*/        /*Scope*/ 79, /*->5380*/
/*5301*/          OPC_CheckChild4Integer, 2, 
/*5303*/          OPC_RecordChild5, // #3 = $mask
/*5304*/          OPC_MoveChild, 5,
/*5306*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5309*/          OPC_MoveParent,
/*5310*/          OPC_Scope, 33, /*->5345*/ // 2 children in Scope
/*5312*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5314*/            OPC_EmitMergeInputChains1_0,
/*5315*/            OPC_EmitInteger, MVT::i32, 0, 
/*5318*/            OPC_EmitConvertToTarget, 2,
/*5320*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5324*/            OPC_EmitConvertToTarget, 3,
/*5326*/            OPC_EmitInteger, MVT::i32, 34, 
/*5329*/            OPC_EmitInteger, MVT::i32, 0, 
/*5332*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5219:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*5345*/          /*Scope*/ 33, /*->5379*/
/*5346*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5348*/            OPC_EmitMergeInputChains1_0,
/*5349*/            OPC_EmitInteger, MVT::i32, 0, 
/*5352*/            OPC_EmitConvertToTarget, 2,
/*5354*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5358*/            OPC_EmitConvertToTarget, 3,
/*5360*/            OPC_EmitInteger, MVT::i32, 66, 
/*5363*/            OPC_EmitInteger, MVT::i32, 0, 
/*5366*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5219:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*5379*/          0, /*End of Scope*/
/*5380*/        /*Scope*/ 79, /*->5460*/
/*5381*/          OPC_CheckChild4Integer, 3, 
/*5383*/          OPC_RecordChild5, // #3 = $mask
/*5384*/          OPC_MoveChild, 5,
/*5386*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5389*/          OPC_MoveParent,
/*5390*/          OPC_Scope, 33, /*->5425*/ // 2 children in Scope
/*5392*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5394*/            OPC_EmitMergeInputChains1_0,
/*5395*/            OPC_EmitInteger, MVT::i32, 0, 
/*5398*/            OPC_EmitConvertToTarget, 2,
/*5400*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5404*/            OPC_EmitConvertToTarget, 3,
/*5406*/            OPC_EmitInteger, MVT::i32, 35, 
/*5409*/            OPC_EmitInteger, MVT::i32, 0, 
/*5412*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5219:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*5425*/          /*Scope*/ 33, /*->5459*/
/*5426*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5428*/            OPC_EmitMergeInputChains1_0,
/*5429*/            OPC_EmitInteger, MVT::i32, 0, 
/*5432*/            OPC_EmitConvertToTarget, 2,
/*5434*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5438*/            OPC_EmitConvertToTarget, 3,
/*5440*/            OPC_EmitInteger, MVT::i32, 67, 
/*5443*/            OPC_EmitInteger, MVT::i32, 0, 
/*5446*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5219:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*5459*/          0, /*End of Scope*/
/*5460*/        0, /*End of Scope*/
/*5461*/      /*Scope*/ 90|128,1/*218*/, /*->5681*/
/*5463*/        OPC_CheckChild1Integer, 96|128,40/*5216*/, 
/*5466*/        OPC_Scope, 104, /*->5572*/ // 2 children in Scope
/*5468*/          OPC_CheckChild2Integer, 1, 
/*5470*/          OPC_Scope, 49, /*->5521*/ // 2 children in Scope
/*5472*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5474*/            OPC_EmitMergeInputChains1_0,
/*5475*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5482*/            OPC_EmitInteger, MVT::i32, 1, 
/*5485*/            OPC_EmitInteger, MVT::i32, 60, 
/*5488*/            OPC_EmitInteger, MVT::i32, 7, 
/*5491*/            OPC_EmitInteger, MVT::i32, 7, 
/*5494*/            OPC_EmitInteger, MVT::i32, 7, 
/*5497*/            OPC_EmitInteger, MVT::i32, 7, 
/*5500*/            OPC_EmitInteger, MVT::i32, 39, 
/*5503*/            OPC_EmitInteger, MVT::i32, 0, 
/*5506*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5216:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5521*/          /*Scope*/ 49, /*->5571*/
/*5522*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5524*/            OPC_EmitMergeInputChains1_0,
/*5525*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5532*/            OPC_EmitInteger, MVT::i32, 1, 
/*5535*/            OPC_EmitInteger, MVT::i32, 60, 
/*5538*/            OPC_EmitInteger, MVT::i32, 7, 
/*5541*/            OPC_EmitInteger, MVT::i32, 7, 
/*5544*/            OPC_EmitInteger, MVT::i32, 7, 
/*5547*/            OPC_EmitInteger, MVT::i32, 7, 
/*5550*/            OPC_EmitInteger, MVT::i32, 83, 
/*5553*/            OPC_EmitInteger, MVT::i32, 0, 
/*5556*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 5216:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5571*/          0, /*End of Scope*/
/*5572*/        /*Scope*/ 107, /*->5680*/
/*5573*/          OPC_RecordChild2, // #1 = $type
/*5574*/          OPC_MoveChild, 2,
/*5576*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5579*/          OPC_MoveParent,
/*5580*/          OPC_Scope, 48, /*->5630*/ // 2 children in Scope
/*5582*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5584*/            OPC_EmitMergeInputChains1_0,
/*5585*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5592*/            OPC_EmitConvertToTarget, 1,
/*5594*/            OPC_EmitInteger, MVT::i32, 0, 
/*5597*/            OPC_EmitInteger, MVT::i32, 7, 
/*5600*/            OPC_EmitInteger, MVT::i32, 7, 
/*5603*/            OPC_EmitInteger, MVT::i32, 7, 
/*5606*/            OPC_EmitInteger, MVT::i32, 7, 
/*5609*/            OPC_EmitInteger, MVT::i32, 39, 
/*5612*/            OPC_EmitInteger, MVT::i32, 0, 
/*5615*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 5216:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5630*/          /*Scope*/ 48, /*->5679*/
/*5631*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5633*/            OPC_EmitMergeInputChains1_0,
/*5634*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5641*/            OPC_EmitConvertToTarget, 1,
/*5643*/            OPC_EmitInteger, MVT::i32, 0, 
/*5646*/            OPC_EmitInteger, MVT::i32, 7, 
/*5649*/            OPC_EmitInteger, MVT::i32, 7, 
/*5652*/            OPC_EmitInteger, MVT::i32, 7, 
/*5655*/            OPC_EmitInteger, MVT::i32, 7, 
/*5658*/            OPC_EmitInteger, MVT::i32, 83, 
/*5661*/            OPC_EmitInteger, MVT::i32, 0, 
/*5664*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 5216:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5679*/          0, /*End of Scope*/
/*5680*/        0, /*End of Scope*/
/*5681*/      /*Scope*/ 25, /*->5707*/
/*5682*/        OPC_CheckChild1Integer, 34|128,40/*5154*/, 
/*5685*/        OPC_Scope, 9, /*->5696*/ // 2 children in Scope
/*5687*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5689*/          OPC_EmitMergeInputChains1_0,
/*5690*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 5154:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*5696*/        /*Scope*/ 9, /*->5706*/
/*5697*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*5699*/          OPC_EmitMergeInputChains1_0,
/*5700*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 5154:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*5706*/        0, /*End of Scope*/
/*5707*/      /*Scope*/ 25, /*->5733*/
/*5708*/        OPC_CheckChild1Integer, 33|128,40/*5153*/, 
/*5711*/        OPC_Scope, 9, /*->5722*/ // 2 children in Scope
/*5713*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5715*/          OPC_EmitMergeInputChains1_0,
/*5716*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 5153:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*5722*/        /*Scope*/ 9, /*->5732*/
/*5723*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5725*/          OPC_EmitMergeInputChains1_0,
/*5726*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 5153:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*5732*/        0, /*End of Scope*/
/*5733*/      /*Scope*/ 22, /*->5756*/
/*5734*/        OPC_CheckChild1Integer, 61|128,41/*5309*/, 
/*5737*/        OPC_RecordChild2, // #1 = $saved
/*5738*/        OPC_RecordChild3, // #2 = $target
/*5739*/        OPC_MoveChild, 3,
/*5741*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*5744*/        OPC_MoveParent,
/*5745*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*5747*/        OPC_EmitMergeInputChains1_0,
/*5748*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 5309:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*5756*/      /*Scope*/ 14, /*->5771*/
/*5757*/        OPC_CheckChild1Integer, 113|128,40/*5233*/, 
/*5760*/        OPC_RecordChild2, // #1 = $saved
/*5761*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*5763*/        OPC_EmitMergeInputChains1_0,
/*5764*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 5233:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*5771*/      /*Scope*/ 2|128,1/*130*/, /*->5903*/
/*5773*/        OPC_CheckChild1Integer, 57|128,40/*5177*/, 
/*5776*/        OPC_RecordChild2, // #1 = $src
/*5777*/        OPC_Scope, 10, /*->5789*/ // 2 children in Scope
/*5779*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*5781*/          OPC_EmitMergeInputChains1_0,
/*5782*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 5177:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*5789*/        /*Scope*/ 112, /*->5902*/
/*5790*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5792*/          OPC_EmitMergeInputChains1_0,
/*5793*/          OPC_EmitInteger, MVT::i32, 0, 
/*5796*/          OPC_EmitInteger, MVT::i32, 0, 
/*5799*/          OPC_EmitInteger, MVT::i32, 1, 
/*5802*/          OPC_EmitInteger, MVT::i32, 0, 
/*5805*/          OPC_EmitInteger, MVT::i32, 0, 
/*5808*/          OPC_EmitInteger, MVT::i32, 0, 
/*5811*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*5814*/          OPC_EmitInteger, MVT::i32, 0, 
/*5817*/          OPC_EmitInteger, MVT::i32, 0, 
/*5820*/          OPC_EmitInteger, MVT::i32, 0, 
/*5823*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5835*/          OPC_EmitInteger, MVT::i32, 0, 
/*5838*/          OPC_EmitInteger, MVT::i32, 0, 
/*5841*/          OPC_EmitInteger, MVT::i32, 0, 
/*5844*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5856*/          OPC_EmitInteger, MVT::i32, 1, 
/*5859*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*5862*/          OPC_EmitInteger, MVT::i32, 0, 
/*5865*/          OPC_EmitInteger, MVT::i32, 0, 
/*5868*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*5895*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 5177:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*5902*/        0, /*End of Scope*/
/*5903*/      /*Scope*/ 11|128,1/*139*/, /*->6044*/
/*5905*/        OPC_CheckChild1Integer, 58|128,40/*5178*/, 
/*5908*/        OPC_Scope, 17, /*->5927*/ // 2 children in Scope
/*5910*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5912*/          OPC_EmitMergeInputChains1_0,
/*5913*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*5920*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 5178:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*5927*/        /*Scope*/ 115, /*->6043*/
/*5928*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5930*/          OPC_EmitMergeInputChains1_0,
/*5931*/          OPC_EmitInteger, MVT::i32, 0, 
/*5934*/          OPC_EmitInteger, MVT::i32, 0, 
/*5937*/          OPC_EmitInteger, MVT::i32, 1, 
/*5940*/          OPC_EmitInteger, MVT::i32, 0, 
/*5943*/          OPC_EmitInteger, MVT::i32, 0, 
/*5946*/          OPC_EmitInteger, MVT::i32, 0, 
/*5949*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*5952*/          OPC_EmitInteger, MVT::i32, 0, 
/*5955*/          OPC_EmitInteger, MVT::i32, 0, 
/*5958*/          OPC_EmitInteger, MVT::i32, 0, 
/*5961*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5973*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*5976*/          OPC_EmitInteger, MVT::i32, 0, 
/*5979*/          OPC_EmitInteger, MVT::i32, 0, 
/*5982*/          OPC_EmitInteger, MVT::i32, 0, 
/*5985*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5997*/          OPC_EmitInteger, MVT::i32, 1, 
/*6000*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6003*/          OPC_EmitInteger, MVT::i32, 0, 
/*6006*/          OPC_EmitInteger, MVT::i32, 0, 
/*6009*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6036*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 5178:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*6043*/        0, /*End of Scope*/
/*6044*/      /*Scope*/ 4|128,1/*132*/, /*->6178*/
/*6046*/        OPC_CheckChild1Integer, 97|128,40/*5217*/, 
/*6049*/        OPC_RecordChild2, // #1 = $reg
/*6050*/        OPC_Scope, 62, /*->6114*/ // 2 children in Scope
/*6052*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6054*/          OPC_EmitMergeInputChains1_0,
/*6055*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6062*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6065*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6075*/          OPC_EmitInteger, MVT::i32, 0, 
/*6078*/          OPC_EmitInteger, MVT::i32, 61, 
/*6081*/          OPC_EmitInteger, MVT::i32, 0, 
/*6084*/          OPC_EmitInteger, MVT::i32, 7, 
/*6087*/          OPC_EmitInteger, MVT::i32, 7, 
/*6090*/          OPC_EmitInteger, MVT::i32, 7, 
/*6093*/          OPC_EmitInteger, MVT::i32, 39, 
/*6096*/          OPC_EmitInteger, MVT::i32, 0, 
/*6099*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 5217:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6114*/        /*Scope*/ 62, /*->6177*/
/*6115*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6117*/          OPC_EmitMergeInputChains1_0,
/*6118*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6125*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6128*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6138*/          OPC_EmitInteger, MVT::i32, 0, 
/*6141*/          OPC_EmitInteger, MVT::i32, 61, 
/*6144*/          OPC_EmitInteger, MVT::i32, 0, 
/*6147*/          OPC_EmitInteger, MVT::i32, 7, 
/*6150*/          OPC_EmitInteger, MVT::i32, 7, 
/*6153*/          OPC_EmitInteger, MVT::i32, 7, 
/*6156*/          OPC_EmitInteger, MVT::i32, 83, 
/*6159*/          OPC_EmitInteger, MVT::i32, 0, 
/*6162*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 5217:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6177*/        0, /*End of Scope*/
/*6178*/      /*Scope*/ 4|128,1/*132*/, /*->6312*/
/*6180*/        OPC_CheckChild1Integer, 98|128,40/*5218*/, 
/*6183*/        OPC_RecordChild2, // #1 = $reg
/*6184*/        OPC_Scope, 62, /*->6248*/ // 2 children in Scope
/*6186*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6188*/          OPC_EmitMergeInputChains1_0,
/*6189*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6196*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6199*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6209*/          OPC_EmitInteger, MVT::i32, 0, 
/*6212*/          OPC_EmitInteger, MVT::i32, 61, 
/*6215*/          OPC_EmitInteger, MVT::i32, 7, 
/*6218*/          OPC_EmitInteger, MVT::i32, 0, 
/*6221*/          OPC_EmitInteger, MVT::i32, 7, 
/*6224*/          OPC_EmitInteger, MVT::i32, 7, 
/*6227*/          OPC_EmitInteger, MVT::i32, 39, 
/*6230*/          OPC_EmitInteger, MVT::i32, 0, 
/*6233*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 5218:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6248*/        /*Scope*/ 62, /*->6311*/
/*6249*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6251*/          OPC_EmitMergeInputChains1_0,
/*6252*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6259*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6262*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6272*/          OPC_EmitInteger, MVT::i32, 0, 
/*6275*/          OPC_EmitInteger, MVT::i32, 61, 
/*6278*/          OPC_EmitInteger, MVT::i32, 7, 
/*6281*/          OPC_EmitInteger, MVT::i32, 0, 
/*6284*/          OPC_EmitInteger, MVT::i32, 7, 
/*6287*/          OPC_EmitInteger, MVT::i32, 7, 
/*6290*/          OPC_EmitInteger, MVT::i32, 83, 
/*6293*/          OPC_EmitInteger, MVT::i32, 0, 
/*6296*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 5218:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6311*/        0, /*End of Scope*/
/*6312*/      0, /*End of Scope*/
/*6313*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->6521
/*6317*/      OPC_RecordMemRef,
/*6318*/      OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*6319*/      OPC_Scope, 45, /*->6366*/ // 3 children in Scope
/*6321*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6322*/        OPC_RecordChild2, // #2 = $vdata_in
/*6323*/        OPC_CheckPredicate, 70, // Predicate_atomic_swap_global
/*6325*/        OPC_CheckType, MVT::i32,
/*6327*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6329*/        OPC_Scope, 17, /*->6348*/ // 2 children in Scope
/*6331*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6334*/          OPC_EmitMergeInputChains1_0,
/*6335*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6348*/        /*Scope*/ 16, /*->6365*/
/*6349*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6352*/          OPC_EmitMergeInputChains1_0,
/*6353*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6365*/        0, /*End of Scope*/
/*6366*/      /*Scope*/ 57, /*->6424*/
/*6367*/        OPC_CaptureGlueInput,
/*6368*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6369*/        OPC_RecordChild2, // #2 = $value
/*6370*/        OPC_CheckPredicate, 71, // Predicate_si_atomic_swap_local
/*6372*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6398
/*6375*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6377*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6380*/          OPC_EmitMergeInputChains1_0,
/*6381*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6384*/          OPC_EmitInteger, MVT::i1, 0, 
/*6387*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6398*/        /*SwitchType*/ 23, MVT::i64,// ->6423
/*6400*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6402*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6405*/          OPC_EmitMergeInputChains1_0,
/*6406*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6409*/          OPC_EmitInteger, MVT::i1, 0, 
/*6412*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6423*/        0, // EndSwitchType
/*6424*/      /*Scope*/ 95, /*->6520*/
/*6425*/        OPC_RecordChild1, // #1 = $addr
/*6426*/        OPC_CheckType, MVT::i32,
/*6428*/        OPC_Scope, 25, /*->6455*/ // 2 children in Scope
/*6430*/          OPC_CheckChild1Type, MVT::i64,
/*6432*/          OPC_RecordChild2, // #2 = $data
/*6433*/          OPC_CheckPredicate, 70, // Predicate_atomic_swap_global
/*6435*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6437*/          OPC_EmitMergeInputChains1_0,
/*6438*/          OPC_EmitInteger, MVT::i1, 0, 
/*6441*/          OPC_EmitInteger, MVT::i1, 0, 
/*6444*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_swap:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*6455*/        /*Scope*/ 63, /*->6519*/
/*6456*/          OPC_CheckChild1Type, MVT::i32,
/*6458*/          OPC_RecordChild2, // #2 = $src1
/*6459*/          OPC_CheckPredicate, 72, // Predicate_atomic_swap_local
/*6461*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6463*/          OPC_EmitMergeInputChains1_0,
/*6464*/          OPC_EmitInteger, MVT::i32, 0, 
/*6467*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6479*/          OPC_EmitInteger, MVT::i32, 0, 
/*6482*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6494*/          OPC_EmitInteger, MVT::i32, 1, 
/*6497*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6500*/          OPC_EmitInteger, MVT::i32, 0, 
/*6503*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                  // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6519*/        0, /*End of Scope*/
/*6520*/      0, /*End of Scope*/
/*6521*/    /*SwitchOpcode*/ 49|128,2/*305*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->6830
/*6525*/      OPC_RecordMemRef,
/*6526*/      OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*6527*/      OPC_Scope, 45, /*->6574*/ // 3 children in Scope
/*6529*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6530*/        OPC_RecordChild2, // #2 = $vdata_in
/*6531*/        OPC_CheckPredicate, 73, // Predicate_atomic_add_global
/*6533*/        OPC_CheckType, MVT::i32,
/*6535*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6537*/        OPC_Scope, 17, /*->6556*/ // 2 children in Scope
/*6539*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6542*/          OPC_EmitMergeInputChains1_0,
/*6543*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6556*/        /*Scope*/ 16, /*->6573*/
/*6557*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6560*/          OPC_EmitMergeInputChains1_0,
/*6561*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6573*/        0, /*End of Scope*/
/*6574*/      /*Scope*/ 29|128,1/*157*/, /*->6733*/
/*6576*/        OPC_CaptureGlueInput,
/*6577*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6578*/        OPC_Scope, 96, /*->6676*/ // 2 children in Scope
/*6580*/          OPC_CheckChild2Integer, 1, 
/*6582*/          OPC_CheckPredicate, 74, // Predicate_si_atomic_load_add_local
/*6584*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->6630
/*6587*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6589*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6592*/            OPC_EmitMergeInputChains1_0,
/*6593*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6605*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*6613*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6616*/            OPC_EmitInteger, MVT::i1, 0, 
/*6619*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6630*/          /*SwitchType*/ 43, MVT::i64,// ->6675
/*6632*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6634*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6637*/            OPC_EmitMergeInputChains1_0,
/*6638*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6650*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*6658*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6661*/            OPC_EmitInteger, MVT::i1, 0, 
/*6664*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6675*/          0, // EndSwitchType
/*6676*/        /*Scope*/ 55, /*->6732*/
/*6677*/          OPC_RecordChild2, // #2 = $value
/*6678*/          OPC_CheckPredicate, 74, // Predicate_si_atomic_load_add_local
/*6680*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6706
/*6683*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6685*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6688*/            OPC_EmitMergeInputChains1_0,
/*6689*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6692*/            OPC_EmitInteger, MVT::i1, 0, 
/*6695*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6706*/          /*SwitchType*/ 23, MVT::i64,// ->6731
/*6708*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6710*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6713*/            OPC_EmitMergeInputChains1_0,
/*6714*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6717*/            OPC_EmitInteger, MVT::i1, 0, 
/*6720*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6731*/          0, // EndSwitchType
/*6732*/        0, /*End of Scope*/
/*6733*/      /*Scope*/ 95, /*->6829*/
/*6734*/        OPC_RecordChild1, // #1 = $addr
/*6735*/        OPC_CheckType, MVT::i32,
/*6737*/        OPC_Scope, 25, /*->6764*/ // 2 children in Scope
/*6739*/          OPC_CheckChild1Type, MVT::i64,
/*6741*/          OPC_RecordChild2, // #2 = $data
/*6742*/          OPC_CheckPredicate, 73, // Predicate_atomic_add_global
/*6744*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6746*/          OPC_EmitMergeInputChains1_0,
/*6747*/          OPC_EmitInteger, MVT::i1, 0, 
/*6750*/          OPC_EmitInteger, MVT::i1, 0, 
/*6753*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_add:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*6764*/        /*Scope*/ 63, /*->6828*/
/*6765*/          OPC_CheckChild1Type, MVT::i32,
/*6767*/          OPC_RecordChild2, // #2 = $src1
/*6768*/          OPC_CheckPredicate, 75, // Predicate_atomic_load_add_local
/*6770*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6772*/          OPC_EmitMergeInputChains1_0,
/*6773*/          OPC_EmitInteger, MVT::i32, 0, 
/*6776*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6788*/          OPC_EmitInteger, MVT::i32, 0, 
/*6791*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6803*/          OPC_EmitInteger, MVT::i32, 1, 
/*6806*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6809*/          OPC_EmitInteger, MVT::i32, 0, 
/*6812*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                  // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6828*/        0, /*End of Scope*/
/*6829*/      0, /*End of Scope*/
/*6830*/    /*SwitchOpcode*/ 49|128,2/*305*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->7139
/*6834*/      OPC_RecordMemRef,
/*6835*/      OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*6836*/      OPC_Scope, 45, /*->6883*/ // 3 children in Scope
/*6838*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6839*/        OPC_RecordChild2, // #2 = $vdata_in
/*6840*/        OPC_CheckPredicate, 76, // Predicate_atomic_sub_global
/*6842*/        OPC_CheckType, MVT::i32,
/*6844*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*6846*/        OPC_Scope, 17, /*->6865*/ // 2 children in Scope
/*6848*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6851*/          OPC_EmitMergeInputChains1_0,
/*6852*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6865*/        /*Scope*/ 16, /*->6882*/
/*6866*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6869*/          OPC_EmitMergeInputChains1_0,
/*6870*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6882*/        0, /*End of Scope*/
/*6883*/      /*Scope*/ 29|128,1/*157*/, /*->7042*/
/*6885*/        OPC_CaptureGlueInput,
/*6886*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6887*/        OPC_Scope, 96, /*->6985*/ // 2 children in Scope
/*6889*/          OPC_CheckChild2Integer, 1, 
/*6891*/          OPC_CheckPredicate, 77, // Predicate_si_atomic_load_sub_local
/*6893*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->6939
/*6896*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6898*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6901*/            OPC_EmitMergeInputChains1_0,
/*6902*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6914*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*6922*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6925*/            OPC_EmitInteger, MVT::i1, 0, 
/*6928*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6939*/          /*SwitchType*/ 43, MVT::i64,// ->6984
/*6941*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6943*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6946*/            OPC_EmitMergeInputChains1_0,
/*6947*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6959*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*6967*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6970*/            OPC_EmitInteger, MVT::i1, 0, 
/*6973*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6984*/          0, // EndSwitchType
/*6985*/        /*Scope*/ 55, /*->7041*/
/*6986*/          OPC_RecordChild2, // #2 = $value
/*6987*/          OPC_CheckPredicate, 77, // Predicate_si_atomic_load_sub_local
/*6989*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7015
/*6992*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6994*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6997*/            OPC_EmitMergeInputChains1_0,
/*6998*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7001*/            OPC_EmitInteger, MVT::i1, 0, 
/*7004*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7015*/          /*SwitchType*/ 23, MVT::i64,// ->7040
/*7017*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7019*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7022*/            OPC_EmitMergeInputChains1_0,
/*7023*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7026*/            OPC_EmitInteger, MVT::i1, 0, 
/*7029*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7040*/          0, // EndSwitchType
/*7041*/        0, /*End of Scope*/
/*7042*/      /*Scope*/ 95, /*->7138*/
/*7043*/        OPC_RecordChild1, // #1 = $addr
/*7044*/        OPC_CheckType, MVT::i32,
/*7046*/        OPC_Scope, 25, /*->7073*/ // 2 children in Scope
/*7048*/          OPC_CheckChild1Type, MVT::i64,
/*7050*/          OPC_RecordChild2, // #2 = $data
/*7051*/          OPC_CheckPredicate, 76, // Predicate_atomic_sub_global
/*7053*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7055*/          OPC_EmitMergeInputChains1_0,
/*7056*/          OPC_EmitInteger, MVT::i1, 0, 
/*7059*/          OPC_EmitInteger, MVT::i1, 0, 
/*7062*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_sub:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7073*/        /*Scope*/ 63, /*->7137*/
/*7074*/          OPC_CheckChild1Type, MVT::i32,
/*7076*/          OPC_RecordChild2, // #2 = $src1
/*7077*/          OPC_CheckPredicate, 78, // Predicate_atomic_load_sub_local
/*7079*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7081*/          OPC_EmitMergeInputChains1_0,
/*7082*/          OPC_EmitInteger, MVT::i32, 0, 
/*7085*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7097*/          OPC_EmitInteger, MVT::i32, 0, 
/*7100*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7112*/          OPC_EmitInteger, MVT::i32, 1, 
/*7115*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7118*/          OPC_EmitInteger, MVT::i32, 0, 
/*7121*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                  // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7137*/        0, /*End of Scope*/
/*7138*/      0, /*End of Scope*/
/*7139*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->7347
/*7143*/      OPC_RecordMemRef,
/*7144*/      OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*7145*/      OPC_Scope, 45, /*->7192*/ // 3 children in Scope
/*7147*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7148*/        OPC_RecordChild2, // #2 = $vdata_in
/*7149*/        OPC_CheckPredicate, 79, // Predicate_atomic_min_global
/*7151*/        OPC_CheckType, MVT::i32,
/*7153*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7155*/        OPC_Scope, 17, /*->7174*/ // 2 children in Scope
/*7157*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7160*/          OPC_EmitMergeInputChains1_0,
/*7161*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7174*/        /*Scope*/ 16, /*->7191*/
/*7175*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7178*/          OPC_EmitMergeInputChains1_0,
/*7179*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7191*/        0, /*End of Scope*/
/*7192*/      /*Scope*/ 57, /*->7250*/
/*7193*/        OPC_CaptureGlueInput,
/*7194*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7195*/        OPC_RecordChild2, // #2 = $value
/*7196*/        OPC_CheckPredicate, 80, // Predicate_si_atomic_load_min_local
/*7198*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7224
/*7201*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7203*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7206*/          OPC_EmitMergeInputChains1_0,
/*7207*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7210*/          OPC_EmitInteger, MVT::i1, 0, 
/*7213*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7224*/        /*SwitchType*/ 23, MVT::i64,// ->7249
/*7226*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7228*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7231*/          OPC_EmitMergeInputChains1_0,
/*7232*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7235*/          OPC_EmitInteger, MVT::i1, 0, 
/*7238*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7249*/        0, // EndSwitchType
/*7250*/      /*Scope*/ 95, /*->7346*/
/*7251*/        OPC_RecordChild1, // #1 = $addr
/*7252*/        OPC_CheckType, MVT::i32,
/*7254*/        OPC_Scope, 25, /*->7281*/ // 2 children in Scope
/*7256*/          OPC_CheckChild1Type, MVT::i64,
/*7258*/          OPC_RecordChild2, // #2 = $data
/*7259*/          OPC_CheckPredicate, 79, // Predicate_atomic_min_global
/*7261*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7263*/          OPC_EmitMergeInputChains1_0,
/*7264*/          OPC_EmitInteger, MVT::i1, 0, 
/*7267*/          OPC_EmitInteger, MVT::i1, 0, 
/*7270*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_min:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7281*/        /*Scope*/ 63, /*->7345*/
/*7282*/          OPC_CheckChild1Type, MVT::i32,
/*7284*/          OPC_RecordChild2, // #2 = $src1
/*7285*/          OPC_CheckPredicate, 81, // Predicate_atomic_load_min_local
/*7287*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7289*/          OPC_EmitMergeInputChains1_0,
/*7290*/          OPC_EmitInteger, MVT::i32, 0, 
/*7293*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7305*/          OPC_EmitInteger, MVT::i32, 0, 
/*7308*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7320*/          OPC_EmitInteger, MVT::i32, 1, 
/*7323*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7326*/          OPC_EmitInteger, MVT::i32, 0, 
/*7329*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                  // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7345*/        0, /*End of Scope*/
/*7346*/      0, /*End of Scope*/
/*7347*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->7555
/*7351*/      OPC_RecordMemRef,
/*7352*/      OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*7353*/      OPC_Scope, 45, /*->7400*/ // 3 children in Scope
/*7355*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7356*/        OPC_RecordChild2, // #2 = $vdata_in
/*7357*/        OPC_CheckPredicate, 82, // Predicate_atomic_umin_global
/*7359*/        OPC_CheckType, MVT::i32,
/*7361*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7363*/        OPC_Scope, 17, /*->7382*/ // 2 children in Scope
/*7365*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7368*/          OPC_EmitMergeInputChains1_0,
/*7369*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7382*/        /*Scope*/ 16, /*->7399*/
/*7383*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7386*/          OPC_EmitMergeInputChains1_0,
/*7387*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7399*/        0, /*End of Scope*/
/*7400*/      /*Scope*/ 57, /*->7458*/
/*7401*/        OPC_CaptureGlueInput,
/*7402*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7403*/        OPC_RecordChild2, // #2 = $value
/*7404*/        OPC_CheckPredicate, 83, // Predicate_si_atomic_load_umin_local
/*7406*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7432
/*7409*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7411*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7414*/          OPC_EmitMergeInputChains1_0,
/*7415*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7418*/          OPC_EmitInteger, MVT::i1, 0, 
/*7421*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7432*/        /*SwitchType*/ 23, MVT::i64,// ->7457
/*7434*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7436*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7439*/          OPC_EmitMergeInputChains1_0,
/*7440*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7443*/          OPC_EmitInteger, MVT::i1, 0, 
/*7446*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7457*/        0, // EndSwitchType
/*7458*/      /*Scope*/ 95, /*->7554*/
/*7459*/        OPC_RecordChild1, // #1 = $addr
/*7460*/        OPC_CheckType, MVT::i32,
/*7462*/        OPC_Scope, 25, /*->7489*/ // 2 children in Scope
/*7464*/          OPC_CheckChild1Type, MVT::i64,
/*7466*/          OPC_RecordChild2, // #2 = $data
/*7467*/          OPC_CheckPredicate, 82, // Predicate_atomic_umin_global
/*7469*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7471*/          OPC_EmitMergeInputChains1_0,
/*7472*/          OPC_EmitInteger, MVT::i1, 0, 
/*7475*/          OPC_EmitInteger, MVT::i1, 0, 
/*7478*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_umin:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7489*/        /*Scope*/ 63, /*->7553*/
/*7490*/          OPC_CheckChild1Type, MVT::i32,
/*7492*/          OPC_RecordChild2, // #2 = $src1
/*7493*/          OPC_CheckPredicate, 84, // Predicate_atomic_load_umin_local
/*7495*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7497*/          OPC_EmitMergeInputChains1_0,
/*7498*/          OPC_EmitInteger, MVT::i32, 0, 
/*7501*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7513*/          OPC_EmitInteger, MVT::i32, 0, 
/*7516*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7528*/          OPC_EmitInteger, MVT::i32, 1, 
/*7531*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7534*/          OPC_EmitInteger, MVT::i32, 0, 
/*7537*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                  // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7553*/        0, /*End of Scope*/
/*7554*/      0, /*End of Scope*/
/*7555*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->7763
/*7559*/      OPC_RecordMemRef,
/*7560*/      OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*7561*/      OPC_Scope, 45, /*->7608*/ // 3 children in Scope
/*7563*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7564*/        OPC_RecordChild2, // #2 = $vdata_in
/*7565*/        OPC_CheckPredicate, 85, // Predicate_atomic_max_global
/*7567*/        OPC_CheckType, MVT::i32,
/*7569*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7571*/        OPC_Scope, 17, /*->7590*/ // 2 children in Scope
/*7573*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7576*/          OPC_EmitMergeInputChains1_0,
/*7577*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7590*/        /*Scope*/ 16, /*->7607*/
/*7591*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7594*/          OPC_EmitMergeInputChains1_0,
/*7595*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7607*/        0, /*End of Scope*/
/*7608*/      /*Scope*/ 57, /*->7666*/
/*7609*/        OPC_CaptureGlueInput,
/*7610*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7611*/        OPC_RecordChild2, // #2 = $value
/*7612*/        OPC_CheckPredicate, 86, // Predicate_si_atomic_load_max_local
/*7614*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7640
/*7617*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7619*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7622*/          OPC_EmitMergeInputChains1_0,
/*7623*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7626*/          OPC_EmitInteger, MVT::i1, 0, 
/*7629*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7640*/        /*SwitchType*/ 23, MVT::i64,// ->7665
/*7642*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7644*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7647*/          OPC_EmitMergeInputChains1_0,
/*7648*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7651*/          OPC_EmitInteger, MVT::i1, 0, 
/*7654*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7665*/        0, // EndSwitchType
/*7666*/      /*Scope*/ 95, /*->7762*/
/*7667*/        OPC_RecordChild1, // #1 = $addr
/*7668*/        OPC_CheckType, MVT::i32,
/*7670*/        OPC_Scope, 25, /*->7697*/ // 2 children in Scope
/*7672*/          OPC_CheckChild1Type, MVT::i64,
/*7674*/          OPC_RecordChild2, // #2 = $data
/*7675*/          OPC_CheckPredicate, 85, // Predicate_atomic_max_global
/*7677*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7679*/          OPC_EmitMergeInputChains1_0,
/*7680*/          OPC_EmitInteger, MVT::i1, 0, 
/*7683*/          OPC_EmitInteger, MVT::i1, 0, 
/*7686*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_max:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7697*/        /*Scope*/ 63, /*->7761*/
/*7698*/          OPC_CheckChild1Type, MVT::i32,
/*7700*/          OPC_RecordChild2, // #2 = $src1
/*7701*/          OPC_CheckPredicate, 87, // Predicate_atomic_load_max_local
/*7703*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7705*/          OPC_EmitMergeInputChains1_0,
/*7706*/          OPC_EmitInteger, MVT::i32, 0, 
/*7709*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7721*/          OPC_EmitInteger, MVT::i32, 0, 
/*7724*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7736*/          OPC_EmitInteger, MVT::i32, 1, 
/*7739*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7742*/          OPC_EmitInteger, MVT::i32, 0, 
/*7745*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                  // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7761*/        0, /*End of Scope*/
/*7762*/      0, /*End of Scope*/
/*7763*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->7971
/*7767*/      OPC_RecordMemRef,
/*7768*/      OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*7769*/      OPC_Scope, 45, /*->7816*/ // 3 children in Scope
/*7771*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7772*/        OPC_RecordChild2, // #2 = $vdata_in
/*7773*/        OPC_CheckPredicate, 88, // Predicate_atomic_umax_global
/*7775*/        OPC_CheckType, MVT::i32,
/*7777*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7779*/        OPC_Scope, 17, /*->7798*/ // 2 children in Scope
/*7781*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7784*/          OPC_EmitMergeInputChains1_0,
/*7785*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7798*/        /*Scope*/ 16, /*->7815*/
/*7799*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7802*/          OPC_EmitMergeInputChains1_0,
/*7803*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7815*/        0, /*End of Scope*/
/*7816*/      /*Scope*/ 57, /*->7874*/
/*7817*/        OPC_CaptureGlueInput,
/*7818*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7819*/        OPC_RecordChild2, // #2 = $value
/*7820*/        OPC_CheckPredicate, 89, // Predicate_si_atomic_load_umax_local
/*7822*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7848
/*7825*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7827*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7830*/          OPC_EmitMergeInputChains1_0,
/*7831*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7834*/          OPC_EmitInteger, MVT::i1, 0, 
/*7837*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7848*/        /*SwitchType*/ 23, MVT::i64,// ->7873
/*7850*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7852*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7855*/          OPC_EmitMergeInputChains1_0,
/*7856*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7859*/          OPC_EmitInteger, MVT::i1, 0, 
/*7862*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7873*/        0, // EndSwitchType
/*7874*/      /*Scope*/ 95, /*->7970*/
/*7875*/        OPC_RecordChild1, // #1 = $addr
/*7876*/        OPC_CheckType, MVT::i32,
/*7878*/        OPC_Scope, 25, /*->7905*/ // 2 children in Scope
/*7880*/          OPC_CheckChild1Type, MVT::i64,
/*7882*/          OPC_RecordChild2, // #2 = $data
/*7883*/          OPC_CheckPredicate, 88, // Predicate_atomic_umax_global
/*7885*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7887*/          OPC_EmitMergeInputChains1_0,
/*7888*/          OPC_EmitInteger, MVT::i1, 0, 
/*7891*/          OPC_EmitInteger, MVT::i1, 0, 
/*7894*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_umax:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7905*/        /*Scope*/ 63, /*->7969*/
/*7906*/          OPC_CheckChild1Type, MVT::i32,
/*7908*/          OPC_RecordChild2, // #2 = $src1
/*7909*/          OPC_CheckPredicate, 90, // Predicate_atomic_load_umax_local
/*7911*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7913*/          OPC_EmitMergeInputChains1_0,
/*7914*/          OPC_EmitInteger, MVT::i32, 0, 
/*7917*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7929*/          OPC_EmitInteger, MVT::i32, 0, 
/*7932*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7944*/          OPC_EmitInteger, MVT::i32, 1, 
/*7947*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7950*/          OPC_EmitInteger, MVT::i32, 0, 
/*7953*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                  // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7969*/        0, /*End of Scope*/
/*7970*/      0, /*End of Scope*/
/*7971*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->8179
/*7975*/      OPC_RecordMemRef,
/*7976*/      OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*7977*/      OPC_Scope, 45, /*->8024*/ // 3 children in Scope
/*7979*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7980*/        OPC_RecordChild2, // #2 = $vdata_in
/*7981*/        OPC_CheckPredicate, 91, // Predicate_atomic_and_global
/*7983*/        OPC_CheckType, MVT::i32,
/*7985*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*7987*/        OPC_Scope, 17, /*->8006*/ // 2 children in Scope
/*7989*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7992*/          OPC_EmitMergeInputChains1_0,
/*7993*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8006*/        /*Scope*/ 16, /*->8023*/
/*8007*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8010*/          OPC_EmitMergeInputChains1_0,
/*8011*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8023*/        0, /*End of Scope*/
/*8024*/      /*Scope*/ 57, /*->8082*/
/*8025*/        OPC_CaptureGlueInput,
/*8026*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8027*/        OPC_RecordChild2, // #2 = $value
/*8028*/        OPC_CheckPredicate, 92, // Predicate_si_atomic_load_and_local
/*8030*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8056
/*8033*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8035*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8038*/          OPC_EmitMergeInputChains1_0,
/*8039*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8042*/          OPC_EmitInteger, MVT::i1, 0, 
/*8045*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8056*/        /*SwitchType*/ 23, MVT::i64,// ->8081
/*8058*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8060*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8063*/          OPC_EmitMergeInputChains1_0,
/*8064*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8067*/          OPC_EmitInteger, MVT::i1, 0, 
/*8070*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8081*/        0, // EndSwitchType
/*8082*/      /*Scope*/ 95, /*->8178*/
/*8083*/        OPC_RecordChild1, // #1 = $addr
/*8084*/        OPC_CheckType, MVT::i32,
/*8086*/        OPC_Scope, 25, /*->8113*/ // 2 children in Scope
/*8088*/          OPC_CheckChild1Type, MVT::i64,
/*8090*/          OPC_RecordChild2, // #2 = $data
/*8091*/          OPC_CheckPredicate, 91, // Predicate_atomic_and_global
/*8093*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8095*/          OPC_EmitMergeInputChains1_0,
/*8096*/          OPC_EmitInteger, MVT::i1, 0, 
/*8099*/          OPC_EmitInteger, MVT::i1, 0, 
/*8102*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_and:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8113*/        /*Scope*/ 63, /*->8177*/
/*8114*/          OPC_CheckChild1Type, MVT::i32,
/*8116*/          OPC_RecordChild2, // #2 = $src1
/*8117*/          OPC_CheckPredicate, 93, // Predicate_atomic_load_and_local
/*8119*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8121*/          OPC_EmitMergeInputChains1_0,
/*8122*/          OPC_EmitInteger, MVT::i32, 0, 
/*8125*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8137*/          OPC_EmitInteger, MVT::i32, 0, 
/*8140*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8152*/          OPC_EmitInteger, MVT::i32, 1, 
/*8155*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8158*/          OPC_EmitInteger, MVT::i32, 0, 
/*8161*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                  // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8177*/        0, /*End of Scope*/
/*8178*/      0, /*End of Scope*/
/*8179*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->8387
/*8183*/      OPC_RecordMemRef,
/*8184*/      OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*8185*/      OPC_Scope, 45, /*->8232*/ // 3 children in Scope
/*8187*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8188*/        OPC_RecordChild2, // #2 = $vdata_in
/*8189*/        OPC_CheckPredicate, 94, // Predicate_atomic_or_global
/*8191*/        OPC_CheckType, MVT::i32,
/*8193*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8195*/        OPC_Scope, 17, /*->8214*/ // 2 children in Scope
/*8197*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8200*/          OPC_EmitMergeInputChains1_0,
/*8201*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8214*/        /*Scope*/ 16, /*->8231*/
/*8215*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8218*/          OPC_EmitMergeInputChains1_0,
/*8219*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8231*/        0, /*End of Scope*/
/*8232*/      /*Scope*/ 57, /*->8290*/
/*8233*/        OPC_CaptureGlueInput,
/*8234*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8235*/        OPC_RecordChild2, // #2 = $value
/*8236*/        OPC_CheckPredicate, 95, // Predicate_si_atomic_load_or_local
/*8238*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8264
/*8241*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8243*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8246*/          OPC_EmitMergeInputChains1_0,
/*8247*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8250*/          OPC_EmitInteger, MVT::i1, 0, 
/*8253*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8264*/        /*SwitchType*/ 23, MVT::i64,// ->8289
/*8266*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8268*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8271*/          OPC_EmitMergeInputChains1_0,
/*8272*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8275*/          OPC_EmitInteger, MVT::i1, 0, 
/*8278*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8289*/        0, // EndSwitchType
/*8290*/      /*Scope*/ 95, /*->8386*/
/*8291*/        OPC_RecordChild1, // #1 = $addr
/*8292*/        OPC_CheckType, MVT::i32,
/*8294*/        OPC_Scope, 25, /*->8321*/ // 2 children in Scope
/*8296*/          OPC_CheckChild1Type, MVT::i64,
/*8298*/          OPC_RecordChild2, // #2 = $data
/*8299*/          OPC_CheckPredicate, 94, // Predicate_atomic_or_global
/*8301*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8303*/          OPC_EmitMergeInputChains1_0,
/*8304*/          OPC_EmitInteger, MVT::i1, 0, 
/*8307*/          OPC_EmitInteger, MVT::i1, 0, 
/*8310*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_or:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8321*/        /*Scope*/ 63, /*->8385*/
/*8322*/          OPC_CheckChild1Type, MVT::i32,
/*8324*/          OPC_RecordChild2, // #2 = $src1
/*8325*/          OPC_CheckPredicate, 96, // Predicate_atomic_load_or_local
/*8327*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8329*/          OPC_EmitMergeInputChains1_0,
/*8330*/          OPC_EmitInteger, MVT::i32, 0, 
/*8333*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8345*/          OPC_EmitInteger, MVT::i32, 0, 
/*8348*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8360*/          OPC_EmitInteger, MVT::i32, 1, 
/*8363*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8366*/          OPC_EmitInteger, MVT::i32, 0, 
/*8369*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                  // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8385*/        0, /*End of Scope*/
/*8386*/      0, /*End of Scope*/
/*8387*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->8595
/*8391*/      OPC_RecordMemRef,
/*8392*/      OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*8393*/      OPC_Scope, 45, /*->8440*/ // 3 children in Scope
/*8395*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8396*/        OPC_RecordChild2, // #2 = $vdata_in
/*8397*/        OPC_CheckPredicate, 97, // Predicate_atomic_xor_global
/*8399*/        OPC_CheckType, MVT::i32,
/*8401*/        OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8403*/        OPC_Scope, 17, /*->8422*/ // 2 children in Scope
/*8405*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8408*/          OPC_EmitMergeInputChains1_0,
/*8409*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8422*/        /*Scope*/ 16, /*->8439*/
/*8423*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8426*/          OPC_EmitMergeInputChains1_0,
/*8427*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8439*/        0, /*End of Scope*/
/*8440*/      /*Scope*/ 57, /*->8498*/
/*8441*/        OPC_CaptureGlueInput,
/*8442*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8443*/        OPC_RecordChild2, // #2 = $value
/*8444*/        OPC_CheckPredicate, 98, // Predicate_si_atomic_load_xor_local
/*8446*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8472
/*8449*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8451*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8454*/          OPC_EmitMergeInputChains1_0,
/*8455*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8458*/          OPC_EmitInteger, MVT::i1, 0, 
/*8461*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8472*/        /*SwitchType*/ 23, MVT::i64,// ->8497
/*8474*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8476*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8479*/          OPC_EmitMergeInputChains1_0,
/*8480*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8483*/          OPC_EmitInteger, MVT::i1, 0, 
/*8486*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8497*/        0, // EndSwitchType
/*8498*/      /*Scope*/ 95, /*->8594*/
/*8499*/        OPC_RecordChild1, // #1 = $addr
/*8500*/        OPC_CheckType, MVT::i32,
/*8502*/        OPC_Scope, 25, /*->8529*/ // 2 children in Scope
/*8504*/          OPC_CheckChild1Type, MVT::i64,
/*8506*/          OPC_RecordChild2, // #2 = $data
/*8507*/          OPC_CheckPredicate, 97, // Predicate_atomic_xor_global
/*8509*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8511*/          OPC_EmitMergeInputChains1_0,
/*8512*/          OPC_EmitInteger, MVT::i1, 0, 
/*8515*/          OPC_EmitInteger, MVT::i1, 0, 
/*8518*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_xor:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8529*/        /*Scope*/ 63, /*->8593*/
/*8530*/          OPC_CheckChild1Type, MVT::i32,
/*8532*/          OPC_RecordChild2, // #2 = $src1
/*8533*/          OPC_CheckPredicate, 99, // Predicate_atomic_load_xor_local
/*8535*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8537*/          OPC_EmitMergeInputChains1_0,
/*8538*/          OPC_EmitInteger, MVT::i32, 0, 
/*8541*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8553*/          OPC_EmitInteger, MVT::i32, 0, 
/*8556*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8568*/          OPC_EmitInteger, MVT::i32, 1, 
/*8571*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8574*/          OPC_EmitInteger, MVT::i32, 0, 
/*8577*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                  // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8593*/        0, /*End of Scope*/
/*8594*/      0, /*End of Scope*/
/*8595*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->8733
/*8599*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*8600*/      OPC_RecordChild1, // #1 = $src
/*8601*/      OPC_CheckChild1Type, MVT::v4f32,
/*8603*/      OPC_RecordChild2, // #2 = $base
/*8604*/      OPC_MoveChild, 2,
/*8606*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8609*/      OPC_CheckType, MVT::i32,
/*8611*/      OPC_MoveParent,
/*8612*/      OPC_RecordChild3, // #3 = $type
/*8613*/      OPC_MoveChild, 3,
/*8615*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8618*/      OPC_CheckType, MVT::i32,
/*8620*/      OPC_MoveParent,
/*8621*/      OPC_RecordChild4, // #4 = $swz_x
/*8622*/      OPC_MoveChild, 4,
/*8624*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8627*/      OPC_CheckType, MVT::i32,
/*8629*/      OPC_MoveParent,
/*8630*/      OPC_RecordChild5, // #5 = $swz_y
/*8631*/      OPC_MoveChild, 5,
/*8633*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8636*/      OPC_CheckType, MVT::i32,
/*8638*/      OPC_MoveParent,
/*8639*/      OPC_RecordChild6, // #6 = $swz_z
/*8640*/      OPC_MoveChild, 6,
/*8642*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8645*/      OPC_CheckType, MVT::i32,
/*8647*/      OPC_MoveParent,
/*8648*/      OPC_RecordChild7, // #7 = $swz_w
/*8649*/      OPC_MoveChild, 7,
/*8651*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8654*/      OPC_CheckType, MVT::i32,
/*8656*/      OPC_MoveParent,
/*8657*/      OPC_Scope, 36, /*->8695*/ // 2 children in Scope
/*8659*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*8661*/        OPC_EmitMergeInputChains1_0,
/*8662*/        OPC_EmitConvertToTarget, 3,
/*8664*/        OPC_EmitConvertToTarget, 2,
/*8666*/        OPC_EmitConvertToTarget, 4,
/*8668*/        OPC_EmitConvertToTarget, 5,
/*8670*/        OPC_EmitConvertToTarget, 6,
/*8672*/        OPC_EmitConvertToTarget, 7,
/*8674*/        OPC_EmitInteger, MVT::i32, 39, 
/*8677*/        OPC_EmitInteger, MVT::i32, 0, 
/*8680*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*8695*/      /*Scope*/ 36, /*->8732*/
/*8696*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8698*/        OPC_EmitMergeInputChains1_0,
/*8699*/        OPC_EmitConvertToTarget, 3,
/*8701*/        OPC_EmitConvertToTarget, 2,
/*8703*/        OPC_EmitConvertToTarget, 4,
/*8705*/        OPC_EmitConvertToTarget, 5,
/*8707*/        OPC_EmitConvertToTarget, 6,
/*8709*/        OPC_EmitConvertToTarget, 7,
/*8711*/        OPC_EmitInteger, MVT::i32, 83, 
/*8714*/        OPC_EmitInteger, MVT::i32, 0, 
/*8717*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*8732*/      0, /*End of Scope*/
/*8733*/    /*SwitchOpcode*/ 33|128,2/*289*/, TARGET_VAL(ISD::SHL),// ->9026
/*8737*/      OPC_Scope, 44, /*->8783*/ // 2 children in Scope
/*8739*/        OPC_MoveChild, 0,
/*8741*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*8744*/        OPC_MoveChild, 0,
/*8746*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8749*/        OPC_CheckChild0Integer, 1, 
/*8751*/        OPC_RecordChild1, // #0 = $a
/*8752*/        OPC_CheckChild1Type, MVT::i32,
/*8754*/        OPC_MoveParent,
/*8755*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8766*/        OPC_MoveParent,
/*8767*/        OPC_RecordChild1, // #1 = $b
/*8768*/        OPC_CheckChild1Type, MVT::i32,
/*8770*/        OPC_CheckType, MVT::i32,
/*8772*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8774*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*8783*/      /*Scope*/ 112|128,1/*240*/, /*->9025*/
/*8785*/        OPC_RecordChild0, // #0 = $src0
/*8786*/        OPC_RecordChild1, // #1 = $src1
/*8787*/        OPC_CheckChild1Type, MVT::i32,
/*8789*/        OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->9011
/*8793*/          OPC_Scope, 11, /*->8806*/ // 3 children in Scope
/*8795*/            OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*8797*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*8806*/          /*Scope*/ 101, /*->8908*/
/*8807*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*8809*/            OPC_EmitInteger, MVT::i32, 0, 
/*8812*/            OPC_EmitInteger, MVT::i32, 0, 
/*8815*/            OPC_EmitInteger, MVT::i32, 1, 
/*8818*/            OPC_EmitInteger, MVT::i32, 0, 
/*8821*/            OPC_EmitInteger, MVT::i32, 0, 
/*8824*/            OPC_EmitInteger, MVT::i32, 0, 
/*8827*/            OPC_EmitInteger, MVT::i32, 0, 
/*8830*/            OPC_EmitInteger, MVT::i32, 0, 
/*8833*/            OPC_EmitInteger, MVT::i32, 0, 
/*8836*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8848*/            OPC_EmitInteger, MVT::i32, 0, 
/*8851*/            OPC_EmitInteger, MVT::i32, 0, 
/*8854*/            OPC_EmitInteger, MVT::i32, 0, 
/*8857*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8869*/            OPC_EmitInteger, MVT::i32, 1, 
/*8872*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8875*/            OPC_EmitInteger, MVT::i32, 0, 
/*8878*/            OPC_EmitInteger, MVT::i32, 0, 
/*8881*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*8908*/          /*Scope*/ 101, /*->9010*/
/*8909*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8911*/            OPC_EmitInteger, MVT::i32, 0, 
/*8914*/            OPC_EmitInteger, MVT::i32, 0, 
/*8917*/            OPC_EmitInteger, MVT::i32, 1, 
/*8920*/            OPC_EmitInteger, MVT::i32, 0, 
/*8923*/            OPC_EmitInteger, MVT::i32, 0, 
/*8926*/            OPC_EmitInteger, MVT::i32, 0, 
/*8929*/            OPC_EmitInteger, MVT::i32, 0, 
/*8932*/            OPC_EmitInteger, MVT::i32, 0, 
/*8935*/            OPC_EmitInteger, MVT::i32, 0, 
/*8938*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8950*/            OPC_EmitInteger, MVT::i32, 0, 
/*8953*/            OPC_EmitInteger, MVT::i32, 0, 
/*8956*/            OPC_EmitInteger, MVT::i32, 0, 
/*8959*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8971*/            OPC_EmitInteger, MVT::i32, 1, 
/*8974*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8977*/            OPC_EmitInteger, MVT::i32, 0, 
/*8980*/            OPC_EmitInteger, MVT::i32, 0, 
/*8983*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*9010*/          0, /*End of Scope*/
/*9011*/        /*SwitchType*/ 11, MVT::i64,// ->9024
/*9013*/          OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*9015*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*9024*/        0, // EndSwitchType
/*9025*/      0, /*End of Scope*/
/*9026*/    /*SwitchOpcode*/ 89|128,40/*5209*/, TARGET_VAL(ISD::OR),// ->14239
/*9030*/      OPC_Scope, 63|128,39/*5055*/, /*->14088*/ // 2 children in Scope
/*9033*/        OPC_MoveChild, 0,
/*9035*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9038*/        OPC_Scope, 71|128,2/*327*/, /*->9368*/ // 8 children in Scope
/*9041*/          OPC_RecordChild0, // #0 = $y
/*9042*/          OPC_Scope, 1|128,2/*257*/, /*->9302*/ // 2 children in Scope
/*9045*/            OPC_RecordChild1, // #1 = $x
/*9046*/            OPC_MoveParent,
/*9047*/            OPC_MoveChild, 1,
/*9049*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9052*/            OPC_Scope, 10|128,1/*138*/, /*->9193*/ // 4 children in Scope
/*9055*/              OPC_RecordChild0, // #2 = $z
/*9056*/              OPC_MoveChild, 1,
/*9058*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9061*/              OPC_CheckChild0Same, 1,
/*9063*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9074*/              OPC_MoveParent,
/*9075*/              OPC_MoveParent,
/*9076*/              OPC_CheckType, MVT::i32,
/*9078*/              OPC_Scope, 99, /*->9179*/ // 2 children in Scope
/*9080*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9082*/                OPC_EmitInteger, MVT::i32, 0, 
/*9085*/                OPC_EmitInteger, MVT::i32, 0, 
/*9088*/                OPC_EmitInteger, MVT::i32, 0, 
/*9091*/                OPC_EmitInteger, MVT::i32, 0, 
/*9094*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9106*/                OPC_EmitInteger, MVT::i32, 0, 
/*9109*/                OPC_EmitInteger, MVT::i32, 0, 
/*9112*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9124*/                OPC_EmitInteger, MVT::i32, 0, 
/*9127*/                OPC_EmitInteger, MVT::i32, 0, 
/*9130*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9142*/                OPC_EmitInteger, MVT::i32, 1, 
/*9145*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9148*/                OPC_EmitInteger, MVT::i32, 0, 
/*9151*/                OPC_EmitInteger, MVT::i32, 0, 
/*9154*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9179*/              /*Scope*/ 12, /*->9192*/
/*9180*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9182*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9192*/              0, /*End of Scope*/
/*9193*/            /*Scope*/ 35, /*->9229*/
/*9194*/              OPC_MoveChild, 0,
/*9196*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9199*/              OPC_CheckChild0Same, 1,
/*9201*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9212*/              OPC_MoveParent,
/*9213*/              OPC_RecordChild1, // #2 = $z
/*9214*/              OPC_MoveParent,
/*9215*/              OPC_CheckType, MVT::i32,
/*9217*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9219*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9229*/            /*Scope*/ 35, /*->9265*/
/*9230*/              OPC_RecordChild0, // #2 = $z
/*9231*/              OPC_MoveChild, 1,
/*9233*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9236*/              OPC_CheckChild0Same, 0,
/*9238*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9249*/              OPC_MoveParent,
/*9250*/              OPC_MoveParent,
/*9251*/              OPC_CheckType, MVT::i32,
/*9253*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9255*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9265*/            /*Scope*/ 35, /*->9301*/
/*9266*/              OPC_MoveChild, 0,
/*9268*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9271*/              OPC_CheckChild0Same, 0,
/*9273*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9284*/              OPC_MoveParent,
/*9285*/              OPC_RecordChild1, // #2 = $z
/*9286*/              OPC_MoveParent,
/*9287*/              OPC_CheckType, MVT::i32,
/*9289*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9291*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9301*/            0, /*End of Scope*/
/*9302*/          /*Scope*/ 64, /*->9367*/
/*9303*/            OPC_MoveChild, 1,
/*9305*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9308*/            OPC_RecordChild0, // #1 = $x
/*9309*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9320*/            OPC_MoveParent,
/*9321*/            OPC_MoveParent,
/*9322*/            OPC_MoveChild, 1,
/*9324*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9327*/            OPC_Scope, 18, /*->9347*/ // 2 children in Scope
/*9329*/              OPC_RecordChild0, // #2 = $y
/*9330*/              OPC_CheckChild1Same, 1,
/*9332*/              OPC_MoveParent,
/*9333*/              OPC_CheckType, MVT::i32,
/*9335*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9337*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9347*/            /*Scope*/ 18, /*->9366*/
/*9348*/              OPC_CheckChild0Same, 1,
/*9350*/              OPC_RecordChild1, // #2 = $y
/*9351*/              OPC_MoveParent,
/*9352*/              OPC_CheckType, MVT::i32,
/*9354*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9356*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9366*/            0, /*End of Scope*/
/*9367*/          0, /*End of Scope*/
/*9368*/        /*Scope*/ 65, /*->9434*/
/*9369*/          OPC_MoveChild, 0,
/*9371*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9374*/          OPC_RecordChild0, // #0 = $x
/*9375*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9386*/          OPC_MoveParent,
/*9387*/          OPC_RecordChild1, // #1 = $z
/*9388*/          OPC_MoveParent,
/*9389*/          OPC_MoveChild, 1,
/*9391*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9394*/          OPC_Scope, 18, /*->9414*/ // 2 children in Scope
/*9396*/            OPC_RecordChild0, // #2 = $y
/*9397*/            OPC_CheckChild1Same, 0,
/*9399*/            OPC_MoveParent,
/*9400*/            OPC_CheckType, MVT::i32,
/*9402*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9404*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9414*/          /*Scope*/ 18, /*->9433*/
/*9415*/            OPC_CheckChild0Same, 0,
/*9417*/            OPC_RecordChild1, // #2 = $y
/*9418*/            OPC_MoveParent,
/*9419*/            OPC_CheckType, MVT::i32,
/*9421*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9423*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9433*/          0, /*End of Scope*/
/*9434*/        /*Scope*/ 111|128,4/*623*/, /*->10059*/
/*9436*/          OPC_RecordChild0, // #0 = $y
/*9437*/          OPC_Scope, 122|128,2/*378*/, /*->9818*/ // 2 children in Scope
/*9440*/            OPC_RecordChild1, // #1 = $x
/*9441*/            OPC_MoveParent,
/*9442*/            OPC_MoveChild, 1,
/*9444*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9447*/            OPC_Scope, 122, /*->9571*/ // 3 children in Scope
/*9449*/              OPC_MoveChild, 0,
/*9451*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9454*/              OPC_CheckChild0Same, 1,
/*9456*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9467*/              OPC_MoveParent,
/*9468*/              OPC_RecordChild1, // #2 = $z
/*9469*/              OPC_MoveParent,
/*9470*/              OPC_CheckType, MVT::i32,
/*9472*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9474*/              OPC_EmitInteger, MVT::i32, 0, 
/*9477*/              OPC_EmitInteger, MVT::i32, 0, 
/*9480*/              OPC_EmitInteger, MVT::i32, 0, 
/*9483*/              OPC_EmitInteger, MVT::i32, 0, 
/*9486*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9498*/              OPC_EmitInteger, MVT::i32, 0, 
/*9501*/              OPC_EmitInteger, MVT::i32, 0, 
/*9504*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9516*/              OPC_EmitInteger, MVT::i32, 0, 
/*9519*/              OPC_EmitInteger, MVT::i32, 0, 
/*9522*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9534*/              OPC_EmitInteger, MVT::i32, 1, 
/*9537*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9540*/              OPC_EmitInteger, MVT::i32, 0, 
/*9543*/              OPC_EmitInteger, MVT::i32, 0, 
/*9546*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9571*/            /*Scope*/ 122, /*->9694*/
/*9572*/              OPC_RecordChild0, // #2 = $z
/*9573*/              OPC_MoveChild, 1,
/*9575*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9578*/              OPC_CheckChild0Same, 0,
/*9580*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9591*/              OPC_MoveParent,
/*9592*/              OPC_MoveParent,
/*9593*/              OPC_CheckType, MVT::i32,
/*9595*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9597*/              OPC_EmitInteger, MVT::i32, 0, 
/*9600*/              OPC_EmitInteger, MVT::i32, 0, 
/*9603*/              OPC_EmitInteger, MVT::i32, 0, 
/*9606*/              OPC_EmitInteger, MVT::i32, 0, 
/*9609*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9621*/              OPC_EmitInteger, MVT::i32, 0, 
/*9624*/              OPC_EmitInteger, MVT::i32, 0, 
/*9627*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9639*/              OPC_EmitInteger, MVT::i32, 0, 
/*9642*/              OPC_EmitInteger, MVT::i32, 0, 
/*9645*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9657*/              OPC_EmitInteger, MVT::i32, 1, 
/*9660*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9663*/              OPC_EmitInteger, MVT::i32, 0, 
/*9666*/              OPC_EmitInteger, MVT::i32, 0, 
/*9669*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9694*/            /*Scope*/ 122, /*->9817*/
/*9695*/              OPC_MoveChild, 0,
/*9697*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9700*/              OPC_CheckChild0Same, 0,
/*9702*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9713*/              OPC_MoveParent,
/*9714*/              OPC_RecordChild1, // #2 = $z
/*9715*/              OPC_MoveParent,
/*9716*/              OPC_CheckType, MVT::i32,
/*9718*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9720*/              OPC_EmitInteger, MVT::i32, 0, 
/*9723*/              OPC_EmitInteger, MVT::i32, 0, 
/*9726*/              OPC_EmitInteger, MVT::i32, 0, 
/*9729*/              OPC_EmitInteger, MVT::i32, 0, 
/*9732*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9744*/              OPC_EmitInteger, MVT::i32, 0, 
/*9747*/              OPC_EmitInteger, MVT::i32, 0, 
/*9750*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9762*/              OPC_EmitInteger, MVT::i32, 0, 
/*9765*/              OPC_EmitInteger, MVT::i32, 0, 
/*9768*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9780*/              OPC_EmitInteger, MVT::i32, 1, 
/*9783*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9786*/              OPC_EmitInteger, MVT::i32, 0, 
/*9789*/              OPC_EmitInteger, MVT::i32, 0, 
/*9792*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9817*/            0, /*End of Scope*/
/*9818*/          /*Scope*/ 110|128,1/*238*/, /*->10058*/
/*9820*/            OPC_MoveChild, 1,
/*9822*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9825*/            OPC_RecordChild0, // #1 = $x
/*9826*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9837*/            OPC_MoveParent,
/*9838*/            OPC_MoveParent,
/*9839*/            OPC_MoveChild, 1,
/*9841*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9844*/            OPC_Scope, 105, /*->9951*/ // 2 children in Scope
/*9846*/              OPC_RecordChild0, // #2 = $y
/*9847*/              OPC_CheckChild1Same, 1,
/*9849*/              OPC_MoveParent,
/*9850*/              OPC_CheckType, MVT::i32,
/*9852*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9854*/              OPC_EmitInteger, MVT::i32, 0, 
/*9857*/              OPC_EmitInteger, MVT::i32, 0, 
/*9860*/              OPC_EmitInteger, MVT::i32, 0, 
/*9863*/              OPC_EmitInteger, MVT::i32, 0, 
/*9866*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9878*/              OPC_EmitInteger, MVT::i32, 0, 
/*9881*/              OPC_EmitInteger, MVT::i32, 0, 
/*9884*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9896*/              OPC_EmitInteger, MVT::i32, 0, 
/*9899*/              OPC_EmitInteger, MVT::i32, 0, 
/*9902*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9914*/              OPC_EmitInteger, MVT::i32, 1, 
/*9917*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9920*/              OPC_EmitInteger, MVT::i32, 0, 
/*9923*/              OPC_EmitInteger, MVT::i32, 0, 
/*9926*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9951*/            /*Scope*/ 105, /*->10057*/
/*9952*/              OPC_CheckChild0Same, 1,
/*9954*/              OPC_RecordChild1, // #2 = $y
/*9955*/              OPC_MoveParent,
/*9956*/              OPC_CheckType, MVT::i32,
/*9958*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9960*/              OPC_EmitInteger, MVT::i32, 0, 
/*9963*/              OPC_EmitInteger, MVT::i32, 0, 
/*9966*/              OPC_EmitInteger, MVT::i32, 0, 
/*9969*/              OPC_EmitInteger, MVT::i32, 0, 
/*9972*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9984*/              OPC_EmitInteger, MVT::i32, 0, 
/*9987*/              OPC_EmitInteger, MVT::i32, 0, 
/*9990*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10002*/             OPC_EmitInteger, MVT::i32, 0, 
/*10005*/             OPC_EmitInteger, MVT::i32, 0, 
/*10008*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10020*/             OPC_EmitInteger, MVT::i32, 1, 
/*10023*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10026*/             OPC_EmitInteger, MVT::i32, 0, 
/*10029*/             OPC_EmitInteger, MVT::i32, 0, 
/*10032*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10057*/           0, /*End of Scope*/
/*10058*/         0, /*End of Scope*/
/*10059*/       /*Scope*/ 111|128,1/*239*/, /*->10300*/
/*10061*/         OPC_MoveChild, 0,
/*10063*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10066*/         OPC_RecordChild0, // #0 = $x
/*10067*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10078*/         OPC_MoveParent,
/*10079*/         OPC_RecordChild1, // #1 = $z
/*10080*/         OPC_MoveParent,
/*10081*/         OPC_MoveChild, 1,
/*10083*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10086*/         OPC_Scope, 105, /*->10193*/ // 2 children in Scope
/*10088*/           OPC_RecordChild0, // #2 = $y
/*10089*/           OPC_CheckChild1Same, 0,
/*10091*/           OPC_MoveParent,
/*10092*/           OPC_CheckType, MVT::i32,
/*10094*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10096*/           OPC_EmitInteger, MVT::i32, 0, 
/*10099*/           OPC_EmitInteger, MVT::i32, 0, 
/*10102*/           OPC_EmitInteger, MVT::i32, 0, 
/*10105*/           OPC_EmitInteger, MVT::i32, 0, 
/*10108*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10120*/           OPC_EmitInteger, MVT::i32, 0, 
/*10123*/           OPC_EmitInteger, MVT::i32, 0, 
/*10126*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10138*/           OPC_EmitInteger, MVT::i32, 0, 
/*10141*/           OPC_EmitInteger, MVT::i32, 0, 
/*10144*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10156*/           OPC_EmitInteger, MVT::i32, 1, 
/*10159*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10162*/           OPC_EmitInteger, MVT::i32, 0, 
/*10165*/           OPC_EmitInteger, MVT::i32, 0, 
/*10168*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10193*/         /*Scope*/ 105, /*->10299*/
/*10194*/           OPC_CheckChild0Same, 0,
/*10196*/           OPC_RecordChild1, // #2 = $y
/*10197*/           OPC_MoveParent,
/*10198*/           OPC_CheckType, MVT::i32,
/*10200*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10202*/           OPC_EmitInteger, MVT::i32, 0, 
/*10205*/           OPC_EmitInteger, MVT::i32, 0, 
/*10208*/           OPC_EmitInteger, MVT::i32, 0, 
/*10211*/           OPC_EmitInteger, MVT::i32, 0, 
/*10214*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10226*/           OPC_EmitInteger, MVT::i32, 0, 
/*10229*/           OPC_EmitInteger, MVT::i32, 0, 
/*10232*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10244*/           OPC_EmitInteger, MVT::i32, 0, 
/*10247*/           OPC_EmitInteger, MVT::i32, 0, 
/*10250*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10262*/           OPC_EmitInteger, MVT::i32, 1, 
/*10265*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10268*/           OPC_EmitInteger, MVT::i32, 0, 
/*10271*/           OPC_EmitInteger, MVT::i32, 0, 
/*10274*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10299*/         0, /*End of Scope*/
/*10300*/       /*Scope*/ 112|128,4/*624*/, /*->10926*/
/*10302*/         OPC_RecordChild0, // #0 = $x
/*10303*/         OPC_Scope, 108|128,3/*492*/, /*->10798*/ // 2 children in Scope
/*10306*/           OPC_RecordChild1, // #1 = $z
/*10307*/           OPC_MoveParent,
/*10308*/           OPC_MoveChild, 1,
/*10310*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10313*/           OPC_Scope, 16|128,2/*272*/, /*->10588*/ // 4 children in Scope
/*10316*/             OPC_RecordChild0, // #2 = $y
/*10317*/             OPC_MoveChild, 1,
/*10319*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10322*/             OPC_Scope, 104|128,1/*232*/, /*->10557*/ // 2 children in Scope
/*10325*/               OPC_CheckChild0Same, 0,
/*10327*/               OPC_CheckChild1Same, 1,
/*10329*/               OPC_MoveParent,
/*10330*/               OPC_MoveParent,
/*10331*/               OPC_CheckType, MVT::i32,
/*10333*/               OPC_Scope, 70|128,1/*198*/, /*->10534*/ // 2 children in Scope
/*10336*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10338*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10341*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10344*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10347*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10350*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10353*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10356*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10359*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10362*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10365*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10368*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10371*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10383*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10386*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10389*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10392*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10404*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10407*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10410*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10413*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10416*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10443*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10446*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10449*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10461*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10464*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10467*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10479*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10482*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10485*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10497*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10500*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10503*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10506*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10509*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10534*/               /*Scope*/ 21, /*->10556*/
/*10535*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10537*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10546*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10556*/               0, /*End of Scope*/
/*10557*/             /*Scope*/ 29, /*->10587*/
/*10558*/               OPC_CheckChild0Same, 1,
/*10560*/               OPC_CheckChild1Same, 0,
/*10562*/               OPC_MoveParent,
/*10563*/               OPC_MoveParent,
/*10564*/               OPC_CheckType, MVT::i32,
/*10566*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10568*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10577*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10587*/             0, /*End of Scope*/
/*10588*/           /*Scope*/ 69, /*->10658*/
/*10589*/             OPC_MoveChild, 0,
/*10591*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10594*/             OPC_Scope, 30, /*->10626*/ // 2 children in Scope
/*10596*/               OPC_CheckChild0Same, 0,
/*10598*/               OPC_CheckChild1Same, 1,
/*10600*/               OPC_MoveParent,
/*10601*/               OPC_RecordChild1, // #2 = $y
/*10602*/               OPC_MoveParent,
/*10603*/               OPC_CheckType, MVT::i32,
/*10605*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10607*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10616*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10626*/             /*Scope*/ 30, /*->10657*/
/*10627*/               OPC_CheckChild0Same, 1,
/*10629*/               OPC_CheckChild1Same, 0,
/*10631*/               OPC_MoveParent,
/*10632*/               OPC_RecordChild1, // #2 = $y
/*10633*/               OPC_MoveParent,
/*10634*/               OPC_CheckType, MVT::i32,
/*10636*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10638*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10647*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10657*/             0, /*End of Scope*/
/*10658*/           /*Scope*/ 68, /*->10727*/
/*10659*/             OPC_RecordChild0, // #2 = $y
/*10660*/             OPC_MoveChild, 1,
/*10662*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10665*/             OPC_Scope, 29, /*->10696*/ // 2 children in Scope
/*10667*/               OPC_CheckChild0Same, 1,
/*10669*/               OPC_CheckChild1Same, 0,
/*10671*/               OPC_MoveParent,
/*10672*/               OPC_MoveParent,
/*10673*/               OPC_CheckType, MVT::i32,
/*10675*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10677*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10686*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10696*/             /*Scope*/ 29, /*->10726*/
/*10697*/               OPC_CheckChild0Same, 0,
/*10699*/               OPC_CheckChild1Same, 1,
/*10701*/               OPC_MoveParent,
/*10702*/               OPC_MoveParent,
/*10703*/               OPC_CheckType, MVT::i32,
/*10705*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10707*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10716*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10726*/             0, /*End of Scope*/
/*10727*/           /*Scope*/ 69, /*->10797*/
/*10728*/             OPC_MoveChild, 0,
/*10730*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10733*/             OPC_Scope, 30, /*->10765*/ // 2 children in Scope
/*10735*/               OPC_CheckChild0Same, 1,
/*10737*/               OPC_CheckChild1Same, 0,
/*10739*/               OPC_MoveParent,
/*10740*/               OPC_RecordChild1, // #2 = $y
/*10741*/               OPC_MoveParent,
/*10742*/               OPC_CheckType, MVT::i32,
/*10744*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10746*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10755*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10765*/             /*Scope*/ 30, /*->10796*/
/*10766*/               OPC_CheckChild0Same, 0,
/*10768*/               OPC_CheckChild1Same, 1,
/*10770*/               OPC_MoveParent,
/*10771*/               OPC_RecordChild1, // #2 = $y
/*10772*/               OPC_MoveParent,
/*10773*/               OPC_CheckType, MVT::i32,
/*10775*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10777*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10786*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10796*/             0, /*End of Scope*/
/*10797*/           0, /*End of Scope*/
/*10798*/         /*Scope*/ 126, /*->10925*/
/*10799*/           OPC_MoveChild, 1,
/*10801*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10804*/           OPC_RecordChild0, // #1 = $x
/*10805*/           OPC_RecordChild1, // #2 = $z
/*10806*/           OPC_MoveParent,
/*10807*/           OPC_MoveParent,
/*10808*/           OPC_MoveChild, 1,
/*10810*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10813*/           OPC_Scope, 28, /*->10843*/ // 3 children in Scope
/*10815*/             OPC_CheckChild0Same, 1,
/*10817*/             OPC_CheckChild1Same, 2,
/*10819*/             OPC_MoveParent,
/*10820*/             OPC_CheckType, MVT::i32,
/*10822*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10824*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*10833*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10843*/           /*Scope*/ 51, /*->10895*/
/*10844*/             OPC_CheckChild0Same, 2,
/*10846*/             OPC_CheckChild1Same, 1,
/*10848*/             OPC_MoveParent,
/*10849*/             OPC_CheckType, MVT::i32,
/*10851*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10853*/             OPC_Scope, 19, /*->10874*/ // 2 children in Scope
/*10855*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*10864*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10874*/             /*Scope*/ 19, /*->10894*/
/*10875*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*10884*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10894*/             0, /*End of Scope*/
/*10895*/           /*Scope*/ 28, /*->10924*/
/*10896*/             OPC_CheckChild0Same, 1,
/*10898*/             OPC_CheckChild1Same, 2,
/*10900*/             OPC_MoveParent,
/*10901*/             OPC_CheckType, MVT::i32,
/*10903*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10905*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*10914*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10924*/           0, /*End of Scope*/
/*10925*/         0, /*End of Scope*/
/*10926*/       /*Scope*/ 127, /*->11054*/
/*10927*/         OPC_MoveChild, 0,
/*10929*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10932*/         OPC_RecordChild0, // #0 = $x
/*10933*/         OPC_RecordChild1, // #1 = $z
/*10934*/         OPC_MoveParent,
/*10935*/         OPC_RecordChild1, // #2 = $y
/*10936*/         OPC_MoveParent,
/*10937*/         OPC_MoveChild, 1,
/*10939*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10942*/         OPC_Scope, 28, /*->10972*/ // 3 children in Scope
/*10944*/           OPC_CheckChild0Same, 0,
/*10946*/           OPC_CheckChild1Same, 1,
/*10948*/           OPC_MoveParent,
/*10949*/           OPC_CheckType, MVT::i32,
/*10951*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10953*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10962*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10972*/         /*Scope*/ 51, /*->11024*/
/*10973*/           OPC_CheckChild0Same, 1,
/*10975*/           OPC_CheckChild1Same, 0,
/*10977*/           OPC_MoveParent,
/*10978*/           OPC_CheckType, MVT::i32,
/*10980*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10982*/           OPC_Scope, 19, /*->11003*/ // 2 children in Scope
/*10984*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10993*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11003*/           /*Scope*/ 19, /*->11023*/
/*11004*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11013*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11023*/           0, /*End of Scope*/
/*11024*/         /*Scope*/ 28, /*->11053*/
/*11025*/           OPC_CheckChild0Same, 0,
/*11027*/           OPC_CheckChild1Same, 1,
/*11029*/           OPC_MoveParent,
/*11030*/           OPC_CheckType, MVT::i32,
/*11032*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11034*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11043*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11053*/         0, /*End of Scope*/
/*11054*/       /*Scope*/ 93|128,17/*2269*/, /*->13325*/
/*11056*/         OPC_RecordChild0, // #0 = $x
/*11057*/         OPC_Scope, 95|128,11/*1503*/, /*->12563*/ // 2 children in Scope
/*11060*/           OPC_RecordChild1, // #1 = $z
/*11061*/           OPC_MoveParent,
/*11062*/           OPC_MoveChild, 1,
/*11064*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11067*/           OPC_Scope, 84|128,1/*212*/, /*->11282*/ // 4 children in Scope
/*11070*/             OPC_RecordChild0, // #2 = $y
/*11071*/             OPC_MoveChild, 1,
/*11073*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11076*/             OPC_CheckChild0Same, 1,
/*11078*/             OPC_CheckChild1Same, 0,
/*11080*/             OPC_MoveParent,
/*11081*/             OPC_MoveParent,
/*11082*/             OPC_CheckType, MVT::i32,
/*11084*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11086*/             OPC_EmitInteger, MVT::i32, 0, 
/*11089*/             OPC_EmitInteger, MVT::i32, 0, 
/*11092*/             OPC_EmitInteger, MVT::i32, 0, 
/*11095*/             OPC_EmitInteger, MVT::i32, 0, 
/*11098*/             OPC_EmitInteger, MVT::i32, 1, 
/*11101*/             OPC_EmitInteger, MVT::i32, 0, 
/*11104*/             OPC_EmitInteger, MVT::i32, 0, 
/*11107*/             OPC_EmitInteger, MVT::i32, 0, 
/*11110*/             OPC_EmitInteger, MVT::i32, 0, 
/*11113*/             OPC_EmitInteger, MVT::i32, 0, 
/*11116*/             OPC_EmitInteger, MVT::i32, 0, 
/*11119*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11131*/             OPC_EmitInteger, MVT::i32, 0, 
/*11134*/             OPC_EmitInteger, MVT::i32, 0, 
/*11137*/             OPC_EmitInteger, MVT::i32, 0, 
/*11140*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11152*/             OPC_EmitInteger, MVT::i32, 1, 
/*11155*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11158*/             OPC_EmitInteger, MVT::i32, 0, 
/*11161*/             OPC_EmitInteger, MVT::i32, 0, 
/*11164*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11191*/             OPC_EmitInteger, MVT::i32, 0, 
/*11194*/             OPC_EmitInteger, MVT::i32, 0, 
/*11197*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11209*/             OPC_EmitInteger, MVT::i32, 0, 
/*11212*/             OPC_EmitInteger, MVT::i32, 0, 
/*11215*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11227*/             OPC_EmitInteger, MVT::i32, 0, 
/*11230*/             OPC_EmitInteger, MVT::i32, 0, 
/*11233*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11245*/             OPC_EmitInteger, MVT::i32, 1, 
/*11248*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11251*/             OPC_EmitInteger, MVT::i32, 0, 
/*11254*/             OPC_EmitInteger, MVT::i32, 0, 
/*11257*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11282*/           /*Scope*/ 41|128,3/*425*/, /*->11709*/
/*11284*/             OPC_MoveChild, 0,
/*11286*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11289*/             OPC_Scope, 79|128,1/*207*/, /*->11499*/ // 2 children in Scope
/*11292*/               OPC_CheckChild0Same, 0,
/*11294*/               OPC_CheckChild1Same, 1,
/*11296*/               OPC_MoveParent,
/*11297*/               OPC_RecordChild1, // #2 = $y
/*11298*/               OPC_MoveParent,
/*11299*/               OPC_CheckType, MVT::i32,
/*11301*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11303*/               OPC_EmitInteger, MVT::i32, 0, 
/*11306*/               OPC_EmitInteger, MVT::i32, 0, 
/*11309*/               OPC_EmitInteger, MVT::i32, 0, 
/*11312*/               OPC_EmitInteger, MVT::i32, 0, 
/*11315*/               OPC_EmitInteger, MVT::i32, 1, 
/*11318*/               OPC_EmitInteger, MVT::i32, 0, 
/*11321*/               OPC_EmitInteger, MVT::i32, 0, 
/*11324*/               OPC_EmitInteger, MVT::i32, 0, 
/*11327*/               OPC_EmitInteger, MVT::i32, 0, 
/*11330*/               OPC_EmitInteger, MVT::i32, 0, 
/*11333*/               OPC_EmitInteger, MVT::i32, 0, 
/*11336*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11348*/               OPC_EmitInteger, MVT::i32, 0, 
/*11351*/               OPC_EmitInteger, MVT::i32, 0, 
/*11354*/               OPC_EmitInteger, MVT::i32, 0, 
/*11357*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11369*/               OPC_EmitInteger, MVT::i32, 1, 
/*11372*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11375*/               OPC_EmitInteger, MVT::i32, 0, 
/*11378*/               OPC_EmitInteger, MVT::i32, 0, 
/*11381*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11408*/               OPC_EmitInteger, MVT::i32, 0, 
/*11411*/               OPC_EmitInteger, MVT::i32, 0, 
/*11414*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11426*/               OPC_EmitInteger, MVT::i32, 0, 
/*11429*/               OPC_EmitInteger, MVT::i32, 0, 
/*11432*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11444*/               OPC_EmitInteger, MVT::i32, 0, 
/*11447*/               OPC_EmitInteger, MVT::i32, 0, 
/*11450*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11462*/               OPC_EmitInteger, MVT::i32, 1, 
/*11465*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11468*/               OPC_EmitInteger, MVT::i32, 0, 
/*11471*/               OPC_EmitInteger, MVT::i32, 0, 
/*11474*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11499*/             /*Scope*/ 79|128,1/*207*/, /*->11708*/
/*11501*/               OPC_CheckChild0Same, 1,
/*11503*/               OPC_CheckChild1Same, 0,
/*11505*/               OPC_MoveParent,
/*11506*/               OPC_RecordChild1, // #2 = $y
/*11507*/               OPC_MoveParent,
/*11508*/               OPC_CheckType, MVT::i32,
/*11510*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11512*/               OPC_EmitInteger, MVT::i32, 0, 
/*11515*/               OPC_EmitInteger, MVT::i32, 0, 
/*11518*/               OPC_EmitInteger, MVT::i32, 0, 
/*11521*/               OPC_EmitInteger, MVT::i32, 0, 
/*11524*/               OPC_EmitInteger, MVT::i32, 1, 
/*11527*/               OPC_EmitInteger, MVT::i32, 0, 
/*11530*/               OPC_EmitInteger, MVT::i32, 0, 
/*11533*/               OPC_EmitInteger, MVT::i32, 0, 
/*11536*/               OPC_EmitInteger, MVT::i32, 0, 
/*11539*/               OPC_EmitInteger, MVT::i32, 0, 
/*11542*/               OPC_EmitInteger, MVT::i32, 0, 
/*11545*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11557*/               OPC_EmitInteger, MVT::i32, 0, 
/*11560*/               OPC_EmitInteger, MVT::i32, 0, 
/*11563*/               OPC_EmitInteger, MVT::i32, 0, 
/*11566*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11578*/               OPC_EmitInteger, MVT::i32, 1, 
/*11581*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11584*/               OPC_EmitInteger, MVT::i32, 0, 
/*11587*/               OPC_EmitInteger, MVT::i32, 0, 
/*11590*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11617*/               OPC_EmitInteger, MVT::i32, 0, 
/*11620*/               OPC_EmitInteger, MVT::i32, 0, 
/*11623*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11635*/               OPC_EmitInteger, MVT::i32, 0, 
/*11638*/               OPC_EmitInteger, MVT::i32, 0, 
/*11641*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11653*/               OPC_EmitInteger, MVT::i32, 0, 
/*11656*/               OPC_EmitInteger, MVT::i32, 0, 
/*11659*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11671*/               OPC_EmitInteger, MVT::i32, 1, 
/*11674*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11677*/               OPC_EmitInteger, MVT::i32, 0, 
/*11680*/               OPC_EmitInteger, MVT::i32, 0, 
/*11683*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11708*/             0, /*End of Scope*/
/*11709*/           /*Scope*/ 40|128,3/*424*/, /*->12135*/
/*11711*/             OPC_RecordChild0, // #2 = $y
/*11712*/             OPC_MoveChild, 1,
/*11714*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11717*/             OPC_Scope, 78|128,1/*206*/, /*->11926*/ // 2 children in Scope
/*11720*/               OPC_CheckChild0Same, 1,
/*11722*/               OPC_CheckChild1Same, 0,
/*11724*/               OPC_MoveParent,
/*11725*/               OPC_MoveParent,
/*11726*/               OPC_CheckType, MVT::i32,
/*11728*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11730*/               OPC_EmitInteger, MVT::i32, 0, 
/*11733*/               OPC_EmitInteger, MVT::i32, 0, 
/*11736*/               OPC_EmitInteger, MVT::i32, 0, 
/*11739*/               OPC_EmitInteger, MVT::i32, 0, 
/*11742*/               OPC_EmitInteger, MVT::i32, 1, 
/*11745*/               OPC_EmitInteger, MVT::i32, 0, 
/*11748*/               OPC_EmitInteger, MVT::i32, 0, 
/*11751*/               OPC_EmitInteger, MVT::i32, 0, 
/*11754*/               OPC_EmitInteger, MVT::i32, 0, 
/*11757*/               OPC_EmitInteger, MVT::i32, 0, 
/*11760*/               OPC_EmitInteger, MVT::i32, 0, 
/*11763*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11775*/               OPC_EmitInteger, MVT::i32, 0, 
/*11778*/               OPC_EmitInteger, MVT::i32, 0, 
/*11781*/               OPC_EmitInteger, MVT::i32, 0, 
/*11784*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11796*/               OPC_EmitInteger, MVT::i32, 1, 
/*11799*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11802*/               OPC_EmitInteger, MVT::i32, 0, 
/*11805*/               OPC_EmitInteger, MVT::i32, 0, 
/*11808*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11835*/               OPC_EmitInteger, MVT::i32, 0, 
/*11838*/               OPC_EmitInteger, MVT::i32, 0, 
/*11841*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11853*/               OPC_EmitInteger, MVT::i32, 0, 
/*11856*/               OPC_EmitInteger, MVT::i32, 0, 
/*11859*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11871*/               OPC_EmitInteger, MVT::i32, 0, 
/*11874*/               OPC_EmitInteger, MVT::i32, 0, 
/*11877*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11889*/               OPC_EmitInteger, MVT::i32, 1, 
/*11892*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11895*/               OPC_EmitInteger, MVT::i32, 0, 
/*11898*/               OPC_EmitInteger, MVT::i32, 0, 
/*11901*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11926*/             /*Scope*/ 78|128,1/*206*/, /*->12134*/
/*11928*/               OPC_CheckChild0Same, 0,
/*11930*/               OPC_CheckChild1Same, 1,
/*11932*/               OPC_MoveParent,
/*11933*/               OPC_MoveParent,
/*11934*/               OPC_CheckType, MVT::i32,
/*11936*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11938*/               OPC_EmitInteger, MVT::i32, 0, 
/*11941*/               OPC_EmitInteger, MVT::i32, 0, 
/*11944*/               OPC_EmitInteger, MVT::i32, 0, 
/*11947*/               OPC_EmitInteger, MVT::i32, 0, 
/*11950*/               OPC_EmitInteger, MVT::i32, 1, 
/*11953*/               OPC_EmitInteger, MVT::i32, 0, 
/*11956*/               OPC_EmitInteger, MVT::i32, 0, 
/*11959*/               OPC_EmitInteger, MVT::i32, 0, 
/*11962*/               OPC_EmitInteger, MVT::i32, 0, 
/*11965*/               OPC_EmitInteger, MVT::i32, 0, 
/*11968*/               OPC_EmitInteger, MVT::i32, 0, 
/*11971*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11983*/               OPC_EmitInteger, MVT::i32, 0, 
/*11986*/               OPC_EmitInteger, MVT::i32, 0, 
/*11989*/               OPC_EmitInteger, MVT::i32, 0, 
/*11992*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12004*/               OPC_EmitInteger, MVT::i32, 1, 
/*12007*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12010*/               OPC_EmitInteger, MVT::i32, 0, 
/*12013*/               OPC_EmitInteger, MVT::i32, 0, 
/*12016*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12043*/               OPC_EmitInteger, MVT::i32, 0, 
/*12046*/               OPC_EmitInteger, MVT::i32, 0, 
/*12049*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12061*/               OPC_EmitInteger, MVT::i32, 0, 
/*12064*/               OPC_EmitInteger, MVT::i32, 0, 
/*12067*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12079*/               OPC_EmitInteger, MVT::i32, 0, 
/*12082*/               OPC_EmitInteger, MVT::i32, 0, 
/*12085*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12097*/               OPC_EmitInteger, MVT::i32, 1, 
/*12100*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12103*/               OPC_EmitInteger, MVT::i32, 0, 
/*12106*/               OPC_EmitInteger, MVT::i32, 0, 
/*12109*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12134*/             0, /*End of Scope*/
/*12135*/           /*Scope*/ 41|128,3/*425*/, /*->12562*/
/*12137*/             OPC_MoveChild, 0,
/*12139*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12142*/             OPC_Scope, 79|128,1/*207*/, /*->12352*/ // 2 children in Scope
/*12145*/               OPC_CheckChild0Same, 1,
/*12147*/               OPC_CheckChild1Same, 0,
/*12149*/               OPC_MoveParent,
/*12150*/               OPC_RecordChild1, // #2 = $y
/*12151*/               OPC_MoveParent,
/*12152*/               OPC_CheckType, MVT::i32,
/*12154*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12156*/               OPC_EmitInteger, MVT::i32, 0, 
/*12159*/               OPC_EmitInteger, MVT::i32, 0, 
/*12162*/               OPC_EmitInteger, MVT::i32, 0, 
/*12165*/               OPC_EmitInteger, MVT::i32, 0, 
/*12168*/               OPC_EmitInteger, MVT::i32, 1, 
/*12171*/               OPC_EmitInteger, MVT::i32, 0, 
/*12174*/               OPC_EmitInteger, MVT::i32, 0, 
/*12177*/               OPC_EmitInteger, MVT::i32, 0, 
/*12180*/               OPC_EmitInteger, MVT::i32, 0, 
/*12183*/               OPC_EmitInteger, MVT::i32, 0, 
/*12186*/               OPC_EmitInteger, MVT::i32, 0, 
/*12189*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12201*/               OPC_EmitInteger, MVT::i32, 0, 
/*12204*/               OPC_EmitInteger, MVT::i32, 0, 
/*12207*/               OPC_EmitInteger, MVT::i32, 0, 
/*12210*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12222*/               OPC_EmitInteger, MVT::i32, 1, 
/*12225*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12228*/               OPC_EmitInteger, MVT::i32, 0, 
/*12231*/               OPC_EmitInteger, MVT::i32, 0, 
/*12234*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12261*/               OPC_EmitInteger, MVT::i32, 0, 
/*12264*/               OPC_EmitInteger, MVT::i32, 0, 
/*12267*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12279*/               OPC_EmitInteger, MVT::i32, 0, 
/*12282*/               OPC_EmitInteger, MVT::i32, 0, 
/*12285*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12297*/               OPC_EmitInteger, MVT::i32, 0, 
/*12300*/               OPC_EmitInteger, MVT::i32, 0, 
/*12303*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12315*/               OPC_EmitInteger, MVT::i32, 1, 
/*12318*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12321*/               OPC_EmitInteger, MVT::i32, 0, 
/*12324*/               OPC_EmitInteger, MVT::i32, 0, 
/*12327*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12352*/             /*Scope*/ 79|128,1/*207*/, /*->12561*/
/*12354*/               OPC_CheckChild0Same, 0,
/*12356*/               OPC_CheckChild1Same, 1,
/*12358*/               OPC_MoveParent,
/*12359*/               OPC_RecordChild1, // #2 = $y
/*12360*/               OPC_MoveParent,
/*12361*/               OPC_CheckType, MVT::i32,
/*12363*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12365*/               OPC_EmitInteger, MVT::i32, 0, 
/*12368*/               OPC_EmitInteger, MVT::i32, 0, 
/*12371*/               OPC_EmitInteger, MVT::i32, 0, 
/*12374*/               OPC_EmitInteger, MVT::i32, 0, 
/*12377*/               OPC_EmitInteger, MVT::i32, 1, 
/*12380*/               OPC_EmitInteger, MVT::i32, 0, 
/*12383*/               OPC_EmitInteger, MVT::i32, 0, 
/*12386*/               OPC_EmitInteger, MVT::i32, 0, 
/*12389*/               OPC_EmitInteger, MVT::i32, 0, 
/*12392*/               OPC_EmitInteger, MVT::i32, 0, 
/*12395*/               OPC_EmitInteger, MVT::i32, 0, 
/*12398*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12410*/               OPC_EmitInteger, MVT::i32, 0, 
/*12413*/               OPC_EmitInteger, MVT::i32, 0, 
/*12416*/               OPC_EmitInteger, MVT::i32, 0, 
/*12419*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12431*/               OPC_EmitInteger, MVT::i32, 1, 
/*12434*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12437*/               OPC_EmitInteger, MVT::i32, 0, 
/*12440*/               OPC_EmitInteger, MVT::i32, 0, 
/*12443*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12470*/               OPC_EmitInteger, MVT::i32, 0, 
/*12473*/               OPC_EmitInteger, MVT::i32, 0, 
/*12476*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12488*/               OPC_EmitInteger, MVT::i32, 0, 
/*12491*/               OPC_EmitInteger, MVT::i32, 0, 
/*12494*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12506*/               OPC_EmitInteger, MVT::i32, 0, 
/*12509*/               OPC_EmitInteger, MVT::i32, 0, 
/*12512*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12524*/               OPC_EmitInteger, MVT::i32, 1, 
/*12527*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12530*/               OPC_EmitInteger, MVT::i32, 0, 
/*12533*/               OPC_EmitInteger, MVT::i32, 0, 
/*12536*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12561*/             0, /*End of Scope*/
/*12562*/           0, /*End of Scope*/
/*12563*/         /*Scope*/ 119|128,5/*759*/, /*->13324*/
/*12565*/           OPC_MoveChild, 1,
/*12567*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12570*/           OPC_RecordChild0, // #1 = $x
/*12571*/           OPC_RecordChild1, // #2 = $z
/*12572*/           OPC_MoveParent,
/*12573*/           OPC_MoveParent,
/*12574*/           OPC_MoveChild, 1,
/*12576*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12579*/           OPC_Scope, 77|128,1/*205*/, /*->12787*/ // 3 children in Scope
/*12582*/             OPC_CheckChild0Same, 1,
/*12584*/             OPC_CheckChild1Same, 2,
/*12586*/             OPC_MoveParent,
/*12587*/             OPC_CheckType, MVT::i32,
/*12589*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12591*/             OPC_EmitInteger, MVT::i32, 0, 
/*12594*/             OPC_EmitInteger, MVT::i32, 0, 
/*12597*/             OPC_EmitInteger, MVT::i32, 0, 
/*12600*/             OPC_EmitInteger, MVT::i32, 0, 
/*12603*/             OPC_EmitInteger, MVT::i32, 1, 
/*12606*/             OPC_EmitInteger, MVT::i32, 0, 
/*12609*/             OPC_EmitInteger, MVT::i32, 0, 
/*12612*/             OPC_EmitInteger, MVT::i32, 0, 
/*12615*/             OPC_EmitInteger, MVT::i32, 0, 
/*12618*/             OPC_EmitInteger, MVT::i32, 0, 
/*12621*/             OPC_EmitInteger, MVT::i32, 0, 
/*12624*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12636*/             OPC_EmitInteger, MVT::i32, 0, 
/*12639*/             OPC_EmitInteger, MVT::i32, 0, 
/*12642*/             OPC_EmitInteger, MVT::i32, 0, 
/*12645*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12657*/             OPC_EmitInteger, MVT::i32, 1, 
/*12660*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12663*/             OPC_EmitInteger, MVT::i32, 0, 
/*12666*/             OPC_EmitInteger, MVT::i32, 0, 
/*12669*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12696*/             OPC_EmitInteger, MVT::i32, 0, 
/*12699*/             OPC_EmitInteger, MVT::i32, 0, 
/*12702*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12714*/             OPC_EmitInteger, MVT::i32, 0, 
/*12717*/             OPC_EmitInteger, MVT::i32, 0, 
/*12720*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12732*/             OPC_EmitInteger, MVT::i32, 0, 
/*12735*/             OPC_EmitInteger, MVT::i32, 0, 
/*12738*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12750*/             OPC_EmitInteger, MVT::i32, 1, 
/*12753*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12756*/             OPC_EmitInteger, MVT::i32, 0, 
/*12759*/             OPC_EmitInteger, MVT::i32, 0, 
/*12762*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12787*/           /*Scope*/ 71|128,2/*327*/, /*->13116*/
/*12789*/             OPC_CheckChild0Same, 2,
/*12791*/             OPC_CheckChild1Same, 1,
/*12793*/             OPC_MoveParent,
/*12794*/             OPC_CheckType, MVT::i32,
/*12796*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12798*/             OPC_EmitInteger, MVT::i32, 0, 
/*12801*/             OPC_EmitInteger, MVT::i32, 0, 
/*12804*/             OPC_EmitInteger, MVT::i32, 0, 
/*12807*/             OPC_EmitInteger, MVT::i32, 0, 
/*12810*/             OPC_EmitInteger, MVT::i32, 1, 
/*12813*/             OPC_EmitInteger, MVT::i32, 0, 
/*12816*/             OPC_EmitInteger, MVT::i32, 0, 
/*12819*/             OPC_EmitInteger, MVT::i32, 0, 
/*12822*/             OPC_EmitInteger, MVT::i32, 0, 
/*12825*/             OPC_EmitInteger, MVT::i32, 0, 
/*12828*/             OPC_EmitInteger, MVT::i32, 0, 
/*12831*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12843*/             OPC_EmitInteger, MVT::i32, 0, 
/*12846*/             OPC_EmitInteger, MVT::i32, 0, 
/*12849*/             OPC_EmitInteger, MVT::i32, 0, 
/*12852*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12864*/             OPC_EmitInteger, MVT::i32, 1, 
/*12867*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12870*/             OPC_EmitInteger, MVT::i32, 0, 
/*12873*/             OPC_EmitInteger, MVT::i32, 0, 
/*12876*/             OPC_Scope, 118, /*->12996*/ // 2 children in Scope
/*12878*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12905*/               OPC_EmitInteger, MVT::i32, 0, 
/*12908*/               OPC_EmitInteger, MVT::i32, 0, 
/*12911*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12923*/               OPC_EmitInteger, MVT::i32, 0, 
/*12926*/               OPC_EmitInteger, MVT::i32, 0, 
/*12929*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12941*/               OPC_EmitInteger, MVT::i32, 0, 
/*12944*/               OPC_EmitInteger, MVT::i32, 0, 
/*12947*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12959*/               OPC_EmitInteger, MVT::i32, 1, 
/*12962*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12965*/               OPC_EmitInteger, MVT::i32, 0, 
/*12968*/               OPC_EmitInteger, MVT::i32, 0, 
/*12971*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12996*/             /*Scope*/ 118, /*->13115*/
/*12997*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13024*/               OPC_EmitInteger, MVT::i32, 0, 
/*13027*/               OPC_EmitInteger, MVT::i32, 0, 
/*13030*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13042*/               OPC_EmitInteger, MVT::i32, 0, 
/*13045*/               OPC_EmitInteger, MVT::i32, 0, 
/*13048*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13060*/               OPC_EmitInteger, MVT::i32, 0, 
/*13063*/               OPC_EmitInteger, MVT::i32, 0, 
/*13066*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13078*/               OPC_EmitInteger, MVT::i32, 1, 
/*13081*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13084*/               OPC_EmitInteger, MVT::i32, 0, 
/*13087*/               OPC_EmitInteger, MVT::i32, 0, 
/*13090*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13115*/             0, /*End of Scope*/
/*13116*/           /*Scope*/ 77|128,1/*205*/, /*->13323*/
/*13118*/             OPC_CheckChild0Same, 1,
/*13120*/             OPC_CheckChild1Same, 2,
/*13122*/             OPC_MoveParent,
/*13123*/             OPC_CheckType, MVT::i32,
/*13125*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13127*/             OPC_EmitInteger, MVT::i32, 0, 
/*13130*/             OPC_EmitInteger, MVT::i32, 0, 
/*13133*/             OPC_EmitInteger, MVT::i32, 0, 
/*13136*/             OPC_EmitInteger, MVT::i32, 0, 
/*13139*/             OPC_EmitInteger, MVT::i32, 1, 
/*13142*/             OPC_EmitInteger, MVT::i32, 0, 
/*13145*/             OPC_EmitInteger, MVT::i32, 0, 
/*13148*/             OPC_EmitInteger, MVT::i32, 0, 
/*13151*/             OPC_EmitInteger, MVT::i32, 0, 
/*13154*/             OPC_EmitInteger, MVT::i32, 0, 
/*13157*/             OPC_EmitInteger, MVT::i32, 0, 
/*13160*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13172*/             OPC_EmitInteger, MVT::i32, 0, 
/*13175*/             OPC_EmitInteger, MVT::i32, 0, 
/*13178*/             OPC_EmitInteger, MVT::i32, 0, 
/*13181*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13193*/             OPC_EmitInteger, MVT::i32, 1, 
/*13196*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13199*/             OPC_EmitInteger, MVT::i32, 0, 
/*13202*/             OPC_EmitInteger, MVT::i32, 0, 
/*13205*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13232*/             OPC_EmitInteger, MVT::i32, 0, 
/*13235*/             OPC_EmitInteger, MVT::i32, 0, 
/*13238*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13250*/             OPC_EmitInteger, MVT::i32, 0, 
/*13253*/             OPC_EmitInteger, MVT::i32, 0, 
/*13256*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13268*/             OPC_EmitInteger, MVT::i32, 0, 
/*13271*/             OPC_EmitInteger, MVT::i32, 0, 
/*13274*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13286*/             OPC_EmitInteger, MVT::i32, 1, 
/*13289*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13292*/             OPC_EmitInteger, MVT::i32, 0, 
/*13295*/             OPC_EmitInteger, MVT::i32, 0, 
/*13298*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13323*/           0, /*End of Scope*/
/*13324*/         0, /*End of Scope*/
/*13325*/       /*Scope*/ 120|128,5/*760*/, /*->14087*/
/*13327*/         OPC_MoveChild, 0,
/*13329*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*13332*/         OPC_RecordChild0, // #0 = $x
/*13333*/         OPC_RecordChild1, // #1 = $z
/*13334*/         OPC_MoveParent,
/*13335*/         OPC_RecordChild1, // #2 = $y
/*13336*/         OPC_MoveParent,
/*13337*/         OPC_MoveChild, 1,
/*13339*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13342*/         OPC_Scope, 77|128,1/*205*/, /*->13550*/ // 3 children in Scope
/*13345*/           OPC_CheckChild0Same, 0,
/*13347*/           OPC_CheckChild1Same, 1,
/*13349*/           OPC_MoveParent,
/*13350*/           OPC_CheckType, MVT::i32,
/*13352*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13354*/           OPC_EmitInteger, MVT::i32, 0, 
/*13357*/           OPC_EmitInteger, MVT::i32, 0, 
/*13360*/           OPC_EmitInteger, MVT::i32, 0, 
/*13363*/           OPC_EmitInteger, MVT::i32, 0, 
/*13366*/           OPC_EmitInteger, MVT::i32, 1, 
/*13369*/           OPC_EmitInteger, MVT::i32, 0, 
/*13372*/           OPC_EmitInteger, MVT::i32, 0, 
/*13375*/           OPC_EmitInteger, MVT::i32, 0, 
/*13378*/           OPC_EmitInteger, MVT::i32, 0, 
/*13381*/           OPC_EmitInteger, MVT::i32, 0, 
/*13384*/           OPC_EmitInteger, MVT::i32, 0, 
/*13387*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13399*/           OPC_EmitInteger, MVT::i32, 0, 
/*13402*/           OPC_EmitInteger, MVT::i32, 0, 
/*13405*/           OPC_EmitInteger, MVT::i32, 0, 
/*13408*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13420*/           OPC_EmitInteger, MVT::i32, 1, 
/*13423*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13426*/           OPC_EmitInteger, MVT::i32, 0, 
/*13429*/           OPC_EmitInteger, MVT::i32, 0, 
/*13432*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13459*/           OPC_EmitInteger, MVT::i32, 0, 
/*13462*/           OPC_EmitInteger, MVT::i32, 0, 
/*13465*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13477*/           OPC_EmitInteger, MVT::i32, 0, 
/*13480*/           OPC_EmitInteger, MVT::i32, 0, 
/*13483*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13495*/           OPC_EmitInteger, MVT::i32, 0, 
/*13498*/           OPC_EmitInteger, MVT::i32, 0, 
/*13501*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13513*/           OPC_EmitInteger, MVT::i32, 1, 
/*13516*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13519*/           OPC_EmitInteger, MVT::i32, 0, 
/*13522*/           OPC_EmitInteger, MVT::i32, 0, 
/*13525*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13550*/         /*Scope*/ 71|128,2/*327*/, /*->13879*/
/*13552*/           OPC_CheckChild0Same, 1,
/*13554*/           OPC_CheckChild1Same, 0,
/*13556*/           OPC_MoveParent,
/*13557*/           OPC_CheckType, MVT::i32,
/*13559*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13561*/           OPC_EmitInteger, MVT::i32, 0, 
/*13564*/           OPC_EmitInteger, MVT::i32, 0, 
/*13567*/           OPC_EmitInteger, MVT::i32, 0, 
/*13570*/           OPC_EmitInteger, MVT::i32, 0, 
/*13573*/           OPC_EmitInteger, MVT::i32, 1, 
/*13576*/           OPC_EmitInteger, MVT::i32, 0, 
/*13579*/           OPC_EmitInteger, MVT::i32, 0, 
/*13582*/           OPC_EmitInteger, MVT::i32, 0, 
/*13585*/           OPC_EmitInteger, MVT::i32, 0, 
/*13588*/           OPC_EmitInteger, MVT::i32, 0, 
/*13591*/           OPC_EmitInteger, MVT::i32, 0, 
/*13594*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13606*/           OPC_EmitInteger, MVT::i32, 0, 
/*13609*/           OPC_EmitInteger, MVT::i32, 0, 
/*13612*/           OPC_EmitInteger, MVT::i32, 0, 
/*13615*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13627*/           OPC_EmitInteger, MVT::i32, 1, 
/*13630*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13633*/           OPC_EmitInteger, MVT::i32, 0, 
/*13636*/           OPC_EmitInteger, MVT::i32, 0, 
/*13639*/           OPC_Scope, 118, /*->13759*/ // 2 children in Scope
/*13641*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13668*/             OPC_EmitInteger, MVT::i32, 0, 
/*13671*/             OPC_EmitInteger, MVT::i32, 0, 
/*13674*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13686*/             OPC_EmitInteger, MVT::i32, 0, 
/*13689*/             OPC_EmitInteger, MVT::i32, 0, 
/*13692*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13704*/             OPC_EmitInteger, MVT::i32, 0, 
/*13707*/             OPC_EmitInteger, MVT::i32, 0, 
/*13710*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13722*/             OPC_EmitInteger, MVT::i32, 1, 
/*13725*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13728*/             OPC_EmitInteger, MVT::i32, 0, 
/*13731*/             OPC_EmitInteger, MVT::i32, 0, 
/*13734*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13759*/           /*Scope*/ 118, /*->13878*/
/*13760*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13787*/             OPC_EmitInteger, MVT::i32, 0, 
/*13790*/             OPC_EmitInteger, MVT::i32, 0, 
/*13793*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13805*/             OPC_EmitInteger, MVT::i32, 0, 
/*13808*/             OPC_EmitInteger, MVT::i32, 0, 
/*13811*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13823*/             OPC_EmitInteger, MVT::i32, 0, 
/*13826*/             OPC_EmitInteger, MVT::i32, 0, 
/*13829*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13841*/             OPC_EmitInteger, MVT::i32, 1, 
/*13844*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13847*/             OPC_EmitInteger, MVT::i32, 0, 
/*13850*/             OPC_EmitInteger, MVT::i32, 0, 
/*13853*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13878*/           0, /*End of Scope*/
/*13879*/         /*Scope*/ 77|128,1/*205*/, /*->14086*/
/*13881*/           OPC_CheckChild0Same, 0,
/*13883*/           OPC_CheckChild1Same, 1,
/*13885*/           OPC_MoveParent,
/*13886*/           OPC_CheckType, MVT::i32,
/*13888*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13890*/           OPC_EmitInteger, MVT::i32, 0, 
/*13893*/           OPC_EmitInteger, MVT::i32, 0, 
/*13896*/           OPC_EmitInteger, MVT::i32, 0, 
/*13899*/           OPC_EmitInteger, MVT::i32, 0, 
/*13902*/           OPC_EmitInteger, MVT::i32, 1, 
/*13905*/           OPC_EmitInteger, MVT::i32, 0, 
/*13908*/           OPC_EmitInteger, MVT::i32, 0, 
/*13911*/           OPC_EmitInteger, MVT::i32, 0, 
/*13914*/           OPC_EmitInteger, MVT::i32, 0, 
/*13917*/           OPC_EmitInteger, MVT::i32, 0, 
/*13920*/           OPC_EmitInteger, MVT::i32, 0, 
/*13923*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13935*/           OPC_EmitInteger, MVT::i32, 0, 
/*13938*/           OPC_EmitInteger, MVT::i32, 0, 
/*13941*/           OPC_EmitInteger, MVT::i32, 0, 
/*13944*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13956*/           OPC_EmitInteger, MVT::i32, 1, 
/*13959*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13962*/           OPC_EmitInteger, MVT::i32, 0, 
/*13965*/           OPC_EmitInteger, MVT::i32, 0, 
/*13968*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13995*/           OPC_EmitInteger, MVT::i32, 0, 
/*13998*/           OPC_EmitInteger, MVT::i32, 0, 
/*14001*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14013*/           OPC_EmitInteger, MVT::i32, 0, 
/*14016*/           OPC_EmitInteger, MVT::i32, 0, 
/*14019*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14031*/           OPC_EmitInteger, MVT::i32, 0, 
/*14034*/           OPC_EmitInteger, MVT::i32, 0, 
/*14037*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14049*/           OPC_EmitInteger, MVT::i32, 1, 
/*14052*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14055*/           OPC_EmitInteger, MVT::i32, 0, 
/*14058*/           OPC_EmitInteger, MVT::i32, 0, 
/*14061*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14086*/         0, /*End of Scope*/
/*14087*/       0, /*End of Scope*/
/*14088*/     /*Scope*/ 20|128,1/*148*/, /*->14238*/
/*14090*/       OPC_RecordChild0, // #0 = $src0
/*14091*/       OPC_RecordChild1, // #1 = $src1
/*14092*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->14211
/*14095*/         OPC_Scope, 101, /*->14198*/ // 2 children in Scope
/*14097*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14099*/           OPC_EmitInteger, MVT::i32, 0, 
/*14102*/           OPC_EmitInteger, MVT::i32, 0, 
/*14105*/           OPC_EmitInteger, MVT::i32, 1, 
/*14108*/           OPC_EmitInteger, MVT::i32, 0, 
/*14111*/           OPC_EmitInteger, MVT::i32, 0, 
/*14114*/           OPC_EmitInteger, MVT::i32, 0, 
/*14117*/           OPC_EmitInteger, MVT::i32, 0, 
/*14120*/           OPC_EmitInteger, MVT::i32, 0, 
/*14123*/           OPC_EmitInteger, MVT::i32, 0, 
/*14126*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14138*/           OPC_EmitInteger, MVT::i32, 0, 
/*14141*/           OPC_EmitInteger, MVT::i32, 0, 
/*14144*/           OPC_EmitInteger, MVT::i32, 0, 
/*14147*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14159*/           OPC_EmitInteger, MVT::i32, 1, 
/*14162*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14165*/           OPC_EmitInteger, MVT::i32, 0, 
/*14168*/           OPC_EmitInteger, MVT::i32, 0, 
/*14171*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*14198*/         /*Scope*/ 11, /*->14210*/
/*14199*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*14201*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*14210*/         0, /*End of Scope*/
/*14211*/       /*SwitchType*/ 11, MVT::i64,// ->14224
/*14213*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*14215*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*14224*/       /*SwitchType*/ 11, MVT::i1,// ->14237
/*14226*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14228*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*14237*/       0, // EndSwitchType
/*14238*/     0, /*End of Scope*/
/*14239*/   /*SwitchOpcode*/ 85|128,5/*725*/, TARGET_VAL(ISD::ADD),// ->14968
/*14243*/     OPC_Scope, 59|128,2/*315*/, /*->14561*/ // 2 children in Scope
/*14246*/       OPC_MoveChild, 0,
/*14248*/       OPC_SwitchOpcode /*4 cases */, 41, TARGET_VAL(ISD::SHL),// ->14293
/*14252*/         OPC_CheckChild0Integer, 1, 
/*14254*/         OPC_RecordChild1, // #0 = $a
/*14255*/         OPC_CheckChild1Type, MVT::i32,
/*14257*/         OPC_MoveParent,
/*14258*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14269*/         OPC_CheckType, MVT::i32,
/*14271*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14273*/         OPC_EmitInteger, MVT::i32, 0, 
/*14276*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*14284*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i32 0:i32))
/*14293*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_U24),// ->14417
/*14296*/         OPC_RecordChild0, // #0 = $src0
/*14297*/         OPC_RecordChild1, // #1 = $src1
/*14298*/         OPC_MoveParent,
/*14299*/         OPC_RecordChild1, // #2 = $src2
/*14300*/         OPC_CheckType, MVT::i32,
/*14302*/         OPC_Scope, 99, /*->14403*/ // 2 children in Scope
/*14304*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14306*/           OPC_EmitInteger, MVT::i32, 0, 
/*14309*/           OPC_EmitInteger, MVT::i32, 0, 
/*14312*/           OPC_EmitInteger, MVT::i32, 0, 
/*14315*/           OPC_EmitInteger, MVT::i32, 0, 
/*14318*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14330*/           OPC_EmitInteger, MVT::i32, 0, 
/*14333*/           OPC_EmitInteger, MVT::i32, 0, 
/*14336*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14348*/           OPC_EmitInteger, MVT::i32, 0, 
/*14351*/           OPC_EmitInteger, MVT::i32, 0, 
/*14354*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14366*/           OPC_EmitInteger, MVT::i32, 1, 
/*14369*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14372*/           OPC_EmitInteger, MVT::i32, 0, 
/*14375*/           OPC_EmitInteger, MVT::i32, 0, 
/*14378*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14403*/         /*Scope*/ 12, /*->14416*/
/*14404*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14406*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14416*/         0, /*End of Scope*/
/*14417*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_I24),// ->14541
/*14420*/         OPC_RecordChild0, // #0 = $src0
/*14421*/         OPC_RecordChild1, // #1 = $src1
/*14422*/         OPC_MoveParent,
/*14423*/         OPC_RecordChild1, // #2 = $src2
/*14424*/         OPC_CheckType, MVT::i32,
/*14426*/         OPC_Scope, 99, /*->14527*/ // 2 children in Scope
/*14428*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*14430*/           OPC_EmitInteger, MVT::i32, 0, 
/*14433*/           OPC_EmitInteger, MVT::i32, 0, 
/*14436*/           OPC_EmitInteger, MVT::i32, 0, 
/*14439*/           OPC_EmitInteger, MVT::i32, 0, 
/*14442*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14454*/           OPC_EmitInteger, MVT::i32, 0, 
/*14457*/           OPC_EmitInteger, MVT::i32, 0, 
/*14460*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14472*/           OPC_EmitInteger, MVT::i32, 0, 
/*14475*/           OPC_EmitInteger, MVT::i32, 0, 
/*14478*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14490*/           OPC_EmitInteger, MVT::i32, 1, 
/*14493*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14496*/           OPC_EmitInteger, MVT::i32, 0, 
/*14499*/           OPC_EmitInteger, MVT::i32, 0, 
/*14502*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14527*/         /*Scope*/ 12, /*->14540*/
/*14528*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14530*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14540*/         0, /*End of Scope*/
/*14541*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->14560
/*14544*/         OPC_RecordChild0, // #0 = $popcnt
/*14545*/         OPC_MoveParent,
/*14546*/         OPC_RecordChild1, // #1 = $val
/*14547*/         OPC_CheckType, MVT::i32,
/*14549*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14551*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*14560*/       0, // EndSwitchOpcode
/*14561*/     /*Scope*/ 20|128,3/*404*/, /*->14967*/
/*14563*/       OPC_RecordChild0, // #0 = $val
/*14564*/       OPC_Scope, 12|128,2/*268*/, /*->14835*/ // 2 children in Scope
/*14567*/         OPC_MoveChild, 1,
/*14569*/         OPC_SwitchOpcode /*3 cases */, 15, TARGET_VAL(ISD::CTPOP),// ->14588
/*14573*/           OPC_RecordChild0, // #1 = $popcnt
/*14574*/           OPC_MoveParent,
/*14575*/           OPC_CheckType, MVT::i32,
/*14577*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14579*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*14588*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_I24),// ->14711
/*14591*/           OPC_RecordChild0, // #1 = $src0
/*14592*/           OPC_RecordChild1, // #2 = $src1
/*14593*/           OPC_MoveParent,
/*14594*/           OPC_CheckType, MVT::i32,
/*14596*/           OPC_Scope, 12, /*->14610*/ // 2 children in Scope
/*14598*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14600*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14610*/           /*Scope*/ 99, /*->14710*/
/*14611*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*14613*/             OPC_EmitInteger, MVT::i32, 0, 
/*14616*/             OPC_EmitInteger, MVT::i32, 0, 
/*14619*/             OPC_EmitInteger, MVT::i32, 0, 
/*14622*/             OPC_EmitInteger, MVT::i32, 0, 
/*14625*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14637*/             OPC_EmitInteger, MVT::i32, 0, 
/*14640*/             OPC_EmitInteger, MVT::i32, 0, 
/*14643*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14655*/             OPC_EmitInteger, MVT::i32, 0, 
/*14658*/             OPC_EmitInteger, MVT::i32, 0, 
/*14661*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14673*/             OPC_EmitInteger, MVT::i32, 1, 
/*14676*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14679*/             OPC_EmitInteger, MVT::i32, 0, 
/*14682*/             OPC_EmitInteger, MVT::i32, 0, 
/*14685*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14710*/           0, /*End of Scope*/
/*14711*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_U24),// ->14834
/*14714*/           OPC_RecordChild0, // #1 = $src0
/*14715*/           OPC_RecordChild1, // #2 = $src1
/*14716*/           OPC_MoveParent,
/*14717*/           OPC_CheckType, MVT::i32,
/*14719*/           OPC_Scope, 12, /*->14733*/ // 2 children in Scope
/*14721*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14723*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14733*/           /*Scope*/ 99, /*->14833*/
/*14734*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14736*/             OPC_EmitInteger, MVT::i32, 0, 
/*14739*/             OPC_EmitInteger, MVT::i32, 0, 
/*14742*/             OPC_EmitInteger, MVT::i32, 0, 
/*14745*/             OPC_EmitInteger, MVT::i32, 0, 
/*14748*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14760*/             OPC_EmitInteger, MVT::i32, 0, 
/*14763*/             OPC_EmitInteger, MVT::i32, 0, 
/*14766*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14778*/             OPC_EmitInteger, MVT::i32, 0, 
/*14781*/             OPC_EmitInteger, MVT::i32, 0, 
/*14784*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14796*/             OPC_EmitInteger, MVT::i32, 1, 
/*14799*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14802*/             OPC_EmitInteger, MVT::i32, 0, 
/*14805*/             OPC_EmitInteger, MVT::i32, 0, 
/*14808*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14833*/           0, /*End of Scope*/
/*14834*/         0, // EndSwitchOpcode
/*14835*/       /*Scope*/ 1|128,1/*129*/, /*->14966*/
/*14837*/         OPC_RecordChild1, // #1 = $src1
/*14838*/         OPC_CheckType, MVT::i32,
/*14840*/         OPC_Scope, 101, /*->14943*/ // 3 children in Scope
/*14842*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14844*/           OPC_EmitInteger, MVT::i32, 0, 
/*14847*/           OPC_EmitInteger, MVT::i32, 0, 
/*14850*/           OPC_EmitInteger, MVT::i32, 1, 
/*14853*/           OPC_EmitInteger, MVT::i32, 0, 
/*14856*/           OPC_EmitInteger, MVT::i32, 0, 
/*14859*/           OPC_EmitInteger, MVT::i32, 0, 
/*14862*/           OPC_EmitInteger, MVT::i32, 0, 
/*14865*/           OPC_EmitInteger, MVT::i32, 0, 
/*14868*/           OPC_EmitInteger, MVT::i32, 0, 
/*14871*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14883*/           OPC_EmitInteger, MVT::i32, 0, 
/*14886*/           OPC_EmitInteger, MVT::i32, 0, 
/*14889*/           OPC_EmitInteger, MVT::i32, 0, 
/*14892*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14904*/           OPC_EmitInteger, MVT::i32, 1, 
/*14907*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14910*/           OPC_EmitInteger, MVT::i32, 0, 
/*14913*/           OPC_EmitInteger, MVT::i32, 0, 
/*14916*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*14943*/         /*Scope*/ 11, /*->14955*/
/*14944*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*14946*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                    // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*14955*/         /*Scope*/ 9, /*->14965*/
/*14956*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                    // Dst: (V_ADD_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*14965*/         0, /*End of Scope*/
/*14966*/       0, /*End of Scope*/
/*14967*/     0, /*End of Scope*/
/*14968*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->15000
/*14971*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*14972*/     OPC_RecordChild1, // #1 = $addr
/*14973*/     OPC_RecordChild2, // #2 = $chan
/*14974*/     OPC_MoveChild, 2,
/*14976*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14979*/     OPC_CheckType, MVT::i32,
/*14981*/     OPC_MoveParent,
/*14982*/     OPC_CheckType, MVT::i32,
/*14984*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14986*/     OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*14989*/     OPC_EmitMergeInputChains1_0,
/*14990*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15000*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->15033
/*15003*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*15004*/     OPC_RecordChild1, // #1 = $val
/*15005*/     OPC_CheckChild1Type, MVT::i32,
/*15007*/     OPC_RecordChild2, // #2 = $addr
/*15008*/     OPC_RecordChild3, // #3 = $chan
/*15009*/     OPC_MoveChild, 3,
/*15011*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15014*/     OPC_CheckType, MVT::i32,
/*15016*/     OPC_MoveParent,
/*15017*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15019*/     OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*15022*/     OPC_EmitMergeInputChains1_0,
/*15023*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15033*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->18041
/*15037*/     OPC_RecordChild0, // #0 = $src0
/*15038*/     OPC_Scope, 25|128,12/*1561*/, /*->16602*/ // 2 children in Scope
/*15041*/       OPC_CheckChild0Type, MVT::f32,
/*15043*/       OPC_Scope, 10|128,7/*906*/, /*->15952*/ // 2 children in Scope
/*15046*/         OPC_RecordChild1, // #1 = $src1
/*15047*/         OPC_Scope, 64|128,3/*448*/, /*->15498*/ // 2 children in Scope
/*15050*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15061*/           OPC_CheckChild3Integer, 0, 
/*15063*/           OPC_MoveChild, 4,
/*15065*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15068*/           OPC_Scope, 106, /*->15176*/ // 4 children in Scope
/*15070*/             OPC_CheckPredicate, 100, // Predicate_COND_OEQ
/*15072*/             OPC_MoveParent,
/*15073*/             OPC_CheckType, MVT::i32,
/*15075*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15077*/             OPC_EmitInteger, MVT::i32, 0, 
/*15080*/             OPC_EmitInteger, MVT::i32, 0, 
/*15083*/             OPC_EmitInteger, MVT::i32, 1, 
/*15086*/             OPC_EmitInteger, MVT::i32, 0, 
/*15089*/             OPC_EmitInteger, MVT::i32, 0, 
/*15092*/             OPC_EmitInteger, MVT::i32, 0, 
/*15095*/             OPC_EmitInteger, MVT::i32, 0, 
/*15098*/             OPC_EmitInteger, MVT::i32, 0, 
/*15101*/             OPC_EmitInteger, MVT::i32, 0, 
/*15104*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15116*/             OPC_EmitInteger, MVT::i32, 0, 
/*15119*/             OPC_EmitInteger, MVT::i32, 0, 
/*15122*/             OPC_EmitInteger, MVT::i32, 0, 
/*15125*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15137*/             OPC_EmitInteger, MVT::i32, 1, 
/*15140*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15143*/             OPC_EmitInteger, MVT::i32, 0, 
/*15146*/             OPC_EmitInteger, MVT::i32, 0, 
/*15149*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15176*/           /*Scope*/ 106, /*->15283*/
/*15177*/             OPC_CheckPredicate, 101, // Predicate_COND_OGT
/*15179*/             OPC_MoveParent,
/*15180*/             OPC_CheckType, MVT::i32,
/*15182*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15184*/             OPC_EmitInteger, MVT::i32, 0, 
/*15187*/             OPC_EmitInteger, MVT::i32, 0, 
/*15190*/             OPC_EmitInteger, MVT::i32, 1, 
/*15193*/             OPC_EmitInteger, MVT::i32, 0, 
/*15196*/             OPC_EmitInteger, MVT::i32, 0, 
/*15199*/             OPC_EmitInteger, MVT::i32, 0, 
/*15202*/             OPC_EmitInteger, MVT::i32, 0, 
/*15205*/             OPC_EmitInteger, MVT::i32, 0, 
/*15208*/             OPC_EmitInteger, MVT::i32, 0, 
/*15211*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15223*/             OPC_EmitInteger, MVT::i32, 0, 
/*15226*/             OPC_EmitInteger, MVT::i32, 0, 
/*15229*/             OPC_EmitInteger, MVT::i32, 0, 
/*15232*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15244*/             OPC_EmitInteger, MVT::i32, 1, 
/*15247*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15250*/             OPC_EmitInteger, MVT::i32, 0, 
/*15253*/             OPC_EmitInteger, MVT::i32, 0, 
/*15256*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15283*/           /*Scope*/ 106, /*->15390*/
/*15284*/             OPC_CheckPredicate, 102, // Predicate_COND_OGE
/*15286*/             OPC_MoveParent,
/*15287*/             OPC_CheckType, MVT::i32,
/*15289*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15291*/             OPC_EmitInteger, MVT::i32, 0, 
/*15294*/             OPC_EmitInteger, MVT::i32, 0, 
/*15297*/             OPC_EmitInteger, MVT::i32, 1, 
/*15300*/             OPC_EmitInteger, MVT::i32, 0, 
/*15303*/             OPC_EmitInteger, MVT::i32, 0, 
/*15306*/             OPC_EmitInteger, MVT::i32, 0, 
/*15309*/             OPC_EmitInteger, MVT::i32, 0, 
/*15312*/             OPC_EmitInteger, MVT::i32, 0, 
/*15315*/             OPC_EmitInteger, MVT::i32, 0, 
/*15318*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15330*/             OPC_EmitInteger, MVT::i32, 0, 
/*15333*/             OPC_EmitInteger, MVT::i32, 0, 
/*15336*/             OPC_EmitInteger, MVT::i32, 0, 
/*15339*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15351*/             OPC_EmitInteger, MVT::i32, 1, 
/*15354*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15357*/             OPC_EmitInteger, MVT::i32, 0, 
/*15360*/             OPC_EmitInteger, MVT::i32, 0, 
/*15363*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15390*/           /*Scope*/ 106, /*->15497*/
/*15391*/             OPC_CheckPredicate, 103, // Predicate_COND_UNE_NE
/*15393*/             OPC_MoveParent,
/*15394*/             OPC_CheckType, MVT::i32,
/*15396*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15398*/             OPC_EmitInteger, MVT::i32, 0, 
/*15401*/             OPC_EmitInteger, MVT::i32, 0, 
/*15404*/             OPC_EmitInteger, MVT::i32, 1, 
/*15407*/             OPC_EmitInteger, MVT::i32, 0, 
/*15410*/             OPC_EmitInteger, MVT::i32, 0, 
/*15413*/             OPC_EmitInteger, MVT::i32, 0, 
/*15416*/             OPC_EmitInteger, MVT::i32, 0, 
/*15419*/             OPC_EmitInteger, MVT::i32, 0, 
/*15422*/             OPC_EmitInteger, MVT::i32, 0, 
/*15425*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15437*/             OPC_EmitInteger, MVT::i32, 0, 
/*15440*/             OPC_EmitInteger, MVT::i32, 0, 
/*15443*/             OPC_EmitInteger, MVT::i32, 0, 
/*15446*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15458*/             OPC_EmitInteger, MVT::i32, 1, 
/*15461*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15464*/             OPC_EmitInteger, MVT::i32, 0, 
/*15467*/             OPC_EmitInteger, MVT::i32, 0, 
/*15470*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15497*/           0, /*End of Scope*/
/*15498*/         /*Scope*/ 67|128,3/*451*/, /*->15951*/
/*15500*/           OPC_MoveChild, 2,
/*15502*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15505*/           OPC_CheckPredicate, 104, // Predicate_FP_ONE
/*15507*/           OPC_MoveParent,
/*15508*/           OPC_MoveChild, 3,
/*15510*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15513*/           OPC_CheckPredicate, 105, // Predicate_FP_ZERO
/*15515*/           OPC_MoveParent,
/*15516*/           OPC_MoveChild, 4,
/*15518*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15521*/           OPC_Scope, 106, /*->15629*/ // 4 children in Scope
/*15523*/             OPC_CheckPredicate, 100, // Predicate_COND_OEQ
/*15525*/             OPC_MoveParent,
/*15526*/             OPC_CheckType, MVT::f32,
/*15528*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15530*/             OPC_EmitInteger, MVT::i32, 0, 
/*15533*/             OPC_EmitInteger, MVT::i32, 0, 
/*15536*/             OPC_EmitInteger, MVT::i32, 1, 
/*15539*/             OPC_EmitInteger, MVT::i32, 0, 
/*15542*/             OPC_EmitInteger, MVT::i32, 0, 
/*15545*/             OPC_EmitInteger, MVT::i32, 0, 
/*15548*/             OPC_EmitInteger, MVT::i32, 0, 
/*15551*/             OPC_EmitInteger, MVT::i32, 0, 
/*15554*/             OPC_EmitInteger, MVT::i32, 0, 
/*15557*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15569*/             OPC_EmitInteger, MVT::i32, 0, 
/*15572*/             OPC_EmitInteger, MVT::i32, 0, 
/*15575*/             OPC_EmitInteger, MVT::i32, 0, 
/*15578*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15590*/             OPC_EmitInteger, MVT::i32, 1, 
/*15593*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15596*/             OPC_EmitInteger, MVT::i32, 0, 
/*15599*/             OPC_EmitInteger, MVT::i32, 0, 
/*15602*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*15629*/           /*Scope*/ 106, /*->15736*/
/*15630*/             OPC_CheckPredicate, 101, // Predicate_COND_OGT
/*15632*/             OPC_MoveParent,
/*15633*/             OPC_CheckType, MVT::f32,
/*15635*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15637*/             OPC_EmitInteger, MVT::i32, 0, 
/*15640*/             OPC_EmitInteger, MVT::i32, 0, 
/*15643*/             OPC_EmitInteger, MVT::i32, 1, 
/*15646*/             OPC_EmitInteger, MVT::i32, 0, 
/*15649*/             OPC_EmitInteger, MVT::i32, 0, 
/*15652*/             OPC_EmitInteger, MVT::i32, 0, 
/*15655*/             OPC_EmitInteger, MVT::i32, 0, 
/*15658*/             OPC_EmitInteger, MVT::i32, 0, 
/*15661*/             OPC_EmitInteger, MVT::i32, 0, 
/*15664*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15676*/             OPC_EmitInteger, MVT::i32, 0, 
/*15679*/             OPC_EmitInteger, MVT::i32, 0, 
/*15682*/             OPC_EmitInteger, MVT::i32, 0, 
/*15685*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15697*/             OPC_EmitInteger, MVT::i32, 1, 
/*15700*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15703*/             OPC_EmitInteger, MVT::i32, 0, 
/*15706*/             OPC_EmitInteger, MVT::i32, 0, 
/*15709*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*15736*/           /*Scope*/ 106, /*->15843*/
/*15737*/             OPC_CheckPredicate, 102, // Predicate_COND_OGE
/*15739*/             OPC_MoveParent,
/*15740*/             OPC_CheckType, MVT::f32,
/*15742*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15744*/             OPC_EmitInteger, MVT::i32, 0, 
/*15747*/             OPC_EmitInteger, MVT::i32, 0, 
/*15750*/             OPC_EmitInteger, MVT::i32, 1, 
/*15753*/             OPC_EmitInteger, MVT::i32, 0, 
/*15756*/             OPC_EmitInteger, MVT::i32, 0, 
/*15759*/             OPC_EmitInteger, MVT::i32, 0, 
/*15762*/             OPC_EmitInteger, MVT::i32, 0, 
/*15765*/             OPC_EmitInteger, MVT::i32, 0, 
/*15768*/             OPC_EmitInteger, MVT::i32, 0, 
/*15771*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15783*/             OPC_EmitInteger, MVT::i32, 0, 
/*15786*/             OPC_EmitInteger, MVT::i32, 0, 
/*15789*/             OPC_EmitInteger, MVT::i32, 0, 
/*15792*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15804*/             OPC_EmitInteger, MVT::i32, 1, 
/*15807*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15810*/             OPC_EmitInteger, MVT::i32, 0, 
/*15813*/             OPC_EmitInteger, MVT::i32, 0, 
/*15816*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*15843*/           /*Scope*/ 106, /*->15950*/
/*15844*/             OPC_CheckPredicate, 103, // Predicate_COND_UNE_NE
/*15846*/             OPC_MoveParent,
/*15847*/             OPC_CheckType, MVT::f32,
/*15849*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15851*/             OPC_EmitInteger, MVT::i32, 0, 
/*15854*/             OPC_EmitInteger, MVT::i32, 0, 
/*15857*/             OPC_EmitInteger, MVT::i32, 1, 
/*15860*/             OPC_EmitInteger, MVT::i32, 0, 
/*15863*/             OPC_EmitInteger, MVT::i32, 0, 
/*15866*/             OPC_EmitInteger, MVT::i32, 0, 
/*15869*/             OPC_EmitInteger, MVT::i32, 0, 
/*15872*/             OPC_EmitInteger, MVT::i32, 0, 
/*15875*/             OPC_EmitInteger, MVT::i32, 0, 
/*15878*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15890*/             OPC_EmitInteger, MVT::i32, 0, 
/*15893*/             OPC_EmitInteger, MVT::i32, 0, 
/*15896*/             OPC_EmitInteger, MVT::i32, 0, 
/*15899*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15911*/             OPC_EmitInteger, MVT::i32, 1, 
/*15914*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15917*/             OPC_EmitInteger, MVT::i32, 0, 
/*15920*/             OPC_EmitInteger, MVT::i32, 0, 
/*15923*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*15950*/           0, /*End of Scope*/
/*15951*/         0, /*End of Scope*/
/*15952*/       /*Scope*/ 7|128,5/*647*/, /*->16601*/
/*15954*/         OPC_MoveChild, 1,
/*15956*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15959*/         OPC_CheckPredicate, 105, // Predicate_FP_ZERO
/*15961*/         OPC_MoveParent,
/*15962*/         OPC_RecordChild2, // #1 = $src1
/*15963*/         OPC_RecordChild3, // #2 = $src2
/*15964*/         OPC_MoveChild, 4,
/*15966*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15969*/         OPC_Scope, 104, /*->16075*/ // 6 children in Scope
/*15971*/           OPC_CheckPredicate, 100, // Predicate_COND_OEQ
/*15973*/           OPC_MoveParent,
/*15974*/           OPC_CheckType, MVT::f32,
/*15976*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*15978*/           OPC_EmitInteger, MVT::i32, 0, 
/*15981*/           OPC_EmitInteger, MVT::i32, 0, 
/*15984*/           OPC_EmitInteger, MVT::i32, 0, 
/*15987*/           OPC_EmitInteger, MVT::i32, 0, 
/*15990*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16002*/           OPC_EmitInteger, MVT::i32, 0, 
/*16005*/           OPC_EmitInteger, MVT::i32, 0, 
/*16008*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16020*/           OPC_EmitInteger, MVT::i32, 0, 
/*16023*/           OPC_EmitInteger, MVT::i32, 0, 
/*16026*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16038*/           OPC_EmitInteger, MVT::i32, 1, 
/*16041*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16044*/           OPC_EmitInteger, MVT::i32, 0, 
/*16047*/           OPC_EmitInteger, MVT::i32, 0, 
/*16050*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16075*/         /*Scope*/ 104, /*->16180*/
/*16076*/           OPC_CheckPredicate, 101, // Predicate_COND_OGT
/*16078*/           OPC_MoveParent,
/*16079*/           OPC_CheckType, MVT::f32,
/*16081*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16083*/           OPC_EmitInteger, MVT::i32, 0, 
/*16086*/           OPC_EmitInteger, MVT::i32, 0, 
/*16089*/           OPC_EmitInteger, MVT::i32, 0, 
/*16092*/           OPC_EmitInteger, MVT::i32, 0, 
/*16095*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16107*/           OPC_EmitInteger, MVT::i32, 0, 
/*16110*/           OPC_EmitInteger, MVT::i32, 0, 
/*16113*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16125*/           OPC_EmitInteger, MVT::i32, 0, 
/*16128*/           OPC_EmitInteger, MVT::i32, 0, 
/*16131*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16143*/           OPC_EmitInteger, MVT::i32, 1, 
/*16146*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16149*/           OPC_EmitInteger, MVT::i32, 0, 
/*16152*/           OPC_EmitInteger, MVT::i32, 0, 
/*16155*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16180*/         /*Scope*/ 104, /*->16285*/
/*16181*/           OPC_CheckPredicate, 102, // Predicate_COND_OGE
/*16183*/           OPC_MoveParent,
/*16184*/           OPC_CheckType, MVT::f32,
/*16186*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16188*/           OPC_EmitInteger, MVT::i32, 0, 
/*16191*/           OPC_EmitInteger, MVT::i32, 0, 
/*16194*/           OPC_EmitInteger, MVT::i32, 0, 
/*16197*/           OPC_EmitInteger, MVT::i32, 0, 
/*16200*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16212*/           OPC_EmitInteger, MVT::i32, 0, 
/*16215*/           OPC_EmitInteger, MVT::i32, 0, 
/*16218*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16230*/           OPC_EmitInteger, MVT::i32, 0, 
/*16233*/           OPC_EmitInteger, MVT::i32, 0, 
/*16236*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16248*/           OPC_EmitInteger, MVT::i32, 1, 
/*16251*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16254*/           OPC_EmitInteger, MVT::i32, 0, 
/*16257*/           OPC_EmitInteger, MVT::i32, 0, 
/*16260*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16285*/         /*Scope*/ 104, /*->16390*/
/*16286*/           OPC_CheckPredicate, 100, // Predicate_COND_OEQ
/*16288*/           OPC_MoveParent,
/*16289*/           OPC_CheckType, MVT::f32,
/*16291*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16293*/           OPC_EmitInteger, MVT::i32, 0, 
/*16296*/           OPC_EmitInteger, MVT::i32, 0, 
/*16299*/           OPC_EmitInteger, MVT::i32, 0, 
/*16302*/           OPC_EmitInteger, MVT::i32, 0, 
/*16305*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16317*/           OPC_EmitInteger, MVT::i32, 0, 
/*16320*/           OPC_EmitInteger, MVT::i32, 0, 
/*16323*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16335*/           OPC_EmitInteger, MVT::i32, 0, 
/*16338*/           OPC_EmitInteger, MVT::i32, 0, 
/*16341*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16353*/           OPC_EmitInteger, MVT::i32, 1, 
/*16356*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16359*/           OPC_EmitInteger, MVT::i32, 0, 
/*16362*/           OPC_EmitInteger, MVT::i32, 0, 
/*16365*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16390*/         /*Scope*/ 104, /*->16495*/
/*16391*/           OPC_CheckPredicate, 101, // Predicate_COND_OGT
/*16393*/           OPC_MoveParent,
/*16394*/           OPC_CheckType, MVT::f32,
/*16396*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16398*/           OPC_EmitInteger, MVT::i32, 0, 
/*16401*/           OPC_EmitInteger, MVT::i32, 0, 
/*16404*/           OPC_EmitInteger, MVT::i32, 0, 
/*16407*/           OPC_EmitInteger, MVT::i32, 0, 
/*16410*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16422*/           OPC_EmitInteger, MVT::i32, 0, 
/*16425*/           OPC_EmitInteger, MVT::i32, 0, 
/*16428*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16440*/           OPC_EmitInteger, MVT::i32, 0, 
/*16443*/           OPC_EmitInteger, MVT::i32, 0, 
/*16446*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16458*/           OPC_EmitInteger, MVT::i32, 1, 
/*16461*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16464*/           OPC_EmitInteger, MVT::i32, 0, 
/*16467*/           OPC_EmitInteger, MVT::i32, 0, 
/*16470*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16495*/         /*Scope*/ 104, /*->16600*/
/*16496*/           OPC_CheckPredicate, 102, // Predicate_COND_OGE
/*16498*/           OPC_MoveParent,
/*16499*/           OPC_CheckType, MVT::f32,
/*16501*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16503*/           OPC_EmitInteger, MVT::i32, 0, 
/*16506*/           OPC_EmitInteger, MVT::i32, 0, 
/*16509*/           OPC_EmitInteger, MVT::i32, 0, 
/*16512*/           OPC_EmitInteger, MVT::i32, 0, 
/*16515*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16527*/           OPC_EmitInteger, MVT::i32, 0, 
/*16530*/           OPC_EmitInteger, MVT::i32, 0, 
/*16533*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16545*/           OPC_EmitInteger, MVT::i32, 0, 
/*16548*/           OPC_EmitInteger, MVT::i32, 0, 
/*16551*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16563*/           OPC_EmitInteger, MVT::i32, 1, 
/*16566*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16569*/           OPC_EmitInteger, MVT::i32, 0, 
/*16572*/           OPC_EmitInteger, MVT::i32, 0, 
/*16575*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16600*/         0, /*End of Scope*/
/*16601*/       0, /*End of Scope*/
/*16602*/     /*Scope*/ 28|128,11/*1436*/, /*->18040*/
/*16604*/       OPC_CheckChild0Type, MVT::i32,
/*16606*/       OPC_Scope, 20|128,5/*660*/, /*->17269*/ // 3 children in Scope
/*16609*/         OPC_RecordChild1, // #1 = $src1
/*16610*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16621*/         OPC_CheckChild3Integer, 0, 
/*16623*/         OPC_MoveChild, 4,
/*16625*/         OPC_Scope, 106, /*->16733*/ // 6 children in Scope
/*16627*/           OPC_CheckCondCode, ISD::SETEQ,
/*16629*/           OPC_MoveParent,
/*16630*/           OPC_CheckType, MVT::i32,
/*16632*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16634*/           OPC_EmitInteger, MVT::i32, 0, 
/*16637*/           OPC_EmitInteger, MVT::i32, 0, 
/*16640*/           OPC_EmitInteger, MVT::i32, 1, 
/*16643*/           OPC_EmitInteger, MVT::i32, 0, 
/*16646*/           OPC_EmitInteger, MVT::i32, 0, 
/*16649*/           OPC_EmitInteger, MVT::i32, 0, 
/*16652*/           OPC_EmitInteger, MVT::i32, 0, 
/*16655*/           OPC_EmitInteger, MVT::i32, 0, 
/*16658*/           OPC_EmitInteger, MVT::i32, 0, 
/*16661*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16673*/           OPC_EmitInteger, MVT::i32, 0, 
/*16676*/           OPC_EmitInteger, MVT::i32, 0, 
/*16679*/           OPC_EmitInteger, MVT::i32, 0, 
/*16682*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16694*/           OPC_EmitInteger, MVT::i32, 1, 
/*16697*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16700*/           OPC_EmitInteger, MVT::i32, 0, 
/*16703*/           OPC_EmitInteger, MVT::i32, 0, 
/*16706*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16733*/         /*Scope*/ 106, /*->16840*/
/*16734*/           OPC_CheckCondCode, ISD::SETGT,
/*16736*/           OPC_MoveParent,
/*16737*/           OPC_CheckType, MVT::i32,
/*16739*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16741*/           OPC_EmitInteger, MVT::i32, 0, 
/*16744*/           OPC_EmitInteger, MVT::i32, 0, 
/*16747*/           OPC_EmitInteger, MVT::i32, 1, 
/*16750*/           OPC_EmitInteger, MVT::i32, 0, 
/*16753*/           OPC_EmitInteger, MVT::i32, 0, 
/*16756*/           OPC_EmitInteger, MVT::i32, 0, 
/*16759*/           OPC_EmitInteger, MVT::i32, 0, 
/*16762*/           OPC_EmitInteger, MVT::i32, 0, 
/*16765*/           OPC_EmitInteger, MVT::i32, 0, 
/*16768*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16780*/           OPC_EmitInteger, MVT::i32, 0, 
/*16783*/           OPC_EmitInteger, MVT::i32, 0, 
/*16786*/           OPC_EmitInteger, MVT::i32, 0, 
/*16789*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16801*/           OPC_EmitInteger, MVT::i32, 1, 
/*16804*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16807*/           OPC_EmitInteger, MVT::i32, 0, 
/*16810*/           OPC_EmitInteger, MVT::i32, 0, 
/*16813*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16840*/         /*Scope*/ 106, /*->16947*/
/*16841*/           OPC_CheckCondCode, ISD::SETGE,
/*16843*/           OPC_MoveParent,
/*16844*/           OPC_CheckType, MVT::i32,
/*16846*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16848*/           OPC_EmitInteger, MVT::i32, 0, 
/*16851*/           OPC_EmitInteger, MVT::i32, 0, 
/*16854*/           OPC_EmitInteger, MVT::i32, 1, 
/*16857*/           OPC_EmitInteger, MVT::i32, 0, 
/*16860*/           OPC_EmitInteger, MVT::i32, 0, 
/*16863*/           OPC_EmitInteger, MVT::i32, 0, 
/*16866*/           OPC_EmitInteger, MVT::i32, 0, 
/*16869*/           OPC_EmitInteger, MVT::i32, 0, 
/*16872*/           OPC_EmitInteger, MVT::i32, 0, 
/*16875*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16887*/           OPC_EmitInteger, MVT::i32, 0, 
/*16890*/           OPC_EmitInteger, MVT::i32, 0, 
/*16893*/           OPC_EmitInteger, MVT::i32, 0, 
/*16896*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16908*/           OPC_EmitInteger, MVT::i32, 1, 
/*16911*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16914*/           OPC_EmitInteger, MVT::i32, 0, 
/*16917*/           OPC_EmitInteger, MVT::i32, 0, 
/*16920*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16947*/         /*Scope*/ 106, /*->17054*/
/*16948*/           OPC_CheckCondCode, ISD::SETNE,
/*16950*/           OPC_MoveParent,
/*16951*/           OPC_CheckType, MVT::i32,
/*16953*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16955*/           OPC_EmitInteger, MVT::i32, 0, 
/*16958*/           OPC_EmitInteger, MVT::i32, 0, 
/*16961*/           OPC_EmitInteger, MVT::i32, 1, 
/*16964*/           OPC_EmitInteger, MVT::i32, 0, 
/*16967*/           OPC_EmitInteger, MVT::i32, 0, 
/*16970*/           OPC_EmitInteger, MVT::i32, 0, 
/*16973*/           OPC_EmitInteger, MVT::i32, 0, 
/*16976*/           OPC_EmitInteger, MVT::i32, 0, 
/*16979*/           OPC_EmitInteger, MVT::i32, 0, 
/*16982*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16994*/           OPC_EmitInteger, MVT::i32, 0, 
/*16997*/           OPC_EmitInteger, MVT::i32, 0, 
/*17000*/           OPC_EmitInteger, MVT::i32, 0, 
/*17003*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17015*/           OPC_EmitInteger, MVT::i32, 1, 
/*17018*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17021*/           OPC_EmitInteger, MVT::i32, 0, 
/*17024*/           OPC_EmitInteger, MVT::i32, 0, 
/*17027*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17054*/         /*Scope*/ 106, /*->17161*/
/*17055*/           OPC_CheckCondCode, ISD::SETUGT,
/*17057*/           OPC_MoveParent,
/*17058*/           OPC_CheckType, MVT::i32,
/*17060*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17062*/           OPC_EmitInteger, MVT::i32, 0, 
/*17065*/           OPC_EmitInteger, MVT::i32, 0, 
/*17068*/           OPC_EmitInteger, MVT::i32, 1, 
/*17071*/           OPC_EmitInteger, MVT::i32, 0, 
/*17074*/           OPC_EmitInteger, MVT::i32, 0, 
/*17077*/           OPC_EmitInteger, MVT::i32, 0, 
/*17080*/           OPC_EmitInteger, MVT::i32, 0, 
/*17083*/           OPC_EmitInteger, MVT::i32, 0, 
/*17086*/           OPC_EmitInteger, MVT::i32, 0, 
/*17089*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17101*/           OPC_EmitInteger, MVT::i32, 0, 
/*17104*/           OPC_EmitInteger, MVT::i32, 0, 
/*17107*/           OPC_EmitInteger, MVT::i32, 0, 
/*17110*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17122*/           OPC_EmitInteger, MVT::i32, 1, 
/*17125*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17128*/           OPC_EmitInteger, MVT::i32, 0, 
/*17131*/           OPC_EmitInteger, MVT::i32, 0, 
/*17134*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17161*/         /*Scope*/ 106, /*->17268*/
/*17162*/           OPC_CheckCondCode, ISD::SETUGE,
/*17164*/           OPC_MoveParent,
/*17165*/           OPC_CheckType, MVT::i32,
/*17167*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17169*/           OPC_EmitInteger, MVT::i32, 0, 
/*17172*/           OPC_EmitInteger, MVT::i32, 0, 
/*17175*/           OPC_EmitInteger, MVT::i32, 1, 
/*17178*/           OPC_EmitInteger, MVT::i32, 0, 
/*17181*/           OPC_EmitInteger, MVT::i32, 0, 
/*17184*/           OPC_EmitInteger, MVT::i32, 0, 
/*17187*/           OPC_EmitInteger, MVT::i32, 0, 
/*17190*/           OPC_EmitInteger, MVT::i32, 0, 
/*17193*/           OPC_EmitInteger, MVT::i32, 0, 
/*17196*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17208*/           OPC_EmitInteger, MVT::i32, 0, 
/*17211*/           OPC_EmitInteger, MVT::i32, 0, 
/*17214*/           OPC_EmitInteger, MVT::i32, 0, 
/*17217*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17229*/           OPC_EmitInteger, MVT::i32, 1, 
/*17232*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17235*/           OPC_EmitInteger, MVT::i32, 0, 
/*17238*/           OPC_EmitInteger, MVT::i32, 0, 
/*17241*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17268*/         0, /*End of Scope*/
/*17269*/       /*Scope*/ 5|128,5/*645*/, /*->17916*/
/*17271*/         OPC_CheckChild1Integer, 0, 
/*17273*/         OPC_RecordChild2, // #1 = $src1
/*17274*/         OPC_RecordChild3, // #2 = $src2
/*17275*/         OPC_MoveChild, 4,
/*17277*/         OPC_Scope, 64|128,2/*320*/, /*->17600*/ // 4 children in Scope
/*17280*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*17283*/           OPC_Scope, 104, /*->17389*/ // 3 children in Scope
/*17285*/             OPC_CheckPredicate, 106, // Predicate_COND_EQ
/*17287*/             OPC_MoveParent,
/*17288*/             OPC_CheckType, MVT::i32,
/*17290*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17292*/             OPC_EmitInteger, MVT::i32, 0, 
/*17295*/             OPC_EmitInteger, MVT::i32, 0, 
/*17298*/             OPC_EmitInteger, MVT::i32, 0, 
/*17301*/             OPC_EmitInteger, MVT::i32, 0, 
/*17304*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17316*/             OPC_EmitInteger, MVT::i32, 0, 
/*17319*/             OPC_EmitInteger, MVT::i32, 0, 
/*17322*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17334*/             OPC_EmitInteger, MVT::i32, 0, 
/*17337*/             OPC_EmitInteger, MVT::i32, 0, 
/*17340*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17352*/             OPC_EmitInteger, MVT::i32, 1, 
/*17355*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17358*/             OPC_EmitInteger, MVT::i32, 0, 
/*17361*/             OPC_EmitInteger, MVT::i32, 0, 
/*17364*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17389*/           /*Scope*/ 104, /*->17494*/
/*17390*/             OPC_CheckPredicate, 107, // Predicate_COND_SGE
/*17392*/             OPC_MoveParent,
/*17393*/             OPC_CheckType, MVT::i32,
/*17395*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17397*/             OPC_EmitInteger, MVT::i32, 0, 
/*17400*/             OPC_EmitInteger, MVT::i32, 0, 
/*17403*/             OPC_EmitInteger, MVT::i32, 0, 
/*17406*/             OPC_EmitInteger, MVT::i32, 0, 
/*17409*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17421*/             OPC_EmitInteger, MVT::i32, 0, 
/*17424*/             OPC_EmitInteger, MVT::i32, 0, 
/*17427*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17439*/             OPC_EmitInteger, MVT::i32, 0, 
/*17442*/             OPC_EmitInteger, MVT::i32, 0, 
/*17445*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17457*/             OPC_EmitInteger, MVT::i32, 1, 
/*17460*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17463*/             OPC_EmitInteger, MVT::i32, 0, 
/*17466*/             OPC_EmitInteger, MVT::i32, 0, 
/*17469*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17494*/           /*Scope*/ 104, /*->17599*/
/*17495*/             OPC_CheckPredicate, 108, // Predicate_COND_SGT
/*17497*/             OPC_MoveParent,
/*17498*/             OPC_CheckType, MVT::i32,
/*17500*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17502*/             OPC_EmitInteger, MVT::i32, 0, 
/*17505*/             OPC_EmitInteger, MVT::i32, 0, 
/*17508*/             OPC_EmitInteger, MVT::i32, 0, 
/*17511*/             OPC_EmitInteger, MVT::i32, 0, 
/*17514*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17526*/             OPC_EmitInteger, MVT::i32, 0, 
/*17529*/             OPC_EmitInteger, MVT::i32, 0, 
/*17532*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17544*/             OPC_EmitInteger, MVT::i32, 0, 
/*17547*/             OPC_EmitInteger, MVT::i32, 0, 
/*17550*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17562*/             OPC_EmitInteger, MVT::i32, 1, 
/*17565*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17568*/             OPC_EmitInteger, MVT::i32, 0, 
/*17571*/             OPC_EmitInteger, MVT::i32, 0, 
/*17574*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17599*/           0, /*End of Scope*/
/*17600*/         /*Scope*/ 104, /*->17705*/
/*17601*/           OPC_CheckCondCode, ISD::SETEQ,
/*17603*/           OPC_MoveParent,
/*17604*/           OPC_CheckType, MVT::f32,
/*17606*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17608*/           OPC_EmitInteger, MVT::i32, 0, 
/*17611*/           OPC_EmitInteger, MVT::i32, 0, 
/*17614*/           OPC_EmitInteger, MVT::i32, 0, 
/*17617*/           OPC_EmitInteger, MVT::i32, 0, 
/*17620*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17632*/           OPC_EmitInteger, MVT::i32, 0, 
/*17635*/           OPC_EmitInteger, MVT::i32, 0, 
/*17638*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17650*/           OPC_EmitInteger, MVT::i32, 0, 
/*17653*/           OPC_EmitInteger, MVT::i32, 0, 
/*17656*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17668*/           OPC_EmitInteger, MVT::i32, 1, 
/*17671*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17674*/           OPC_EmitInteger, MVT::i32, 0, 
/*17677*/           OPC_EmitInteger, MVT::i32, 0, 
/*17680*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17705*/         /*Scope*/ 104, /*->17810*/
/*17706*/           OPC_CheckCondCode, ISD::SETGT,
/*17708*/           OPC_MoveParent,
/*17709*/           OPC_CheckType, MVT::f32,
/*17711*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17713*/           OPC_EmitInteger, MVT::i32, 0, 
/*17716*/           OPC_EmitInteger, MVT::i32, 0, 
/*17719*/           OPC_EmitInteger, MVT::i32, 0, 
/*17722*/           OPC_EmitInteger, MVT::i32, 0, 
/*17725*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17737*/           OPC_EmitInteger, MVT::i32, 0, 
/*17740*/           OPC_EmitInteger, MVT::i32, 0, 
/*17743*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17755*/           OPC_EmitInteger, MVT::i32, 0, 
/*17758*/           OPC_EmitInteger, MVT::i32, 0, 
/*17761*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17773*/           OPC_EmitInteger, MVT::i32, 1, 
/*17776*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17779*/           OPC_EmitInteger, MVT::i32, 0, 
/*17782*/           OPC_EmitInteger, MVT::i32, 0, 
/*17785*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17810*/         /*Scope*/ 104, /*->17915*/
/*17811*/           OPC_CheckCondCode, ISD::SETGE,
/*17813*/           OPC_MoveParent,
/*17814*/           OPC_CheckType, MVT::f32,
/*17816*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17818*/           OPC_EmitInteger, MVT::i32, 0, 
/*17821*/           OPC_EmitInteger, MVT::i32, 0, 
/*17824*/           OPC_EmitInteger, MVT::i32, 0, 
/*17827*/           OPC_EmitInteger, MVT::i32, 0, 
/*17830*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17842*/           OPC_EmitInteger, MVT::i32, 0, 
/*17845*/           OPC_EmitInteger, MVT::i32, 0, 
/*17848*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17860*/           OPC_EmitInteger, MVT::i32, 0, 
/*17863*/           OPC_EmitInteger, MVT::i32, 0, 
/*17866*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17878*/           OPC_EmitInteger, MVT::i32, 1, 
/*17881*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17884*/           OPC_EmitInteger, MVT::i32, 0, 
/*17887*/           OPC_EmitInteger, MVT::i32, 0, 
/*17890*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17915*/         0, /*End of Scope*/
/*17916*/       /*Scope*/ 122, /*->18039*/
/*17917*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17928*/         OPC_RecordChild2, // #1 = $src1
/*17929*/         OPC_RecordChild3, // #2 = $src2
/*17930*/         OPC_MoveChild, 4,
/*17932*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*17935*/         OPC_CheckPredicate, 108, // Predicate_COND_SGT
/*17937*/         OPC_MoveParent,
/*17938*/         OPC_CheckType, MVT::i32,
/*17940*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17942*/         OPC_EmitInteger, MVT::i32, 0, 
/*17945*/         OPC_EmitInteger, MVT::i32, 0, 
/*17948*/         OPC_EmitInteger, MVT::i32, 0, 
/*17951*/         OPC_EmitInteger, MVT::i32, 0, 
/*17954*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17966*/         OPC_EmitInteger, MVT::i32, 0, 
/*17969*/         OPC_EmitInteger, MVT::i32, 0, 
/*17972*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17984*/         OPC_EmitInteger, MVT::i32, 0, 
/*17987*/         OPC_EmitInteger, MVT::i32, 0, 
/*17990*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18002*/         OPC_EmitInteger, MVT::i32, 1, 
/*18005*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18008*/         OPC_EmitInteger, MVT::i32, 0, 
/*18011*/         OPC_EmitInteger, MVT::i32, 0, 
/*18014*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*18039*/       0, /*End of Scope*/
/*18040*/     0, /*End of Scope*/
/*18041*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->18198
/*18045*/     OPC_RecordMemRef,
/*18046*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*18047*/     OPC_Scope, 62, /*->18111*/ // 2 children in Scope
/*18049*/       OPC_CaptureGlueInput,
/*18050*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*18051*/       OPC_RecordChild2, // #2 = $cmp
/*18052*/       OPC_RecordChild3, // #3 = $swap
/*18053*/       OPC_SwitchType /*2 cases */, 26, MVT::i32,// ->18082
/*18056*/         OPC_CheckPredicate, 109, // Predicate_si_atomic_cmp_swap_32_local
/*18058*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18060*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18063*/         OPC_EmitMergeInputChains1_0,
/*18064*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18067*/         OPC_EmitInteger, MVT::i1, 0, 
/*18070*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*18082*/       /*SwitchType*/ 26, MVT::i64,// ->18110
/*18084*/         OPC_CheckPredicate, 110, // Predicate_si_atomic_cmp_swap_64_local
/*18086*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18088*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18091*/         OPC_EmitMergeInputChains1_0,
/*18092*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18095*/         OPC_EmitInteger, MVT::i1, 0, 
/*18098*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*18110*/       0, // EndSwitchType
/*18111*/     /*Scope*/ 85, /*->18197*/
/*18112*/       OPC_RecordChild1, // #1 = $src0
/*18113*/       OPC_CheckChild1Type, MVT::i32,
/*18115*/       OPC_RecordChild2, // #2 = $src1
/*18116*/       OPC_RecordChild3, // #3 = $src2
/*18117*/       OPC_CheckPredicate, 111, // Predicate_atomic_cmp_swap_32_local
/*18119*/       OPC_CheckType, MVT::i32,
/*18121*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18123*/       OPC_EmitMergeInputChains1_0,
/*18124*/       OPC_EmitInteger, MVT::i32, 0, 
/*18127*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18139*/       OPC_EmitInteger, MVT::i32, 0, 
/*18142*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18154*/       OPC_EmitInteger, MVT::i32, 0, 
/*18157*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18169*/       OPC_EmitInteger, MVT::i32, 1, 
/*18172*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18175*/       OPC_EmitInteger, MVT::i32, 0, 
/*18178*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18197*/     0, /*End of Scope*/
/*18198*/   /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::AND),// ->18514
/*18202*/     OPC_Scope, 30|128,1/*158*/, /*->18363*/ // 2 children in Scope
/*18205*/       OPC_MoveChild, 0,
/*18207*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18210*/       OPC_RecordChild0, // #0 = $src
/*18211*/       OPC_RecordChild1, // #1 = $rshift
/*18212*/       OPC_CheckChild1Type, MVT::i32,
/*18214*/       OPC_MoveParent,
/*18215*/       OPC_RecordChild1, // #2 = $mask
/*18216*/       OPC_MoveChild, 1,
/*18218*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18221*/       OPC_CheckPredicate, 112, // Predicate_IMMZeroBasedBitfieldMask
/*18223*/       OPC_MoveParent,
/*18224*/       OPC_CheckType, MVT::i32,
/*18226*/       OPC_Scope, 23, /*->18251*/ // 2 children in Scope
/*18228*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18230*/         OPC_EmitNodeXForm, 3, 2, // IMMPopCount
/*18233*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*18241*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18251*/       /*Scope*/ 110, /*->18362*/
/*18252*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18254*/         OPC_EmitInteger, MVT::i32, 0, 
/*18257*/         OPC_EmitInteger, MVT::i32, 0, 
/*18260*/         OPC_EmitInteger, MVT::i32, 0, 
/*18263*/         OPC_EmitInteger, MVT::i32, 0, 
/*18266*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18278*/         OPC_EmitInteger, MVT::i32, 0, 
/*18281*/         OPC_EmitInteger, MVT::i32, 0, 
/*18284*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18296*/         OPC_EmitNodeXForm, 3, 2, // IMMPopCount
/*18299*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*18307*/         OPC_EmitInteger, MVT::i32, 0, 
/*18310*/         OPC_EmitInteger, MVT::i32, 0, 
/*18313*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18325*/         OPC_EmitInteger, MVT::i32, 1, 
/*18328*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18331*/         OPC_EmitInteger, MVT::i32, 0, 
/*18334*/         OPC_EmitInteger, MVT::i32, 0, 
/*18337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18362*/       0, /*End of Scope*/
/*18363*/     /*Scope*/ 20|128,1/*148*/, /*->18513*/
/*18365*/       OPC_RecordChild0, // #0 = $src0
/*18366*/       OPC_RecordChild1, // #1 = $src1
/*18367*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->18486
/*18370*/         OPC_Scope, 101, /*->18473*/ // 2 children in Scope
/*18372*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18374*/           OPC_EmitInteger, MVT::i32, 0, 
/*18377*/           OPC_EmitInteger, MVT::i32, 0, 
/*18380*/           OPC_EmitInteger, MVT::i32, 1, 
/*18383*/           OPC_EmitInteger, MVT::i32, 0, 
/*18386*/           OPC_EmitInteger, MVT::i32, 0, 
/*18389*/           OPC_EmitInteger, MVT::i32, 0, 
/*18392*/           OPC_EmitInteger, MVT::i32, 0, 
/*18395*/           OPC_EmitInteger, MVT::i32, 0, 
/*18398*/           OPC_EmitInteger, MVT::i32, 0, 
/*18401*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18413*/           OPC_EmitInteger, MVT::i32, 0, 
/*18416*/           OPC_EmitInteger, MVT::i32, 0, 
/*18419*/           OPC_EmitInteger, MVT::i32, 0, 
/*18422*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18434*/           OPC_EmitInteger, MVT::i32, 1, 
/*18437*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18440*/           OPC_EmitInteger, MVT::i32, 0, 
/*18443*/           OPC_EmitInteger, MVT::i32, 0, 
/*18446*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*18473*/         /*Scope*/ 11, /*->18485*/
/*18474*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*18476*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*18485*/         0, /*End of Scope*/
/*18486*/       /*SwitchType*/ 11, MVT::i64,// ->18499
/*18488*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*18490*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*18499*/       /*SwitchType*/ 11, MVT::i1,// ->18512
/*18501*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18503*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*18512*/       0, // EndSwitchType
/*18513*/     0, /*End of Scope*/
/*18514*/   /*SwitchOpcode*/ 93|128,10/*1373*/, TARGET_VAL(ISD::XOR),// ->19891
/*18518*/     OPC_Scope, 83|128,1/*211*/, /*->18732*/ // 5 children in Scope
/*18521*/       OPC_RecordChild0, // #0 = $z
/*18522*/       OPC_MoveChild, 1,
/*18524*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18527*/       OPC_Scope, 23|128,1/*151*/, /*->18681*/ // 2 children in Scope
/*18530*/         OPC_RecordChild0, // #1 = $x
/*18531*/         OPC_MoveChild, 1,
/*18533*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18536*/         OPC_Scope, 122, /*->18660*/ // 2 children in Scope
/*18538*/           OPC_RecordChild0, // #2 = $y
/*18539*/           OPC_CheckChild1Same, 0,
/*18541*/           OPC_MoveParent,
/*18542*/           OPC_MoveParent,
/*18543*/           OPC_CheckType, MVT::i32,
/*18545*/           OPC_Scope, 99, /*->18646*/ // 2 children in Scope
/*18547*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18549*/             OPC_EmitInteger, MVT::i32, 0, 
/*18552*/             OPC_EmitInteger, MVT::i32, 0, 
/*18555*/             OPC_EmitInteger, MVT::i32, 0, 
/*18558*/             OPC_EmitInteger, MVT::i32, 0, 
/*18561*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18573*/             OPC_EmitInteger, MVT::i32, 0, 
/*18576*/             OPC_EmitInteger, MVT::i32, 0, 
/*18579*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18591*/             OPC_EmitInteger, MVT::i32, 0, 
/*18594*/             OPC_EmitInteger, MVT::i32, 0, 
/*18597*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18609*/             OPC_EmitInteger, MVT::i32, 1, 
/*18612*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18615*/             OPC_EmitInteger, MVT::i32, 0, 
/*18618*/             OPC_EmitInteger, MVT::i32, 0, 
/*18621*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18646*/           /*Scope*/ 12, /*->18659*/
/*18647*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18649*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18659*/           0, /*End of Scope*/
/*18660*/         /*Scope*/ 19, /*->18680*/
/*18661*/           OPC_CheckChild0Same, 0,
/*18663*/           OPC_RecordChild1, // #2 = $y
/*18664*/           OPC_MoveParent,
/*18665*/           OPC_MoveParent,
/*18666*/           OPC_CheckType, MVT::i32,
/*18668*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18670*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18680*/         0, /*End of Scope*/
/*18681*/       /*Scope*/ 49, /*->18731*/
/*18682*/         OPC_MoveChild, 0,
/*18684*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18687*/         OPC_Scope, 20, /*->18709*/ // 2 children in Scope
/*18689*/           OPC_RecordChild0, // #1 = $y
/*18690*/           OPC_CheckChild1Same, 0,
/*18692*/           OPC_MoveParent,
/*18693*/           OPC_RecordChild1, // #2 = $x
/*18694*/           OPC_MoveParent,
/*18695*/           OPC_CheckType, MVT::i32,
/*18697*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18699*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18709*/         /*Scope*/ 20, /*->18730*/
/*18710*/           OPC_CheckChild0Same, 0,
/*18712*/           OPC_RecordChild1, // #1 = $y
/*18713*/           OPC_MoveParent,
/*18714*/           OPC_RecordChild1, // #2 = $x
/*18715*/           OPC_MoveParent,
/*18716*/           OPC_CheckType, MVT::i32,
/*18718*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18720*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18730*/         0, /*End of Scope*/
/*18731*/       0, /*End of Scope*/
/*18732*/     /*Scope*/ 97, /*->18830*/
/*18733*/       OPC_MoveChild, 0,
/*18735*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18738*/       OPC_Scope, 44, /*->18784*/ // 2 children in Scope
/*18740*/         OPC_RecordChild0, // #0 = $x
/*18741*/         OPC_MoveChild, 1,
/*18743*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18746*/         OPC_RecordChild0, // #1 = $y
/*18747*/         OPC_RecordChild1, // #2 = $z
/*18748*/         OPC_MoveParent,
/*18749*/         OPC_MoveParent,
/*18750*/         OPC_CheckType, MVT::i32,
/*18752*/         OPC_Scope, 14, /*->18768*/ // 2 children in Scope
/*18754*/           OPC_CheckChild1Same, 2,
/*18756*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18758*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18768*/         /*Scope*/ 14, /*->18783*/
/*18769*/           OPC_CheckChild1Same, 1,
/*18771*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18773*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18783*/         0, /*End of Scope*/
/*18784*/       /*Scope*/ 44, /*->18829*/
/*18785*/         OPC_MoveChild, 0,
/*18787*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18790*/         OPC_RecordChild0, // #0 = $y
/*18791*/         OPC_RecordChild1, // #1 = $z
/*18792*/         OPC_MoveParent,
/*18793*/         OPC_RecordChild1, // #2 = $x
/*18794*/         OPC_MoveParent,
/*18795*/         OPC_CheckType, MVT::i32,
/*18797*/         OPC_Scope, 14, /*->18813*/ // 2 children in Scope
/*18799*/           OPC_CheckChild1Same, 1,
/*18801*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18803*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18813*/         /*Scope*/ 14, /*->18828*/
/*18814*/           OPC_CheckChild1Same, 0,
/*18816*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18818*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18828*/         0, /*End of Scope*/
/*18829*/       0, /*End of Scope*/
/*18830*/     /*Scope*/ 90|128,2/*346*/, /*->19178*/
/*18832*/       OPC_RecordChild0, // #0 = $z
/*18833*/       OPC_MoveChild, 1,
/*18835*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18838*/       OPC_Scope, 112, /*->18952*/ // 2 children in Scope
/*18840*/         OPC_RecordChild0, // #1 = $x
/*18841*/         OPC_MoveChild, 1,
/*18843*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18846*/         OPC_CheckChild0Same, 0,
/*18848*/         OPC_RecordChild1, // #2 = $y
/*18849*/         OPC_MoveParent,
/*18850*/         OPC_MoveParent,
/*18851*/         OPC_CheckType, MVT::i32,
/*18853*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18855*/         OPC_EmitInteger, MVT::i32, 0, 
/*18858*/         OPC_EmitInteger, MVT::i32, 0, 
/*18861*/         OPC_EmitInteger, MVT::i32, 0, 
/*18864*/         OPC_EmitInteger, MVT::i32, 0, 
/*18867*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18879*/         OPC_EmitInteger, MVT::i32, 0, 
/*18882*/         OPC_EmitInteger, MVT::i32, 0, 
/*18885*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18897*/         OPC_EmitInteger, MVT::i32, 0, 
/*18900*/         OPC_EmitInteger, MVT::i32, 0, 
/*18903*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18915*/         OPC_EmitInteger, MVT::i32, 1, 
/*18918*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18921*/         OPC_EmitInteger, MVT::i32, 0, 
/*18924*/         OPC_EmitInteger, MVT::i32, 0, 
/*18927*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18952*/       /*Scope*/ 95|128,1/*223*/, /*->19177*/
/*18954*/         OPC_MoveChild, 0,
/*18956*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18959*/         OPC_Scope, 107, /*->19068*/ // 2 children in Scope
/*18961*/           OPC_RecordChild0, // #1 = $y
/*18962*/           OPC_CheckChild1Same, 0,
/*18964*/           OPC_MoveParent,
/*18965*/           OPC_RecordChild1, // #2 = $x
/*18966*/           OPC_MoveParent,
/*18967*/           OPC_CheckType, MVT::i32,
/*18969*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18971*/           OPC_EmitInteger, MVT::i32, 0, 
/*18974*/           OPC_EmitInteger, MVT::i32, 0, 
/*18977*/           OPC_EmitInteger, MVT::i32, 0, 
/*18980*/           OPC_EmitInteger, MVT::i32, 0, 
/*18983*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18995*/           OPC_EmitInteger, MVT::i32, 0, 
/*18998*/           OPC_EmitInteger, MVT::i32, 0, 
/*19001*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19013*/           OPC_EmitInteger, MVT::i32, 0, 
/*19016*/           OPC_EmitInteger, MVT::i32, 0, 
/*19019*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19031*/           OPC_EmitInteger, MVT::i32, 1, 
/*19034*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19037*/           OPC_EmitInteger, MVT::i32, 0, 
/*19040*/           OPC_EmitInteger, MVT::i32, 0, 
/*19043*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19068*/         /*Scope*/ 107, /*->19176*/
/*19069*/           OPC_CheckChild0Same, 0,
/*19071*/           OPC_RecordChild1, // #1 = $y
/*19072*/           OPC_MoveParent,
/*19073*/           OPC_RecordChild1, // #2 = $x
/*19074*/           OPC_MoveParent,
/*19075*/           OPC_CheckType, MVT::i32,
/*19077*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19079*/           OPC_EmitInteger, MVT::i32, 0, 
/*19082*/           OPC_EmitInteger, MVT::i32, 0, 
/*19085*/           OPC_EmitInteger, MVT::i32, 0, 
/*19088*/           OPC_EmitInteger, MVT::i32, 0, 
/*19091*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19103*/           OPC_EmitInteger, MVT::i32, 0, 
/*19106*/           OPC_EmitInteger, MVT::i32, 0, 
/*19109*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19121*/           OPC_EmitInteger, MVT::i32, 0, 
/*19124*/           OPC_EmitInteger, MVT::i32, 0, 
/*19127*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19139*/           OPC_EmitInteger, MVT::i32, 1, 
/*19142*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19145*/           OPC_EmitInteger, MVT::i32, 0, 
/*19148*/           OPC_EmitInteger, MVT::i32, 0, 
/*19151*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19176*/         0, /*End of Scope*/
/*19177*/       0, /*End of Scope*/
/*19178*/     /*Scope*/ 63|128,3/*447*/, /*->19627*/
/*19180*/       OPC_MoveChild, 0,
/*19182*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19185*/       OPC_Scope, 90|128,1/*218*/, /*->19406*/ // 2 children in Scope
/*19188*/         OPC_RecordChild0, // #0 = $x
/*19189*/         OPC_MoveChild, 1,
/*19191*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19194*/         OPC_RecordChild0, // #1 = $y
/*19195*/         OPC_RecordChild1, // #2 = $z
/*19196*/         OPC_MoveParent,
/*19197*/         OPC_MoveParent,
/*19198*/         OPC_CheckType, MVT::i32,
/*19200*/         OPC_Scope, 101, /*->19303*/ // 2 children in Scope
/*19202*/           OPC_CheckChild1Same, 2,
/*19204*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19206*/           OPC_EmitInteger, MVT::i32, 0, 
/*19209*/           OPC_EmitInteger, MVT::i32, 0, 
/*19212*/           OPC_EmitInteger, MVT::i32, 0, 
/*19215*/           OPC_EmitInteger, MVT::i32, 0, 
/*19218*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19230*/           OPC_EmitInteger, MVT::i32, 0, 
/*19233*/           OPC_EmitInteger, MVT::i32, 0, 
/*19236*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19248*/           OPC_EmitInteger, MVT::i32, 0, 
/*19251*/           OPC_EmitInteger, MVT::i32, 0, 
/*19254*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19266*/           OPC_EmitInteger, MVT::i32, 1, 
/*19269*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19272*/           OPC_EmitInteger, MVT::i32, 0, 
/*19275*/           OPC_EmitInteger, MVT::i32, 0, 
/*19278*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19303*/         /*Scope*/ 101, /*->19405*/
/*19304*/           OPC_CheckChild1Same, 1,
/*19306*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19308*/           OPC_EmitInteger, MVT::i32, 0, 
/*19311*/           OPC_EmitInteger, MVT::i32, 0, 
/*19314*/           OPC_EmitInteger, MVT::i32, 0, 
/*19317*/           OPC_EmitInteger, MVT::i32, 0, 
/*19320*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19332*/           OPC_EmitInteger, MVT::i32, 0, 
/*19335*/           OPC_EmitInteger, MVT::i32, 0, 
/*19338*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19350*/           OPC_EmitInteger, MVT::i32, 0, 
/*19353*/           OPC_EmitInteger, MVT::i32, 0, 
/*19356*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19368*/           OPC_EmitInteger, MVT::i32, 1, 
/*19371*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19374*/           OPC_EmitInteger, MVT::i32, 0, 
/*19377*/           OPC_EmitInteger, MVT::i32, 0, 
/*19380*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19405*/         0, /*End of Scope*/
/*19406*/       /*Scope*/ 90|128,1/*218*/, /*->19626*/
/*19408*/         OPC_MoveChild, 0,
/*19410*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19413*/         OPC_RecordChild0, // #0 = $y
/*19414*/         OPC_RecordChild1, // #1 = $z
/*19415*/         OPC_MoveParent,
/*19416*/         OPC_RecordChild1, // #2 = $x
/*19417*/         OPC_MoveParent,
/*19418*/         OPC_CheckType, MVT::i32,
/*19420*/         OPC_Scope, 101, /*->19523*/ // 2 children in Scope
/*19422*/           OPC_CheckChild1Same, 1,
/*19424*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19426*/           OPC_EmitInteger, MVT::i32, 0, 
/*19429*/           OPC_EmitInteger, MVT::i32, 0, 
/*19432*/           OPC_EmitInteger, MVT::i32, 0, 
/*19435*/           OPC_EmitInteger, MVT::i32, 0, 
/*19438*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19450*/           OPC_EmitInteger, MVT::i32, 0, 
/*19453*/           OPC_EmitInteger, MVT::i32, 0, 
/*19456*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19468*/           OPC_EmitInteger, MVT::i32, 0, 
/*19471*/           OPC_EmitInteger, MVT::i32, 0, 
/*19474*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19486*/           OPC_EmitInteger, MVT::i32, 1, 
/*19489*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19492*/           OPC_EmitInteger, MVT::i32, 0, 
/*19495*/           OPC_EmitInteger, MVT::i32, 0, 
/*19498*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19523*/         /*Scope*/ 101, /*->19625*/
/*19524*/           OPC_CheckChild1Same, 0,
/*19526*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19528*/           OPC_EmitInteger, MVT::i32, 0, 
/*19531*/           OPC_EmitInteger, MVT::i32, 0, 
/*19534*/           OPC_EmitInteger, MVT::i32, 0, 
/*19537*/           OPC_EmitInteger, MVT::i32, 0, 
/*19540*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19552*/           OPC_EmitInteger, MVT::i32, 0, 
/*19555*/           OPC_EmitInteger, MVT::i32, 0, 
/*19558*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19570*/           OPC_EmitInteger, MVT::i32, 0, 
/*19573*/           OPC_EmitInteger, MVT::i32, 0, 
/*19576*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19588*/           OPC_EmitInteger, MVT::i32, 1, 
/*19591*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19594*/           OPC_EmitInteger, MVT::i32, 0, 
/*19597*/           OPC_EmitInteger, MVT::i32, 0, 
/*19600*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19625*/         0, /*End of Scope*/
/*19626*/       0, /*End of Scope*/
/*19627*/     /*Scope*/ 5|128,2/*261*/, /*->19890*/
/*19629*/       OPC_RecordChild0, // #0 = $src0
/*19630*/       OPC_Scope, 108, /*->19740*/ // 2 children in Scope
/*19632*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19643*/         OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->19727
/*19646*/           OPC_Scope, 67, /*->19715*/ // 2 children in Scope
/*19648*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19650*/             OPC_EmitInteger, MVT::i32, 1, 
/*19653*/             OPC_EmitInteger, MVT::i32, 0, 
/*19656*/             OPC_EmitInteger, MVT::i32, 0, 
/*19659*/             OPC_EmitInteger, MVT::i32, 0, 
/*19662*/             OPC_EmitInteger, MVT::i32, 0, 
/*19665*/             OPC_EmitInteger, MVT::i32, 0, 
/*19668*/             OPC_EmitInteger, MVT::i32, 0, 
/*19671*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19683*/             OPC_EmitInteger, MVT::i32, 1, 
/*19686*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19689*/             OPC_EmitInteger, MVT::i32, 0, 
/*19692*/             OPC_EmitInteger, MVT::i32, 0, 
/*19695*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*19715*/           /*Scope*/ 10, /*->19726*/
/*19716*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*19718*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*19726*/           0, /*End of Scope*/
/*19727*/         /*SwitchType*/ 10, MVT::i64,// ->19739
/*19729*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*19731*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*19739*/         0, // EndSwitchType
/*19740*/       /*Scope*/ 19|128,1/*147*/, /*->19889*/
/*19742*/         OPC_RecordChild1, // #1 = $src1
/*19743*/         OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->19862
/*19746*/           OPC_Scope, 101, /*->19849*/ // 2 children in Scope
/*19748*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19750*/             OPC_EmitInteger, MVT::i32, 0, 
/*19753*/             OPC_EmitInteger, MVT::i32, 0, 
/*19756*/             OPC_EmitInteger, MVT::i32, 1, 
/*19759*/             OPC_EmitInteger, MVT::i32, 0, 
/*19762*/             OPC_EmitInteger, MVT::i32, 0, 
/*19765*/             OPC_EmitInteger, MVT::i32, 0, 
/*19768*/             OPC_EmitInteger, MVT::i32, 0, 
/*19771*/             OPC_EmitInteger, MVT::i32, 0, 
/*19774*/             OPC_EmitInteger, MVT::i32, 0, 
/*19777*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19789*/             OPC_EmitInteger, MVT::i32, 0, 
/*19792*/             OPC_EmitInteger, MVT::i32, 0, 
/*19795*/             OPC_EmitInteger, MVT::i32, 0, 
/*19798*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19810*/             OPC_EmitInteger, MVT::i32, 1, 
/*19813*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19816*/             OPC_EmitInteger, MVT::i32, 0, 
/*19819*/             OPC_EmitInteger, MVT::i32, 0, 
/*19822*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*19849*/           /*Scope*/ 11, /*->19861*/
/*19850*/             OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*19852*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*19861*/           0, /*End of Scope*/
/*19862*/         /*SwitchType*/ 11, MVT::i64,// ->19875
/*19864*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*19866*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*19875*/         /*SwitchType*/ 11, MVT::i1,// ->19888
/*19877*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19879*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*19888*/         0, // EndSwitchType
/*19889*/       0, /*End of Scope*/
/*19890*/     0, /*End of Scope*/
/*19891*/   /*SwitchOpcode*/ 33|128,15/*1953*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->21848
/*19895*/     OPC_RecordChild0, // #0 = $vec
/*19896*/     OPC_Scope, 40|128,1/*168*/, /*->20067*/ // 8 children in Scope
/*19899*/       OPC_CheckChild0Type, MVT::v2i32,
/*19901*/       OPC_Scope, 33, /*->19936*/ // 5 children in Scope
/*19903*/         OPC_MoveChild, 1,
/*19905*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*19908*/         OPC_RecordChild0, // #1 = $idx
/*19909*/         OPC_RecordChild1, // #2 = $off
/*19910*/         OPC_MoveChild, 1,
/*19912*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19915*/         OPC_MoveParent,
/*19916*/         OPC_CheckType, MVT::i32,
/*19918*/         OPC_MoveParent,
/*19919*/         OPC_CheckType, MVT::i32,
/*19921*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19923*/         OPC_EmitConvertToTarget, 2,
/*19925*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*19936*/       /*Scope*/ 36, /*->19973*/
/*19937*/         OPC_CheckChild1Integer, 0, 
/*19939*/         OPC_CheckType, MVT::i32,
/*19941*/         OPC_Scope, 14, /*->19957*/ // 2 children in Scope
/*19943*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19945*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19948*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*19957*/         /*Scope*/ 14, /*->19972*/
/*19958*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19960*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*19963*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*19972*/         0, /*End of Scope*/
/*19973*/       /*Scope*/ 36, /*->20010*/
/*19974*/         OPC_CheckChild1Integer, 1, 
/*19976*/         OPC_CheckType, MVT::i32,
/*19978*/         OPC_Scope, 14, /*->19994*/ // 2 children in Scope
/*19980*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19982*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*19985*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*19994*/         /*Scope*/ 14, /*->20009*/
/*19995*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19997*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20000*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*20009*/         0, /*End of Scope*/
/*20010*/       /*Scope*/ 18, /*->20029*/
/*20011*/         OPC_CheckChild1Integer, 2, 
/*20013*/         OPC_CheckType, MVT::i32,
/*20015*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20017*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20020*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*20029*/       /*Scope*/ 36, /*->20066*/
/*20030*/         OPC_RecordChild1, // #1 = $index
/*20031*/         OPC_CheckChild1Type, MVT::i32,
/*20033*/         OPC_CheckType, MVT::i32,
/*20035*/         OPC_Scope, 11, /*->20048*/ // 2 children in Scope
/*20037*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20039*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*20048*/         /*Scope*/ 16, /*->20065*/
/*20049*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20051*/           OPC_EmitInteger, MVT::i32, 0, 
/*20054*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*20065*/         0, /*End of Scope*/
/*20066*/       0, /*End of Scope*/
/*20067*/     /*Scope*/ 95|128,1/*223*/, /*->20292*/
/*20069*/       OPC_CheckChild0Type, MVT::v4i32,
/*20071*/       OPC_Scope, 33, /*->20106*/ // 6 children in Scope
/*20073*/         OPC_MoveChild, 1,
/*20075*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20078*/         OPC_RecordChild0, // #1 = $idx
/*20079*/         OPC_RecordChild1, // #2 = $off
/*20080*/         OPC_MoveChild, 1,
/*20082*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20085*/         OPC_MoveParent,
/*20086*/         OPC_CheckType, MVT::i32,
/*20088*/         OPC_MoveParent,
/*20089*/         OPC_CheckType, MVT::i32,
/*20091*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20093*/         OPC_EmitConvertToTarget, 2,
/*20095*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20106*/       /*Scope*/ 36, /*->20143*/
/*20107*/         OPC_CheckChild1Integer, 0, 
/*20109*/         OPC_CheckType, MVT::i32,
/*20111*/         OPC_Scope, 14, /*->20127*/ // 2 children in Scope
/*20113*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20115*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20118*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20127*/         /*Scope*/ 14, /*->20142*/
/*20128*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20130*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20133*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20142*/         0, /*End of Scope*/
/*20143*/       /*Scope*/ 36, /*->20180*/
/*20144*/         OPC_CheckChild1Integer, 1, 
/*20146*/         OPC_CheckType, MVT::i32,
/*20148*/         OPC_Scope, 14, /*->20164*/ // 2 children in Scope
/*20150*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20152*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20155*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20164*/         /*Scope*/ 14, /*->20179*/
/*20165*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20167*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20170*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20179*/         0, /*End of Scope*/
/*20180*/       /*Scope*/ 36, /*->20217*/
/*20181*/         OPC_CheckChild1Integer, 2, 
/*20183*/         OPC_CheckType, MVT::i32,
/*20185*/         OPC_Scope, 14, /*->20201*/ // 2 children in Scope
/*20187*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20189*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20192*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20201*/         /*Scope*/ 14, /*->20216*/
/*20202*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20204*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20207*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20216*/         0, /*End of Scope*/
/*20217*/       /*Scope*/ 36, /*->20254*/
/*20218*/         OPC_CheckChild1Integer, 3, 
/*20220*/         OPC_CheckType, MVT::i32,
/*20222*/         OPC_Scope, 14, /*->20238*/ // 2 children in Scope
/*20224*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20226*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20229*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20238*/         /*Scope*/ 14, /*->20253*/
/*20239*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20241*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20244*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20253*/         0, /*End of Scope*/
/*20254*/       /*Scope*/ 36, /*->20291*/
/*20255*/         OPC_RecordChild1, // #1 = $index
/*20256*/         OPC_CheckChild1Type, MVT::i32,
/*20258*/         OPC_CheckType, MVT::i32,
/*20260*/         OPC_Scope, 11, /*->20273*/ // 2 children in Scope
/*20262*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20264*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*20273*/         /*Scope*/ 16, /*->20290*/
/*20274*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20276*/           OPC_EmitInteger, MVT::i32, 0, 
/*20279*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*20290*/         0, /*End of Scope*/
/*20291*/       0, /*End of Scope*/
/*20292*/     /*Scope*/ 84|128,1/*212*/, /*->20506*/
/*20294*/       OPC_CheckChild0Type, MVT::v8i32,
/*20296*/       OPC_Scope, 33, /*->20331*/ // 10 children in Scope
/*20298*/         OPC_MoveChild, 1,
/*20300*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20303*/         OPC_RecordChild0, // #1 = $idx
/*20304*/         OPC_RecordChild1, // #2 = $off
/*20305*/         OPC_MoveChild, 1,
/*20307*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20310*/         OPC_MoveParent,
/*20311*/         OPC_CheckType, MVT::i32,
/*20313*/         OPC_MoveParent,
/*20314*/         OPC_CheckType, MVT::i32,
/*20316*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20318*/         OPC_EmitConvertToTarget, 2,
/*20320*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20331*/       /*Scope*/ 18, /*->20350*/
/*20332*/         OPC_CheckChild1Integer, 0, 
/*20334*/         OPC_CheckType, MVT::i32,
/*20336*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20338*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20341*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*20350*/       /*Scope*/ 18, /*->20369*/
/*20351*/         OPC_CheckChild1Integer, 1, 
/*20353*/         OPC_CheckType, MVT::i32,
/*20355*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20357*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20360*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*20369*/       /*Scope*/ 18, /*->20388*/
/*20370*/         OPC_CheckChild1Integer, 2, 
/*20372*/         OPC_CheckType, MVT::i32,
/*20374*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20376*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20379*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*20388*/       /*Scope*/ 18, /*->20407*/
/*20389*/         OPC_CheckChild1Integer, 3, 
/*20391*/         OPC_CheckType, MVT::i32,
/*20393*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20395*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20398*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*20407*/       /*Scope*/ 18, /*->20426*/
/*20408*/         OPC_CheckChild1Integer, 4, 
/*20410*/         OPC_CheckType, MVT::i32,
/*20412*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20414*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20417*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*20426*/       /*Scope*/ 18, /*->20445*/
/*20427*/         OPC_CheckChild1Integer, 5, 
/*20429*/         OPC_CheckType, MVT::i32,
/*20431*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20433*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20436*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*20445*/       /*Scope*/ 18, /*->20464*/
/*20446*/         OPC_CheckChild1Integer, 6, 
/*20448*/         OPC_CheckType, MVT::i32,
/*20450*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20452*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20455*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*20464*/       /*Scope*/ 18, /*->20483*/
/*20465*/         OPC_CheckChild1Integer, 7, 
/*20467*/         OPC_CheckType, MVT::i32,
/*20469*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20471*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20474*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*20483*/       /*Scope*/ 21, /*->20505*/
/*20484*/         OPC_RecordChild1, // #1 = $idx
/*20485*/         OPC_CheckChild1Type, MVT::i32,
/*20487*/         OPC_CheckType, MVT::i32,
/*20489*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20491*/         OPC_EmitInteger, MVT::i32, 0, 
/*20494*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*20505*/       0, /*End of Scope*/
/*20506*/     /*Scope*/ 108|128,2/*364*/, /*->20872*/
/*20508*/       OPC_CheckChild0Type, MVT::v16i32,
/*20510*/       OPC_Scope, 33, /*->20545*/ // 18 children in Scope
/*20512*/         OPC_MoveChild, 1,
/*20514*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20517*/         OPC_RecordChild0, // #1 = $idx
/*20518*/         OPC_RecordChild1, // #2 = $off
/*20519*/         OPC_MoveChild, 1,
/*20521*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20524*/         OPC_MoveParent,
/*20525*/         OPC_CheckType, MVT::i32,
/*20527*/         OPC_MoveParent,
/*20528*/         OPC_CheckType, MVT::i32,
/*20530*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20532*/         OPC_EmitConvertToTarget, 2,
/*20534*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20545*/       /*Scope*/ 18, /*->20564*/
/*20546*/         OPC_CheckChild1Integer, 0, 
/*20548*/         OPC_CheckType, MVT::i32,
/*20550*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20552*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20555*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*20564*/       /*Scope*/ 18, /*->20583*/
/*20565*/         OPC_CheckChild1Integer, 1, 
/*20567*/         OPC_CheckType, MVT::i32,
/*20569*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20571*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20574*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*20583*/       /*Scope*/ 18, /*->20602*/
/*20584*/         OPC_CheckChild1Integer, 2, 
/*20586*/         OPC_CheckType, MVT::i32,
/*20588*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20590*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20593*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*20602*/       /*Scope*/ 18, /*->20621*/
/*20603*/         OPC_CheckChild1Integer, 3, 
/*20605*/         OPC_CheckType, MVT::i32,
/*20607*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20609*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20612*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*20621*/       /*Scope*/ 18, /*->20640*/
/*20622*/         OPC_CheckChild1Integer, 4, 
/*20624*/         OPC_CheckType, MVT::i32,
/*20626*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20628*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20631*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*20640*/       /*Scope*/ 18, /*->20659*/
/*20641*/         OPC_CheckChild1Integer, 5, 
/*20643*/         OPC_CheckType, MVT::i32,
/*20645*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20647*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20650*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*20659*/       /*Scope*/ 18, /*->20678*/
/*20660*/         OPC_CheckChild1Integer, 6, 
/*20662*/         OPC_CheckType, MVT::i32,
/*20664*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20666*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20669*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*20678*/       /*Scope*/ 18, /*->20697*/
/*20679*/         OPC_CheckChild1Integer, 7, 
/*20681*/         OPC_CheckType, MVT::i32,
/*20683*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20685*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20688*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*20697*/       /*Scope*/ 18, /*->20716*/
/*20698*/         OPC_CheckChild1Integer, 8, 
/*20700*/         OPC_CheckType, MVT::i32,
/*20702*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20704*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*20707*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*20716*/       /*Scope*/ 18, /*->20735*/
/*20717*/         OPC_CheckChild1Integer, 9, 
/*20719*/         OPC_CheckType, MVT::i32,
/*20721*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20723*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*20726*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*20735*/       /*Scope*/ 18, /*->20754*/
/*20736*/         OPC_CheckChild1Integer, 10, 
/*20738*/         OPC_CheckType, MVT::i32,
/*20740*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20742*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*20745*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*20754*/       /*Scope*/ 18, /*->20773*/
/*20755*/         OPC_CheckChild1Integer, 11, 
/*20757*/         OPC_CheckType, MVT::i32,
/*20759*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20761*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*20764*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*20773*/       /*Scope*/ 18, /*->20792*/
/*20774*/         OPC_CheckChild1Integer, 12, 
/*20776*/         OPC_CheckType, MVT::i32,
/*20778*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20780*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*20783*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*20792*/       /*Scope*/ 18, /*->20811*/
/*20793*/         OPC_CheckChild1Integer, 13, 
/*20795*/         OPC_CheckType, MVT::i32,
/*20797*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20799*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*20802*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*20811*/       /*Scope*/ 18, /*->20830*/
/*20812*/         OPC_CheckChild1Integer, 14, 
/*20814*/         OPC_CheckType, MVT::i32,
/*20816*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20818*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*20821*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*20830*/       /*Scope*/ 18, /*->20849*/
/*20831*/         OPC_CheckChild1Integer, 15, 
/*20833*/         OPC_CheckType, MVT::i32,
/*20835*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20837*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*20840*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*20849*/       /*Scope*/ 21, /*->20871*/
/*20850*/         OPC_RecordChild1, // #1 = $idx
/*20851*/         OPC_CheckChild1Type, MVT::i32,
/*20853*/         OPC_CheckType, MVT::i32,
/*20855*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20857*/         OPC_EmitInteger, MVT::i32, 0, 
/*20860*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*20871*/       0, /*End of Scope*/
/*20872*/     /*Scope*/ 40|128,1/*168*/, /*->21042*/
/*20874*/       OPC_CheckChild0Type, MVT::v2f32,
/*20876*/       OPC_Scope, 33, /*->20911*/ // 5 children in Scope
/*20878*/         OPC_MoveChild, 1,
/*20880*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20883*/         OPC_RecordChild0, // #1 = $idx
/*20884*/         OPC_RecordChild1, // #2 = $off
/*20885*/         OPC_MoveChild, 1,
/*20887*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20890*/         OPC_MoveParent,
/*20891*/         OPC_CheckType, MVT::i32,
/*20893*/         OPC_MoveParent,
/*20894*/         OPC_CheckType, MVT::f32,
/*20896*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20898*/         OPC_EmitConvertToTarget, 2,
/*20900*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20911*/       /*Scope*/ 36, /*->20948*/
/*20912*/         OPC_CheckChild1Integer, 0, 
/*20914*/         OPC_CheckType, MVT::f32,
/*20916*/         OPC_Scope, 14, /*->20932*/ // 2 children in Scope
/*20918*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20920*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20923*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*20932*/         /*Scope*/ 14, /*->20947*/
/*20933*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20935*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20938*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*20947*/         0, /*End of Scope*/
/*20948*/       /*Scope*/ 36, /*->20985*/
/*20949*/         OPC_CheckChild1Integer, 1, 
/*20951*/         OPC_CheckType, MVT::f32,
/*20953*/         OPC_Scope, 14, /*->20969*/ // 2 children in Scope
/*20955*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20957*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20960*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*20969*/         /*Scope*/ 14, /*->20984*/
/*20970*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20972*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20975*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*20984*/         0, /*End of Scope*/
/*20985*/       /*Scope*/ 18, /*->21004*/
/*20986*/         OPC_CheckChild1Integer, 2, 
/*20988*/         OPC_CheckType, MVT::f32,
/*20990*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20992*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20995*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*21004*/       /*Scope*/ 36, /*->21041*/
/*21005*/         OPC_RecordChild1, // #1 = $index
/*21006*/         OPC_CheckChild1Type, MVT::i32,
/*21008*/         OPC_CheckType, MVT::f32,
/*21010*/         OPC_Scope, 11, /*->21023*/ // 2 children in Scope
/*21012*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21014*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*21023*/         /*Scope*/ 16, /*->21040*/
/*21024*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21026*/           OPC_EmitInteger, MVT::i32, 0, 
/*21029*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*21040*/         0, /*End of Scope*/
/*21041*/       0, /*End of Scope*/
/*21042*/     /*Scope*/ 95|128,1/*223*/, /*->21267*/
/*21044*/       OPC_CheckChild0Type, MVT::v4f32,
/*21046*/       OPC_Scope, 33, /*->21081*/ // 6 children in Scope
/*21048*/         OPC_MoveChild, 1,
/*21050*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21053*/         OPC_RecordChild0, // #1 = $idx
/*21054*/         OPC_RecordChild1, // #2 = $off
/*21055*/         OPC_MoveChild, 1,
/*21057*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21060*/         OPC_MoveParent,
/*21061*/         OPC_CheckType, MVT::i32,
/*21063*/         OPC_MoveParent,
/*21064*/         OPC_CheckType, MVT::f32,
/*21066*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21068*/         OPC_EmitConvertToTarget, 2,
/*21070*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21081*/       /*Scope*/ 36, /*->21118*/
/*21082*/         OPC_CheckChild1Integer, 0, 
/*21084*/         OPC_CheckType, MVT::f32,
/*21086*/         OPC_Scope, 14, /*->21102*/ // 2 children in Scope
/*21088*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21090*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21093*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21102*/         /*Scope*/ 14, /*->21117*/
/*21103*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21105*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21108*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21117*/         0, /*End of Scope*/
/*21118*/       /*Scope*/ 36, /*->21155*/
/*21119*/         OPC_CheckChild1Integer, 1, 
/*21121*/         OPC_CheckType, MVT::f32,
/*21123*/         OPC_Scope, 14, /*->21139*/ // 2 children in Scope
/*21125*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21127*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21130*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21139*/         /*Scope*/ 14, /*->21154*/
/*21140*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21142*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21145*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21154*/         0, /*End of Scope*/
/*21155*/       /*Scope*/ 36, /*->21192*/
/*21156*/         OPC_CheckChild1Integer, 2, 
/*21158*/         OPC_CheckType, MVT::f32,
/*21160*/         OPC_Scope, 14, /*->21176*/ // 2 children in Scope
/*21162*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21164*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21167*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21176*/         /*Scope*/ 14, /*->21191*/
/*21177*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21179*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21182*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21191*/         0, /*End of Scope*/
/*21192*/       /*Scope*/ 36, /*->21229*/
/*21193*/         OPC_CheckChild1Integer, 3, 
/*21195*/         OPC_CheckType, MVT::f32,
/*21197*/         OPC_Scope, 14, /*->21213*/ // 2 children in Scope
/*21199*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21201*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21204*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21213*/         /*Scope*/ 14, /*->21228*/
/*21214*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21216*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21219*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21228*/         0, /*End of Scope*/
/*21229*/       /*Scope*/ 36, /*->21266*/
/*21230*/         OPC_RecordChild1, // #1 = $index
/*21231*/         OPC_CheckChild1Type, MVT::i32,
/*21233*/         OPC_CheckType, MVT::f32,
/*21235*/         OPC_Scope, 11, /*->21248*/ // 2 children in Scope
/*21237*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21239*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*21248*/         /*Scope*/ 16, /*->21265*/
/*21249*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21251*/           OPC_EmitInteger, MVT::i32, 0, 
/*21254*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*21265*/         0, /*End of Scope*/
/*21266*/       0, /*End of Scope*/
/*21267*/     /*Scope*/ 84|128,1/*212*/, /*->21481*/
/*21269*/       OPC_CheckChild0Type, MVT::v8f32,
/*21271*/       OPC_Scope, 33, /*->21306*/ // 10 children in Scope
/*21273*/         OPC_MoveChild, 1,
/*21275*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21278*/         OPC_RecordChild0, // #1 = $idx
/*21279*/         OPC_RecordChild1, // #2 = $off
/*21280*/         OPC_MoveChild, 1,
/*21282*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21285*/         OPC_MoveParent,
/*21286*/         OPC_CheckType, MVT::i32,
/*21288*/         OPC_MoveParent,
/*21289*/         OPC_CheckType, MVT::f32,
/*21291*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21293*/         OPC_EmitConvertToTarget, 2,
/*21295*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21306*/       /*Scope*/ 18, /*->21325*/
/*21307*/         OPC_CheckChild1Integer, 0, 
/*21309*/         OPC_CheckType, MVT::f32,
/*21311*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21313*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21316*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*21325*/       /*Scope*/ 18, /*->21344*/
/*21326*/         OPC_CheckChild1Integer, 1, 
/*21328*/         OPC_CheckType, MVT::f32,
/*21330*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21332*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21335*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*21344*/       /*Scope*/ 18, /*->21363*/
/*21345*/         OPC_CheckChild1Integer, 2, 
/*21347*/         OPC_CheckType, MVT::f32,
/*21349*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21351*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21354*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*21363*/       /*Scope*/ 18, /*->21382*/
/*21364*/         OPC_CheckChild1Integer, 3, 
/*21366*/         OPC_CheckType, MVT::f32,
/*21368*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21370*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21373*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*21382*/       /*Scope*/ 18, /*->21401*/
/*21383*/         OPC_CheckChild1Integer, 4, 
/*21385*/         OPC_CheckType, MVT::f32,
/*21387*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21389*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21392*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*21401*/       /*Scope*/ 18, /*->21420*/
/*21402*/         OPC_CheckChild1Integer, 5, 
/*21404*/         OPC_CheckType, MVT::f32,
/*21406*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21408*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21411*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*21420*/       /*Scope*/ 18, /*->21439*/
/*21421*/         OPC_CheckChild1Integer, 6, 
/*21423*/         OPC_CheckType, MVT::f32,
/*21425*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21427*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21430*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*21439*/       /*Scope*/ 18, /*->21458*/
/*21440*/         OPC_CheckChild1Integer, 7, 
/*21442*/         OPC_CheckType, MVT::f32,
/*21444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21446*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21449*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*21458*/       /*Scope*/ 21, /*->21480*/
/*21459*/         OPC_RecordChild1, // #1 = $idx
/*21460*/         OPC_CheckChild1Type, MVT::i32,
/*21462*/         OPC_CheckType, MVT::f32,
/*21464*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21466*/         OPC_EmitInteger, MVT::i32, 0, 
/*21469*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*21480*/       0, /*End of Scope*/
/*21481*/     /*Scope*/ 108|128,2/*364*/, /*->21847*/
/*21483*/       OPC_CheckChild0Type, MVT::v16f32,
/*21485*/       OPC_Scope, 33, /*->21520*/ // 18 children in Scope
/*21487*/         OPC_MoveChild, 1,
/*21489*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21492*/         OPC_RecordChild0, // #1 = $idx
/*21493*/         OPC_RecordChild1, // #2 = $off
/*21494*/         OPC_MoveChild, 1,
/*21496*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21499*/         OPC_MoveParent,
/*21500*/         OPC_CheckType, MVT::i32,
/*21502*/         OPC_MoveParent,
/*21503*/         OPC_CheckType, MVT::f32,
/*21505*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21507*/         OPC_EmitConvertToTarget, 2,
/*21509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21520*/       /*Scope*/ 18, /*->21539*/
/*21521*/         OPC_CheckChild1Integer, 0, 
/*21523*/         OPC_CheckType, MVT::f32,
/*21525*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21527*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21530*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*21539*/       /*Scope*/ 18, /*->21558*/
/*21540*/         OPC_CheckChild1Integer, 1, 
/*21542*/         OPC_CheckType, MVT::f32,
/*21544*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21546*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21549*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*21558*/       /*Scope*/ 18, /*->21577*/
/*21559*/         OPC_CheckChild1Integer, 2, 
/*21561*/         OPC_CheckType, MVT::f32,
/*21563*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21565*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21568*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*21577*/       /*Scope*/ 18, /*->21596*/
/*21578*/         OPC_CheckChild1Integer, 3, 
/*21580*/         OPC_CheckType, MVT::f32,
/*21582*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21584*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21587*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*21596*/       /*Scope*/ 18, /*->21615*/
/*21597*/         OPC_CheckChild1Integer, 4, 
/*21599*/         OPC_CheckType, MVT::f32,
/*21601*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21603*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21606*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*21615*/       /*Scope*/ 18, /*->21634*/
/*21616*/         OPC_CheckChild1Integer, 5, 
/*21618*/         OPC_CheckType, MVT::f32,
/*21620*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21622*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21625*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*21634*/       /*Scope*/ 18, /*->21653*/
/*21635*/         OPC_CheckChild1Integer, 6, 
/*21637*/         OPC_CheckType, MVT::f32,
/*21639*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21641*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21644*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*21653*/       /*Scope*/ 18, /*->21672*/
/*21654*/         OPC_CheckChild1Integer, 7, 
/*21656*/         OPC_CheckType, MVT::f32,
/*21658*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21660*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21663*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*21672*/       /*Scope*/ 18, /*->21691*/
/*21673*/         OPC_CheckChild1Integer, 8, 
/*21675*/         OPC_CheckType, MVT::f32,
/*21677*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21679*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*21682*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*21691*/       /*Scope*/ 18, /*->21710*/
/*21692*/         OPC_CheckChild1Integer, 9, 
/*21694*/         OPC_CheckType, MVT::f32,
/*21696*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21698*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*21701*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*21710*/       /*Scope*/ 18, /*->21729*/
/*21711*/         OPC_CheckChild1Integer, 10, 
/*21713*/         OPC_CheckType, MVT::f32,
/*21715*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21717*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*21720*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*21729*/       /*Scope*/ 18, /*->21748*/
/*21730*/         OPC_CheckChild1Integer, 11, 
/*21732*/         OPC_CheckType, MVT::f32,
/*21734*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21736*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*21739*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*21748*/       /*Scope*/ 18, /*->21767*/
/*21749*/         OPC_CheckChild1Integer, 12, 
/*21751*/         OPC_CheckType, MVT::f32,
/*21753*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21755*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*21758*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*21767*/       /*Scope*/ 18, /*->21786*/
/*21768*/         OPC_CheckChild1Integer, 13, 
/*21770*/         OPC_CheckType, MVT::f32,
/*21772*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21774*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*21777*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*21786*/       /*Scope*/ 18, /*->21805*/
/*21787*/         OPC_CheckChild1Integer, 14, 
/*21789*/         OPC_CheckType, MVT::f32,
/*21791*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21793*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*21796*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*21805*/       /*Scope*/ 18, /*->21824*/
/*21806*/         OPC_CheckChild1Integer, 15, 
/*21808*/         OPC_CheckType, MVT::f32,
/*21810*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21812*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*21815*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*21824*/       /*Scope*/ 21, /*->21846*/
/*21825*/         OPC_RecordChild1, // #1 = $idx
/*21826*/         OPC_CheckChild1Type, MVT::i32,
/*21828*/         OPC_CheckType, MVT::f32,
/*21830*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21832*/         OPC_EmitInteger, MVT::i32, 0, 
/*21835*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*21846*/       0, /*End of Scope*/
/*21847*/     0, /*End of Scope*/
/*21848*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->21901
/*21851*/     OPC_RecordChild0, // #0 = $src
/*21852*/     OPC_CheckChild0Type, MVT::i32,
/*21854*/     OPC_Scope, 15, /*->21871*/ // 2 children in Scope
/*21856*/       OPC_CheckType, MVT::i32,
/*21858*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21860*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*21863*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*21871*/     /*Scope*/ 28, /*->21900*/
/*21872*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*21873*/       OPC_MoveChild, 1,
/*21875*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21878*/       OPC_CheckType, MVT::i32,
/*21880*/       OPC_MoveParent,
/*21881*/       OPC_CheckType, MVT::v4i32,
/*21883*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21885*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*21888*/       OPC_EmitConvertToTarget, 1,
/*21890*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*21900*/     0, /*End of Scope*/
/*21901*/   /*SwitchOpcode*/ 25|128,27|128,1/*19865*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->41771
/*21906*/     OPC_Scope, 14, /*->21922*/ // 81 children in Scope
/*21908*/       OPC_CheckChild0Integer, 51|128,40/*5171*/, 
/*21911*/       OPC_RecordChild1, // #0 = $src0
/*21912*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*21914*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 5171:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*21922*/     /*Scope*/ 40, /*->21963*/
/*21923*/       OPC_CheckChild0Integer, 70|128,41/*5318*/, 
/*21926*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21928*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21935*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*21942*/       OPC_EmitInteger, MVT::i32, 0, 
/*21945*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*21954*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (intrinsic_wo_chain:i32 5318:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32))
/*21963*/     /*Scope*/ 24, /*->21988*/
/*21964*/       OPC_CheckChild0Integer, 62|128,41/*5310*/, 
/*21967*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*21968*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*21969*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*21972*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*21975*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 5310:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*21988*/     /*Scope*/ 1|128,1/*129*/, /*->22119*/
/*21990*/       OPC_CheckChild0Integer, 61|128,40/*5181*/, 
/*21993*/       OPC_RecordChild1, // #0 = $src0
/*21994*/       OPC_RecordChild2, // #1 = $src1
/*21995*/       OPC_Scope, 101, /*->22098*/ // 2 children in Scope
/*21997*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21999*/         OPC_EmitInteger, MVT::i32, 0, 
/*22002*/         OPC_EmitInteger, MVT::i32, 0, 
/*22005*/         OPC_EmitInteger, MVT::i32, 1, 
/*22008*/         OPC_EmitInteger, MVT::i32, 0, 
/*22011*/         OPC_EmitInteger, MVT::i32, 0, 
/*22014*/         OPC_EmitInteger, MVT::i32, 0, 
/*22017*/         OPC_EmitInteger, MVT::i32, 0, 
/*22020*/         OPC_EmitInteger, MVT::i32, 0, 
/*22023*/         OPC_EmitInteger, MVT::i32, 0, 
/*22026*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22038*/         OPC_EmitInteger, MVT::i32, 0, 
/*22041*/         OPC_EmitInteger, MVT::i32, 0, 
/*22044*/         OPC_EmitInteger, MVT::i32, 0, 
/*22047*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22059*/         OPC_EmitInteger, MVT::i32, 1, 
/*22062*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22065*/         OPC_EmitInteger, MVT::i32, 0, 
/*22068*/         OPC_EmitInteger, MVT::i32, 0, 
/*22071*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 5181:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*22098*/       /*Scope*/ 19, /*->22118*/
/*22099*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*22102*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*22105*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (intrinsic_wo_chain:f32 5181:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                  // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*22118*/       0, /*End of Scope*/
/*22119*/     /*Scope*/ 19|128,4/*531*/, /*->22652*/
/*22121*/       OPC_CheckChild0Integer, 49|128,40/*5169*/, 
/*22124*/       OPC_RecordChild1, // #0 = $src0
/*22125*/       OPC_RecordChild2, // #1 = $src1
/*22126*/       OPC_Scope, 38|128,1/*166*/, /*->22295*/ // 4 children in Scope
/*22129*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22131*/         OPC_EmitInteger, MVT::i32, 0, 
/*22134*/         OPC_EmitInteger, MVT::i32, 0, 
/*22137*/         OPC_EmitInteger, MVT::i32, 1, 
/*22140*/         OPC_EmitInteger, MVT::i32, 0, 
/*22143*/         OPC_EmitInteger, MVT::i32, 0, 
/*22146*/         OPC_EmitInteger, MVT::i32, 0, 
/*22149*/         OPC_EmitInteger, MVT::i32, 0, 
/*22152*/         OPC_EmitInteger, MVT::i32, 0, 
/*22155*/         OPC_EmitInteger, MVT::i32, 0, 
/*22158*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22170*/         OPC_EmitInteger, MVT::i32, 1, 
/*22173*/         OPC_EmitInteger, MVT::i32, 0, 
/*22176*/         OPC_EmitInteger, MVT::i32, 0, 
/*22179*/         OPC_EmitInteger, MVT::i32, 0, 
/*22182*/         OPC_EmitInteger, MVT::i32, 0, 
/*22185*/         OPC_EmitInteger, MVT::i32, 0, 
/*22188*/         OPC_EmitInteger, MVT::i32, 0, 
/*22191*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22203*/         OPC_EmitInteger, MVT::i32, 1, 
/*22206*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22209*/         OPC_EmitInteger, MVT::i32, 0, 
/*22212*/         OPC_EmitInteger, MVT::i32, 0, 
/*22215*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22235*/         OPC_EmitInteger, MVT::i32, 0, 
/*22238*/         OPC_EmitInteger, MVT::i32, 0, 
/*22241*/         OPC_EmitInteger, MVT::i32, 0, 
/*22244*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22256*/         OPC_EmitInteger, MVT::i32, 1, 
/*22259*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22262*/         OPC_EmitInteger, MVT::i32, 0, 
/*22265*/         OPC_EmitInteger, MVT::i32, 0, 
/*22268*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 5169:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*22295*/       /*Scope*/ 38|128,1/*166*/, /*->22463*/
/*22297*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*22299*/         OPC_EmitInteger, MVT::i32, 0, 
/*22302*/         OPC_EmitInteger, MVT::i32, 0, 
/*22305*/         OPC_EmitInteger, MVT::i32, 1, 
/*22308*/         OPC_EmitInteger, MVT::i32, 0, 
/*22311*/         OPC_EmitInteger, MVT::i32, 0, 
/*22314*/         OPC_EmitInteger, MVT::i32, 0, 
/*22317*/         OPC_EmitInteger, MVT::i32, 0, 
/*22320*/         OPC_EmitInteger, MVT::i32, 0, 
/*22323*/         OPC_EmitInteger, MVT::i32, 0, 
/*22326*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22338*/         OPC_EmitInteger, MVT::i32, 1, 
/*22341*/         OPC_EmitInteger, MVT::i32, 0, 
/*22344*/         OPC_EmitInteger, MVT::i32, 0, 
/*22347*/         OPC_EmitInteger, MVT::i32, 0, 
/*22350*/         OPC_EmitInteger, MVT::i32, 0, 
/*22353*/         OPC_EmitInteger, MVT::i32, 0, 
/*22356*/         OPC_EmitInteger, MVT::i32, 0, 
/*22359*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22371*/         OPC_EmitInteger, MVT::i32, 1, 
/*22374*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22377*/         OPC_EmitInteger, MVT::i32, 0, 
/*22380*/         OPC_EmitInteger, MVT::i32, 0, 
/*22383*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22403*/         OPC_EmitInteger, MVT::i32, 0, 
/*22406*/         OPC_EmitInteger, MVT::i32, 0, 
/*22409*/         OPC_EmitInteger, MVT::i32, 0, 
/*22412*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22424*/         OPC_EmitInteger, MVT::i32, 1, 
/*22427*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22430*/         OPC_EmitInteger, MVT::i32, 0, 
/*22433*/         OPC_EmitInteger, MVT::i32, 0, 
/*22436*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 5169:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*22463*/       /*Scope*/ 38|128,1/*166*/, /*->22631*/
/*22465*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*22467*/         OPC_EmitInteger, MVT::i32, 0, 
/*22470*/         OPC_EmitInteger, MVT::i32, 0, 
/*22473*/         OPC_EmitInteger, MVT::i32, 1, 
/*22476*/         OPC_EmitInteger, MVT::i32, 0, 
/*22479*/         OPC_EmitInteger, MVT::i32, 0, 
/*22482*/         OPC_EmitInteger, MVT::i32, 0, 
/*22485*/         OPC_EmitInteger, MVT::i32, 0, 
/*22488*/         OPC_EmitInteger, MVT::i32, 0, 
/*22491*/         OPC_EmitInteger, MVT::i32, 0, 
/*22494*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22506*/         OPC_EmitInteger, MVT::i32, 1, 
/*22509*/         OPC_EmitInteger, MVT::i32, 0, 
/*22512*/         OPC_EmitInteger, MVT::i32, 0, 
/*22515*/         OPC_EmitInteger, MVT::i32, 0, 
/*22518*/         OPC_EmitInteger, MVT::i32, 0, 
/*22521*/         OPC_EmitInteger, MVT::i32, 0, 
/*22524*/         OPC_EmitInteger, MVT::i32, 0, 
/*22527*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22539*/         OPC_EmitInteger, MVT::i32, 1, 
/*22542*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22545*/         OPC_EmitInteger, MVT::i32, 0, 
/*22548*/         OPC_EmitInteger, MVT::i32, 0, 
/*22551*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22571*/         OPC_EmitInteger, MVT::i32, 0, 
/*22574*/         OPC_EmitInteger, MVT::i32, 0, 
/*22577*/         OPC_EmitInteger, MVT::i32, 0, 
/*22580*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22592*/         OPC_EmitInteger, MVT::i32, 1, 
/*22595*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22598*/         OPC_EmitInteger, MVT::i32, 0, 
/*22601*/         OPC_EmitInteger, MVT::i32, 0, 
/*22604*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 5169:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*22631*/       /*Scope*/ 19, /*->22651*/
/*22632*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22634*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*22642*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 5169:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*22651*/       0, /*End of Scope*/
/*22652*/     /*Scope*/ 46, /*->22699*/
/*22653*/       OPC_CheckChild0Integer, 41|128,40/*5161*/, 
/*22656*/       OPC_RecordChild1, // #0 = $src0
/*22657*/       OPC_RecordChild2, // #1 = $src1
/*22658*/       OPC_RecordChild3, // #2 = $src2
/*22659*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22661*/       OPC_EmitInteger, MVT::i32, 0, 
/*22664*/       OPC_EmitInteger, MVT::i32, 0, 
/*22667*/       OPC_EmitInteger, MVT::i32, 0, 
/*22670*/       OPC_EmitInteger, MVT::i1, 0, 
/*22673*/       OPC_EmitInteger, MVT::i32, 0, 
/*22676*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*22689*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 8, 
                // Src: (intrinsic_wo_chain:f32 5161:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, 0:i32, 0:i32, ?:f32:$src0, 0:i1, 0:i32))
/*22699*/     /*Scope*/ 34|128,5/*674*/, /*->23375*/
/*22701*/       OPC_CheckChild0Integer, 72|128,41/*5320*/, 
/*22704*/       OPC_RecordChild1, // #0 = $src_x
/*22705*/       OPC_RecordChild2, // #1 = $src_y
/*22706*/       OPC_RecordChild3, // #2 = $src_w
/*22707*/       OPC_Scope, 75|128,2/*331*/, /*->23041*/ // 2 children in Scope
/*22710*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22712*/         OPC_EmitInteger, MVT::i32, 1, 
/*22715*/         OPC_EmitInteger, MVT::i32, 0, 
/*22718*/         OPC_EmitInteger, MVT::i32, 0, 
/*22721*/         OPC_EmitInteger, MVT::i32, 0, 
/*22724*/         OPC_EmitInteger, MVT::i32, 0, 
/*22727*/         OPC_EmitInteger, MVT::i32, 0, 
/*22730*/         OPC_EmitInteger, MVT::i32, 1, 
/*22733*/         OPC_EmitInteger, MVT::i32, 0, 
/*22736*/         OPC_EmitInteger, MVT::i32, 0, 
/*22739*/         OPC_EmitInteger, MVT::i32, 0, 
/*22742*/         OPC_EmitInteger, MVT::i32, 0, 
/*22745*/         OPC_EmitInteger, MVT::i32, 0, 
/*22748*/         OPC_EmitInteger, MVT::i32, 1, 
/*22751*/         OPC_EmitInteger, MVT::i32, 0, 
/*22754*/         OPC_EmitInteger, MVT::i32, 0, 
/*22757*/         OPC_EmitInteger, MVT::i32, 0, 
/*22760*/         OPC_EmitInteger, MVT::i32, 0, 
/*22763*/         OPC_EmitInteger, MVT::i32, 0, 
/*22766*/         OPC_EmitInteger, MVT::i32, 0, 
/*22769*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22781*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*22784*/         OPC_EmitInteger, MVT::i32, 0, 
/*22787*/         OPC_EmitInteger, MVT::i32, 0, 
/*22790*/         OPC_EmitInteger, MVT::i32, 0, 
/*22793*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22805*/         OPC_EmitInteger, MVT::i32, 1, 
/*22808*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22811*/         OPC_EmitInteger, MVT::i32, 0, 
/*22814*/         OPC_EmitInteger, MVT::i32, 0, 
/*22817*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*22844*/         OPC_EmitInteger, MVT::i32, 0, 
/*22847*/         OPC_EmitInteger, MVT::i32, 0, 
/*22850*/         OPC_EmitInteger, MVT::i32, 0, 
/*22853*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22865*/         OPC_EmitInteger, MVT::i32, 1, 
/*22868*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22871*/         OPC_EmitInteger, MVT::i32, 0, 
/*22874*/         OPC_EmitInteger, MVT::i32, 0, 
/*22877*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*22897*/         OPC_EmitInteger, MVT::i32, 0, 
/*22900*/         OPC_EmitInteger, MVT::i32, 0, 
/*22903*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22915*/         OPC_EmitInteger, MVT::i32, 0, 
/*22918*/         OPC_EmitInteger, MVT::i32, 0, 
/*22921*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22933*/         OPC_EmitInteger, MVT::i32, 0, 
/*22936*/         OPC_EmitInteger, MVT::i32, 0, 
/*22939*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22951*/         OPC_EmitInteger, MVT::i32, 1, 
/*22954*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22957*/         OPC_EmitInteger, MVT::i32, 0, 
/*22960*/         OPC_EmitInteger, MVT::i32, 0, 
/*22963*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*22988*/         OPC_EmitInteger, MVT::i32, 0, 
/*22991*/         OPC_EmitInteger, MVT::i32, 0, 
/*22994*/         OPC_EmitInteger, MVT::i32, 0, 
/*22997*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23009*/         OPC_EmitInteger, MVT::i32, 1, 
/*23012*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23015*/         OPC_EmitInteger, MVT::i32, 0, 
/*23018*/         OPC_EmitInteger, MVT::i32, 0, 
/*23021*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 5320:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23041*/       /*Scope*/ 75|128,2/*331*/, /*->23374*/
/*23043*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23045*/         OPC_EmitInteger, MVT::i32, 1, 
/*23048*/         OPC_EmitInteger, MVT::i32, 0, 
/*23051*/         OPC_EmitInteger, MVT::i32, 0, 
/*23054*/         OPC_EmitInteger, MVT::i32, 0, 
/*23057*/         OPC_EmitInteger, MVT::i32, 0, 
/*23060*/         OPC_EmitInteger, MVT::i32, 0, 
/*23063*/         OPC_EmitInteger, MVT::i32, 1, 
/*23066*/         OPC_EmitInteger, MVT::i32, 0, 
/*23069*/         OPC_EmitInteger, MVT::i32, 0, 
/*23072*/         OPC_EmitInteger, MVT::i32, 0, 
/*23075*/         OPC_EmitInteger, MVT::i32, 0, 
/*23078*/         OPC_EmitInteger, MVT::i32, 0, 
/*23081*/         OPC_EmitInteger, MVT::i32, 1, 
/*23084*/         OPC_EmitInteger, MVT::i32, 0, 
/*23087*/         OPC_EmitInteger, MVT::i32, 0, 
/*23090*/         OPC_EmitInteger, MVT::i32, 0, 
/*23093*/         OPC_EmitInteger, MVT::i32, 0, 
/*23096*/         OPC_EmitInteger, MVT::i32, 0, 
/*23099*/         OPC_EmitInteger, MVT::i32, 0, 
/*23102*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23114*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*23117*/         OPC_EmitInteger, MVT::i32, 0, 
/*23120*/         OPC_EmitInteger, MVT::i32, 0, 
/*23123*/         OPC_EmitInteger, MVT::i32, 0, 
/*23126*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23138*/         OPC_EmitInteger, MVT::i32, 1, 
/*23141*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23144*/         OPC_EmitInteger, MVT::i32, 0, 
/*23147*/         OPC_EmitInteger, MVT::i32, 0, 
/*23150*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23177*/         OPC_EmitInteger, MVT::i32, 0, 
/*23180*/         OPC_EmitInteger, MVT::i32, 0, 
/*23183*/         OPC_EmitInteger, MVT::i32, 0, 
/*23186*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23198*/         OPC_EmitInteger, MVT::i32, 1, 
/*23201*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23204*/         OPC_EmitInteger, MVT::i32, 0, 
/*23207*/         OPC_EmitInteger, MVT::i32, 0, 
/*23210*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23230*/         OPC_EmitInteger, MVT::i32, 0, 
/*23233*/         OPC_EmitInteger, MVT::i32, 0, 
/*23236*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23248*/         OPC_EmitInteger, MVT::i32, 0, 
/*23251*/         OPC_EmitInteger, MVT::i32, 0, 
/*23254*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23266*/         OPC_EmitInteger, MVT::i32, 0, 
/*23269*/         OPC_EmitInteger, MVT::i32, 0, 
/*23272*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23284*/         OPC_EmitInteger, MVT::i32, 1, 
/*23287*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23290*/         OPC_EmitInteger, MVT::i32, 0, 
/*23293*/         OPC_EmitInteger, MVT::i32, 0, 
/*23296*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*23321*/         OPC_EmitInteger, MVT::i32, 0, 
/*23324*/         OPC_EmitInteger, MVT::i32, 0, 
/*23327*/         OPC_EmitInteger, MVT::i32, 0, 
/*23330*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23342*/         OPC_EmitInteger, MVT::i32, 1, 
/*23345*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23348*/         OPC_EmitInteger, MVT::i32, 0, 
/*23351*/         OPC_EmitInteger, MVT::i32, 0, 
/*23354*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 5320:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23374*/       0, /*End of Scope*/
/*23375*/     /*Scope*/ 18|128,3/*402*/, /*->23779*/
/*23377*/       OPC_CheckChild0Integer, 59|128,41/*5307*/, 
/*23380*/       OPC_RecordChild1, // #0 = $addr
/*23381*/       OPC_Scope, 68|128,1/*196*/, /*->23580*/ // 2 children in Scope
/*23384*/         OPC_CheckChild1Type, MVT::v2i32,
/*23386*/         OPC_RecordChild2, // #1 = $rsrc
/*23387*/         OPC_MoveChild, 3,
/*23389*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23392*/         OPC_Scope, 46, /*->23440*/ // 4 children in Scope
/*23394*/           OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*23396*/           OPC_MoveParent,
/*23397*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23399*/           OPC_EmitInteger, MVT::i32, 15, 
/*23402*/           OPC_EmitInteger, MVT::i1, 0, 
/*23405*/           OPC_EmitInteger, MVT::i1, 0, 
/*23408*/           OPC_EmitInteger, MVT::i1, 1, 
/*23411*/           OPC_EmitInteger, MVT::i1, 0, 
/*23414*/           OPC_EmitInteger, MVT::i1, 0, 
/*23417*/           OPC_EmitInteger, MVT::i1, 0, 
/*23420*/           OPC_EmitInteger, MVT::i1, 0, 
/*23423*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5307:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23440*/         /*Scope*/ 46, /*->23487*/
/*23441*/           OPC_CheckPredicate, 114, // Predicate_TEX_MSAA
/*23443*/           OPC_MoveParent,
/*23444*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23446*/           OPC_EmitInteger, MVT::i32, 15, 
/*23449*/           OPC_EmitInteger, MVT::i1, 0, 
/*23452*/           OPC_EmitInteger, MVT::i1, 0, 
/*23455*/           OPC_EmitInteger, MVT::i1, 0, 
/*23458*/           OPC_EmitInteger, MVT::i1, 0, 
/*23461*/           OPC_EmitInteger, MVT::i1, 0, 
/*23464*/           OPC_EmitInteger, MVT::i1, 0, 
/*23467*/           OPC_EmitInteger, MVT::i1, 0, 
/*23470*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5307:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23487*/         /*Scope*/ 46, /*->23534*/
/*23488*/           OPC_CheckPredicate, 115, // Predicate_TEX_ARRAY_MSAA
/*23490*/           OPC_MoveParent,
/*23491*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23493*/           OPC_EmitInteger, MVT::i32, 15, 
/*23496*/           OPC_EmitInteger, MVT::i1, 0, 
/*23499*/           OPC_EmitInteger, MVT::i1, 0, 
/*23502*/           OPC_EmitInteger, MVT::i1, 1, 
/*23505*/           OPC_EmitInteger, MVT::i1, 0, 
/*23508*/           OPC_EmitInteger, MVT::i1, 0, 
/*23511*/           OPC_EmitInteger, MVT::i1, 0, 
/*23514*/           OPC_EmitInteger, MVT::i1, 0, 
/*23517*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5307:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23534*/         /*Scope*/ 44, /*->23579*/
/*23535*/           OPC_MoveParent,
/*23536*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23538*/           OPC_EmitInteger, MVT::i32, 15, 
/*23541*/           OPC_EmitInteger, MVT::i1, 0, 
/*23544*/           OPC_EmitInteger, MVT::i1, 0, 
/*23547*/           OPC_EmitInteger, MVT::i1, 0, 
/*23550*/           OPC_EmitInteger, MVT::i1, 0, 
/*23553*/           OPC_EmitInteger, MVT::i1, 0, 
/*23556*/           OPC_EmitInteger, MVT::i1, 0, 
/*23559*/           OPC_EmitInteger, MVT::i1, 0, 
/*23562*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5307:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23579*/         0, /*End of Scope*/
/*23580*/       /*Scope*/ 68|128,1/*196*/, /*->23778*/
/*23582*/         OPC_CheckChild1Type, MVT::v4i32,
/*23584*/         OPC_RecordChild2, // #1 = $rsrc
/*23585*/         OPC_MoveChild, 3,
/*23587*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23590*/         OPC_Scope, 46, /*->23638*/ // 4 children in Scope
/*23592*/           OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*23594*/           OPC_MoveParent,
/*23595*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23597*/           OPC_EmitInteger, MVT::i32, 15, 
/*23600*/           OPC_EmitInteger, MVT::i1, 0, 
/*23603*/           OPC_EmitInteger, MVT::i1, 0, 
/*23606*/           OPC_EmitInteger, MVT::i1, 1, 
/*23609*/           OPC_EmitInteger, MVT::i1, 0, 
/*23612*/           OPC_EmitInteger, MVT::i1, 0, 
/*23615*/           OPC_EmitInteger, MVT::i1, 0, 
/*23618*/           OPC_EmitInteger, MVT::i1, 0, 
/*23621*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5307:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23638*/         /*Scope*/ 46, /*->23685*/
/*23639*/           OPC_CheckPredicate, 114, // Predicate_TEX_MSAA
/*23641*/           OPC_MoveParent,
/*23642*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23644*/           OPC_EmitInteger, MVT::i32, 15, 
/*23647*/           OPC_EmitInteger, MVT::i1, 0, 
/*23650*/           OPC_EmitInteger, MVT::i1, 0, 
/*23653*/           OPC_EmitInteger, MVT::i1, 0, 
/*23656*/           OPC_EmitInteger, MVT::i1, 0, 
/*23659*/           OPC_EmitInteger, MVT::i1, 0, 
/*23662*/           OPC_EmitInteger, MVT::i1, 0, 
/*23665*/           OPC_EmitInteger, MVT::i1, 0, 
/*23668*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5307:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23685*/         /*Scope*/ 46, /*->23732*/
/*23686*/           OPC_CheckPredicate, 115, // Predicate_TEX_ARRAY_MSAA
/*23688*/           OPC_MoveParent,
/*23689*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23691*/           OPC_EmitInteger, MVT::i32, 15, 
/*23694*/           OPC_EmitInteger, MVT::i1, 0, 
/*23697*/           OPC_EmitInteger, MVT::i1, 0, 
/*23700*/           OPC_EmitInteger, MVT::i1, 1, 
/*23703*/           OPC_EmitInteger, MVT::i1, 0, 
/*23706*/           OPC_EmitInteger, MVT::i1, 0, 
/*23709*/           OPC_EmitInteger, MVT::i1, 0, 
/*23712*/           OPC_EmitInteger, MVT::i1, 0, 
/*23715*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5307:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23732*/         /*Scope*/ 44, /*->23777*/
/*23733*/           OPC_MoveParent,
/*23734*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23736*/           OPC_EmitInteger, MVT::i32, 15, 
/*23739*/           OPC_EmitInteger, MVT::i1, 0, 
/*23742*/           OPC_EmitInteger, MVT::i1, 0, 
/*23745*/           OPC_EmitInteger, MVT::i1, 0, 
/*23748*/           OPC_EmitInteger, MVT::i1, 0, 
/*23751*/           OPC_EmitInteger, MVT::i1, 0, 
/*23754*/           OPC_EmitInteger, MVT::i1, 0, 
/*23757*/           OPC_EmitInteger, MVT::i1, 0, 
/*23760*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 5307:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23777*/         0, /*End of Scope*/
/*23778*/       0, /*End of Scope*/
/*23779*/     /*Scope*/ 47|128,1/*175*/, /*->23956*/
/*23781*/       OPC_CheckChild0Integer, 63|128,41/*5311*/, 
/*23784*/       OPC_RecordChild1, // #0 = $mipid
/*23785*/       OPC_RecordChild2, // #1 = $rsrc
/*23786*/       OPC_MoveChild, 3,
/*23788*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23791*/       OPC_Scope, 54, /*->23847*/ // 3 children in Scope
/*23793*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*23795*/         OPC_MoveParent,
/*23796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23798*/         OPC_EmitInteger, MVT::i32, 15, 
/*23801*/         OPC_EmitInteger, MVT::i1, 0, 
/*23804*/         OPC_EmitInteger, MVT::i1, 0, 
/*23807*/         OPC_EmitInteger, MVT::i1, 1, 
/*23810*/         OPC_EmitInteger, MVT::i1, 0, 
/*23813*/         OPC_EmitInteger, MVT::i1, 0, 
/*23816*/         OPC_EmitInteger, MVT::i1, 0, 
/*23819*/         OPC_EmitInteger, MVT::i1, 0, 
/*23822*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23830*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 5311:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23847*/       /*Scope*/ 54, /*->23902*/
/*23848*/         OPC_CheckPredicate, 115, // Predicate_TEX_ARRAY_MSAA
/*23850*/         OPC_MoveParent,
/*23851*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23853*/         OPC_EmitInteger, MVT::i32, 15, 
/*23856*/         OPC_EmitInteger, MVT::i1, 0, 
/*23859*/         OPC_EmitInteger, MVT::i1, 0, 
/*23862*/         OPC_EmitInteger, MVT::i1, 1, 
/*23865*/         OPC_EmitInteger, MVT::i1, 0, 
/*23868*/         OPC_EmitInteger, MVT::i1, 0, 
/*23871*/         OPC_EmitInteger, MVT::i1, 0, 
/*23874*/         OPC_EmitInteger, MVT::i1, 0, 
/*23877*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23885*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 5311:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23902*/       /*Scope*/ 52, /*->23955*/
/*23903*/         OPC_MoveParent,
/*23904*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23906*/         OPC_EmitInteger, MVT::i32, 15, 
/*23909*/         OPC_EmitInteger, MVT::i1, 0, 
/*23912*/         OPC_EmitInteger, MVT::i1, 0, 
/*23915*/         OPC_EmitInteger, MVT::i1, 0, 
/*23918*/         OPC_EmitInteger, MVT::i1, 0, 
/*23921*/         OPC_EmitInteger, MVT::i1, 0, 
/*23924*/         OPC_EmitInteger, MVT::i1, 0, 
/*23927*/         OPC_EmitInteger, MVT::i1, 0, 
/*23930*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*23938*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 5311:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*23955*/       0, /*End of Scope*/
/*23956*/     /*Scope*/ 28, /*->23985*/
/*23957*/       OPC_CheckChild0Integer, 95|128,40/*5215*/, 
/*23960*/       OPC_RecordChild1, // #0 = $ptr
/*23961*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*23962*/       OPC_MoveChild, 2,
/*23964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23967*/       OPC_MoveParent,
/*23968*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23970*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*23973*/       OPC_EmitConvertToTarget, 1,
/*23975*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 5215:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*23985*/     /*Scope*/ 76, /*->24062*/
/*23986*/       OPC_CheckChild0Integer, 74|128,40/*5194*/, 
/*23989*/       OPC_RecordChild1, // #0 = $src0
/*23990*/       OPC_RecordChild2, // #1 = $src1
/*23991*/       OPC_RecordChild3, // #2 = $src2
/*23992*/       OPC_RecordChild4, // #3 = $resourceId
/*23993*/       OPC_MoveChild, 4,
/*23995*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23998*/       OPC_MoveParent,
/*23999*/       OPC_RecordChild5, // #4 = $samplerId
/*24000*/       OPC_MoveChild, 5,
/*24002*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24005*/       OPC_MoveParent,
/*24006*/       OPC_RecordChild6, // #5 = $textureTarget
/*24007*/       OPC_MoveChild, 6,
/*24009*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24012*/       OPC_Scope, 24, /*->24038*/ // 2 children in Scope
/*24014*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*24016*/         OPC_MoveParent,
/*24017*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24019*/         OPC_EmitConvertToTarget, 3,
/*24021*/         OPC_EmitConvertToTarget, 4,
/*24023*/         OPC_EmitConvertToTarget, 5,
/*24025*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 5194:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24038*/       /*Scope*/ 22, /*->24061*/
/*24039*/         OPC_MoveParent,
/*24040*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24042*/         OPC_EmitConvertToTarget, 3,
/*24044*/         OPC_EmitConvertToTarget, 4,
/*24046*/         OPC_EmitConvertToTarget, 5,
/*24048*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 5194:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24061*/       0, /*End of Scope*/
/*24062*/     /*Scope*/ 20, /*->24083*/
/*24063*/       OPC_CheckChild0Integer, 89|128,40/*5209*/, 
/*24066*/       OPC_RecordChild1, // #0 = $src0
/*24067*/       OPC_MoveChild, 1,
/*24069*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24072*/       OPC_MoveParent,
/*24073*/       OPC_EmitConvertToTarget, 0,
/*24075*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 5209:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*24083*/     /*Scope*/ 71|128,2/*327*/, /*->24412*/
/*24085*/       OPC_CheckChild0Integer, 42|128,40/*5162*/, 
/*24088*/       OPC_RecordChild1, // #0 = $src0
/*24089*/       OPC_Scope, 10, /*->24101*/ // 3 children in Scope
/*24091*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*24093*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 5162:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*24101*/       /*Scope*/ 10, /*->24112*/
/*24102*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24104*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 5162:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*24112*/       /*Scope*/ 41|128,2/*297*/, /*->24411*/
/*24114*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24116*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*24119*/         OPC_EmitInteger, MVT::i32, 0, 
/*24122*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24125*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*24134*/         OPC_EmitInteger, MVT::i32, 0, 
/*24137*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24140*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*24149*/         OPC_EmitInteger, MVT::i32, 0, 
/*24152*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24155*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*24164*/         OPC_EmitInteger, MVT::i1, 0, 
/*24167*/         OPC_EmitInteger, MVT::i32, 0, 
/*24170*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*24185*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24188*/         OPC_EmitInteger, MVT::i32, 0, 
/*24191*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24194*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 16,  // Results = #17
/*24203*/         OPC_EmitInteger, MVT::i32, 0, 
/*24206*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24209*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 19,  // Results = #20
/*24218*/         OPC_EmitInteger, MVT::i32, 0, 
/*24221*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24224*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 22,  // Results = #23
/*24233*/         OPC_EmitInteger, MVT::i1, 0, 
/*24236*/         OPC_EmitInteger, MVT::i32, 0, 
/*24239*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*24254*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24257*/         OPC_EmitInteger, MVT::i32, 0, 
/*24260*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24263*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 29,  // Results = #30
/*24272*/         OPC_EmitInteger, MVT::i32, 0, 
/*24275*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24278*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 32,  // Results = #33
/*24287*/         OPC_EmitInteger, MVT::i32, 0, 
/*24290*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24293*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 35,  // Results = #36
/*24302*/         OPC_EmitInteger, MVT::i1, 0, 
/*24305*/         OPC_EmitInteger, MVT::i32, 0, 
/*24308*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*24323*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24326*/         OPC_EmitInteger, MVT::i32, 0, 
/*24329*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24332*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 42,  // Results = #43
/*24341*/         OPC_EmitInteger, MVT::i32, 0, 
/*24344*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24347*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*24356*/         OPC_EmitInteger, MVT::i32, 0, 
/*24359*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24362*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*24371*/         OPC_EmitInteger, MVT::i1, 0, 
/*24374*/         OPC_EmitInteger, MVT::i32, 0, 
/*24377*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*24392*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*24395*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 5162:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*24411*/       0, /*End of Scope*/
/*24412*/     /*Scope*/ 95|128,2/*351*/, /*->24765*/
/*24414*/       OPC_CheckChild0Integer, 19|128,41/*5267*/, 
/*24417*/       OPC_RecordChild1, // #0 = $addr
/*24418*/       OPC_Scope, 68, /*->24488*/ // 5 children in Scope
/*24420*/         OPC_CheckChild1Type, MVT::i32,
/*24422*/         OPC_RecordChild2, // #1 = $rsrc
/*24423*/         OPC_RecordChild3, // #2 = $sampler
/*24424*/         OPC_RecordChild4, // #3 = $dmask
/*24425*/         OPC_RecordChild5, // #4 = $unorm
/*24426*/         OPC_RecordChild6, // #5 = $r128
/*24427*/         OPC_RecordChild7, // #6 = $da
/*24428*/         OPC_MoveChild, 8,
/*24430*/         OPC_RecordNode, // #7 = $glc
/*24431*/         OPC_MoveParent,
/*24432*/         OPC_MoveChild, 9,
/*24434*/         OPC_RecordNode, // #8 = $slc
/*24435*/         OPC_MoveParent,
/*24436*/         OPC_MoveChild, 10,
/*24438*/         OPC_RecordNode, // #9 = $tfe
/*24439*/         OPC_MoveParent,
/*24440*/         OPC_MoveChild, 11,
/*24442*/         OPC_RecordNode, // #10 = $lwe
/*24443*/         OPC_MoveParent,
/*24444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24446*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24455*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24467*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5267:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24488*/       /*Scope*/ 68, /*->24557*/
/*24489*/         OPC_CheckChild1Type, MVT::v2i32,
/*24491*/         OPC_RecordChild2, // #1 = $rsrc
/*24492*/         OPC_RecordChild3, // #2 = $sampler
/*24493*/         OPC_RecordChild4, // #3 = $dmask
/*24494*/         OPC_RecordChild5, // #4 = $unorm
/*24495*/         OPC_RecordChild6, // #5 = $r128
/*24496*/         OPC_RecordChild7, // #6 = $da
/*24497*/         OPC_MoveChild, 8,
/*24499*/         OPC_RecordNode, // #7 = $glc
/*24500*/         OPC_MoveParent,
/*24501*/         OPC_MoveChild, 9,
/*24503*/         OPC_RecordNode, // #8 = $slc
/*24504*/         OPC_MoveParent,
/*24505*/         OPC_MoveChild, 10,
/*24507*/         OPC_RecordNode, // #9 = $tfe
/*24508*/         OPC_MoveParent,
/*24509*/         OPC_MoveChild, 11,
/*24511*/         OPC_RecordNode, // #10 = $lwe
/*24512*/         OPC_MoveParent,
/*24513*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24515*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24518*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24521*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24524*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24527*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24530*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24533*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24536*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24539*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5267:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24557*/       /*Scope*/ 68, /*->24626*/
/*24558*/         OPC_CheckChild1Type, MVT::v4i32,
/*24560*/         OPC_RecordChild2, // #1 = $rsrc
/*24561*/         OPC_RecordChild3, // #2 = $sampler
/*24562*/         OPC_RecordChild4, // #3 = $dmask
/*24563*/         OPC_RecordChild5, // #4 = $unorm
/*24564*/         OPC_RecordChild6, // #5 = $r128
/*24565*/         OPC_RecordChild7, // #6 = $da
/*24566*/         OPC_MoveChild, 8,
/*24568*/         OPC_RecordNode, // #7 = $glc
/*24569*/         OPC_MoveParent,
/*24570*/         OPC_MoveChild, 9,
/*24572*/         OPC_RecordNode, // #8 = $slc
/*24573*/         OPC_MoveParent,
/*24574*/         OPC_MoveChild, 10,
/*24576*/         OPC_RecordNode, // #9 = $tfe
/*24577*/         OPC_MoveParent,
/*24578*/         OPC_MoveChild, 11,
/*24580*/         OPC_RecordNode, // #10 = $lwe
/*24581*/         OPC_MoveParent,
/*24582*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24584*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24587*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24590*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24593*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24596*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24599*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24602*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24605*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24608*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5267:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24626*/       /*Scope*/ 68, /*->24695*/
/*24627*/         OPC_CheckChild1Type, MVT::v8i32,
/*24629*/         OPC_RecordChild2, // #1 = $rsrc
/*24630*/         OPC_RecordChild3, // #2 = $sampler
/*24631*/         OPC_RecordChild4, // #3 = $dmask
/*24632*/         OPC_RecordChild5, // #4 = $unorm
/*24633*/         OPC_RecordChild6, // #5 = $r128
/*24634*/         OPC_RecordChild7, // #6 = $da
/*24635*/         OPC_MoveChild, 8,
/*24637*/         OPC_RecordNode, // #7 = $glc
/*24638*/         OPC_MoveParent,
/*24639*/         OPC_MoveChild, 9,
/*24641*/         OPC_RecordNode, // #8 = $slc
/*24642*/         OPC_MoveParent,
/*24643*/         OPC_MoveChild, 10,
/*24645*/         OPC_RecordNode, // #9 = $tfe
/*24646*/         OPC_MoveParent,
/*24647*/         OPC_MoveChild, 11,
/*24649*/         OPC_RecordNode, // #10 = $lwe
/*24650*/         OPC_MoveParent,
/*24651*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24653*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24656*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24659*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24662*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24665*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24668*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24671*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24674*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24677*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5267:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24695*/       /*Scope*/ 68, /*->24764*/
/*24696*/         OPC_CheckChild1Type, MVT::v16i32,
/*24698*/         OPC_RecordChild2, // #1 = $rsrc
/*24699*/         OPC_RecordChild3, // #2 = $sampler
/*24700*/         OPC_RecordChild4, // #3 = $dmask
/*24701*/         OPC_RecordChild5, // #4 = $unorm
/*24702*/         OPC_RecordChild6, // #5 = $r128
/*24703*/         OPC_RecordChild7, // #6 = $da
/*24704*/         OPC_MoveChild, 8,
/*24706*/         OPC_RecordNode, // #7 = $glc
/*24707*/         OPC_MoveParent,
/*24708*/         OPC_MoveChild, 9,
/*24710*/         OPC_RecordNode, // #8 = $slc
/*24711*/         OPC_MoveParent,
/*24712*/         OPC_MoveChild, 10,
/*24714*/         OPC_RecordNode, // #9 = $tfe
/*24715*/         OPC_MoveParent,
/*24716*/         OPC_MoveChild, 11,
/*24718*/         OPC_RecordNode, // #10 = $lwe
/*24719*/         OPC_MoveParent,
/*24720*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24722*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24725*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24728*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24731*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24734*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24737*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24740*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24743*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24746*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5267:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24764*/       0, /*End of Scope*/
/*24765*/     /*Scope*/ 95|128,2/*351*/, /*->25118*/
/*24767*/       OPC_CheckChild0Integer, 48|128,41/*5296*/, 
/*24770*/       OPC_RecordChild1, // #0 = $addr
/*24771*/       OPC_Scope, 68, /*->24841*/ // 5 children in Scope
/*24773*/         OPC_CheckChild1Type, MVT::i32,
/*24775*/         OPC_RecordChild2, // #1 = $rsrc
/*24776*/         OPC_RecordChild3, // #2 = $sampler
/*24777*/         OPC_RecordChild4, // #3 = $dmask
/*24778*/         OPC_RecordChild5, // #4 = $unorm
/*24779*/         OPC_RecordChild6, // #5 = $r128
/*24780*/         OPC_RecordChild7, // #6 = $da
/*24781*/         OPC_MoveChild, 8,
/*24783*/         OPC_RecordNode, // #7 = $glc
/*24784*/         OPC_MoveParent,
/*24785*/         OPC_MoveChild, 9,
/*24787*/         OPC_RecordNode, // #8 = $slc
/*24788*/         OPC_MoveParent,
/*24789*/         OPC_MoveChild, 10,
/*24791*/         OPC_RecordNode, // #9 = $tfe
/*24792*/         OPC_MoveParent,
/*24793*/         OPC_MoveChild, 11,
/*24795*/         OPC_RecordNode, // #10 = $lwe
/*24796*/         OPC_MoveParent,
/*24797*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24799*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24802*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24805*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24808*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24811*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24814*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24817*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24820*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24823*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5296:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24841*/       /*Scope*/ 68, /*->24910*/
/*24842*/         OPC_CheckChild1Type, MVT::v2i32,
/*24844*/         OPC_RecordChild2, // #1 = $rsrc
/*24845*/         OPC_RecordChild3, // #2 = $sampler
/*24846*/         OPC_RecordChild4, // #3 = $dmask
/*24847*/         OPC_RecordChild5, // #4 = $unorm
/*24848*/         OPC_RecordChild6, // #5 = $r128
/*24849*/         OPC_RecordChild7, // #6 = $da
/*24850*/         OPC_MoveChild, 8,
/*24852*/         OPC_RecordNode, // #7 = $glc
/*24853*/         OPC_MoveParent,
/*24854*/         OPC_MoveChild, 9,
/*24856*/         OPC_RecordNode, // #8 = $slc
/*24857*/         OPC_MoveParent,
/*24858*/         OPC_MoveChild, 10,
/*24860*/         OPC_RecordNode, // #9 = $tfe
/*24861*/         OPC_MoveParent,
/*24862*/         OPC_MoveChild, 11,
/*24864*/         OPC_RecordNode, // #10 = $lwe
/*24865*/         OPC_MoveParent,
/*24866*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24868*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24871*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24874*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24877*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24880*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24883*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24886*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24889*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24892*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5296:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24910*/       /*Scope*/ 68, /*->24979*/
/*24911*/         OPC_CheckChild1Type, MVT::v4i32,
/*24913*/         OPC_RecordChild2, // #1 = $rsrc
/*24914*/         OPC_RecordChild3, // #2 = $sampler
/*24915*/         OPC_RecordChild4, // #3 = $dmask
/*24916*/         OPC_RecordChild5, // #4 = $unorm
/*24917*/         OPC_RecordChild6, // #5 = $r128
/*24918*/         OPC_RecordChild7, // #6 = $da
/*24919*/         OPC_MoveChild, 8,
/*24921*/         OPC_RecordNode, // #7 = $glc
/*24922*/         OPC_MoveParent,
/*24923*/         OPC_MoveChild, 9,
/*24925*/         OPC_RecordNode, // #8 = $slc
/*24926*/         OPC_MoveParent,
/*24927*/         OPC_MoveChild, 10,
/*24929*/         OPC_RecordNode, // #9 = $tfe
/*24930*/         OPC_MoveParent,
/*24931*/         OPC_MoveChild, 11,
/*24933*/         OPC_RecordNode, // #10 = $lwe
/*24934*/         OPC_MoveParent,
/*24935*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24937*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24940*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24943*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24946*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24949*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24952*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24955*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24958*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5296:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24979*/       /*Scope*/ 68, /*->25048*/
/*24980*/         OPC_CheckChild1Type, MVT::v8i32,
/*24982*/         OPC_RecordChild2, // #1 = $rsrc
/*24983*/         OPC_RecordChild3, // #2 = $sampler
/*24984*/         OPC_RecordChild4, // #3 = $dmask
/*24985*/         OPC_RecordChild5, // #4 = $unorm
/*24986*/         OPC_RecordChild6, // #5 = $r128
/*24987*/         OPC_RecordChild7, // #6 = $da
/*24988*/         OPC_MoveChild, 8,
/*24990*/         OPC_RecordNode, // #7 = $glc
/*24991*/         OPC_MoveParent,
/*24992*/         OPC_MoveChild, 9,
/*24994*/         OPC_RecordNode, // #8 = $slc
/*24995*/         OPC_MoveParent,
/*24996*/         OPC_MoveChild, 10,
/*24998*/         OPC_RecordNode, // #9 = $tfe
/*24999*/         OPC_MoveParent,
/*25000*/         OPC_MoveChild, 11,
/*25002*/         OPC_RecordNode, // #10 = $lwe
/*25003*/         OPC_MoveParent,
/*25004*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25006*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25009*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25012*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25015*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25018*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25021*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25024*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25027*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25030*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5296:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25048*/       /*Scope*/ 68, /*->25117*/
/*25049*/         OPC_CheckChild1Type, MVT::v16i32,
/*25051*/         OPC_RecordChild2, // #1 = $rsrc
/*25052*/         OPC_RecordChild3, // #2 = $sampler
/*25053*/         OPC_RecordChild4, // #3 = $dmask
/*25054*/         OPC_RecordChild5, // #4 = $unorm
/*25055*/         OPC_RecordChild6, // #5 = $r128
/*25056*/         OPC_RecordChild7, // #6 = $da
/*25057*/         OPC_MoveChild, 8,
/*25059*/         OPC_RecordNode, // #7 = $glc
/*25060*/         OPC_MoveParent,
/*25061*/         OPC_MoveChild, 9,
/*25063*/         OPC_RecordNode, // #8 = $slc
/*25064*/         OPC_MoveParent,
/*25065*/         OPC_MoveChild, 10,
/*25067*/         OPC_RecordNode, // #9 = $tfe
/*25068*/         OPC_MoveParent,
/*25069*/         OPC_MoveChild, 11,
/*25071*/         OPC_RecordNode, // #10 = $lwe
/*25072*/         OPC_MoveParent,
/*25073*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25075*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25078*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25081*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25084*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25087*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25090*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25093*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25096*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25099*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5296:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25117*/       0, /*End of Scope*/
/*25118*/     /*Scope*/ 95|128,2/*351*/, /*->25471*/
/*25120*/       OPC_CheckChild0Integer, 50|128,41/*5298*/, 
/*25123*/       OPC_RecordChild1, // #0 = $addr
/*25124*/       OPC_Scope, 68, /*->25194*/ // 5 children in Scope
/*25126*/         OPC_CheckChild1Type, MVT::i32,
/*25128*/         OPC_RecordChild2, // #1 = $rsrc
/*25129*/         OPC_RecordChild3, // #2 = $sampler
/*25130*/         OPC_RecordChild4, // #3 = $dmask
/*25131*/         OPC_RecordChild5, // #4 = $unorm
/*25132*/         OPC_RecordChild6, // #5 = $r128
/*25133*/         OPC_RecordChild7, // #6 = $da
/*25134*/         OPC_MoveChild, 8,
/*25136*/         OPC_RecordNode, // #7 = $glc
/*25137*/         OPC_MoveParent,
/*25138*/         OPC_MoveChild, 9,
/*25140*/         OPC_RecordNode, // #8 = $slc
/*25141*/         OPC_MoveParent,
/*25142*/         OPC_MoveChild, 10,
/*25144*/         OPC_RecordNode, // #9 = $tfe
/*25145*/         OPC_MoveParent,
/*25146*/         OPC_MoveChild, 11,
/*25148*/         OPC_RecordNode, // #10 = $lwe
/*25149*/         OPC_MoveParent,
/*25150*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25152*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25155*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25158*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25161*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25164*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25167*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25170*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25173*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25176*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5298:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25194*/       /*Scope*/ 68, /*->25263*/
/*25195*/         OPC_CheckChild1Type, MVT::v2i32,
/*25197*/         OPC_RecordChild2, // #1 = $rsrc
/*25198*/         OPC_RecordChild3, // #2 = $sampler
/*25199*/         OPC_RecordChild4, // #3 = $dmask
/*25200*/         OPC_RecordChild5, // #4 = $unorm
/*25201*/         OPC_RecordChild6, // #5 = $r128
/*25202*/         OPC_RecordChild7, // #6 = $da
/*25203*/         OPC_MoveChild, 8,
/*25205*/         OPC_RecordNode, // #7 = $glc
/*25206*/         OPC_MoveParent,
/*25207*/         OPC_MoveChild, 9,
/*25209*/         OPC_RecordNode, // #8 = $slc
/*25210*/         OPC_MoveParent,
/*25211*/         OPC_MoveChild, 10,
/*25213*/         OPC_RecordNode, // #9 = $tfe
/*25214*/         OPC_MoveParent,
/*25215*/         OPC_MoveChild, 11,
/*25217*/         OPC_RecordNode, // #10 = $lwe
/*25218*/         OPC_MoveParent,
/*25219*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25221*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25224*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25227*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25230*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25233*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25236*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25239*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25242*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25245*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5298:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25263*/       /*Scope*/ 68, /*->25332*/
/*25264*/         OPC_CheckChild1Type, MVT::v4i32,
/*25266*/         OPC_RecordChild2, // #1 = $rsrc
/*25267*/         OPC_RecordChild3, // #2 = $sampler
/*25268*/         OPC_RecordChild4, // #3 = $dmask
/*25269*/         OPC_RecordChild5, // #4 = $unorm
/*25270*/         OPC_RecordChild6, // #5 = $r128
/*25271*/         OPC_RecordChild7, // #6 = $da
/*25272*/         OPC_MoveChild, 8,
/*25274*/         OPC_RecordNode, // #7 = $glc
/*25275*/         OPC_MoveParent,
/*25276*/         OPC_MoveChild, 9,
/*25278*/         OPC_RecordNode, // #8 = $slc
/*25279*/         OPC_MoveParent,
/*25280*/         OPC_MoveChild, 10,
/*25282*/         OPC_RecordNode, // #9 = $tfe
/*25283*/         OPC_MoveParent,
/*25284*/         OPC_MoveChild, 11,
/*25286*/         OPC_RecordNode, // #10 = $lwe
/*25287*/         OPC_MoveParent,
/*25288*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25290*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25293*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25296*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25299*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25302*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25305*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25308*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25311*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25314*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5298:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25332*/       /*Scope*/ 68, /*->25401*/
/*25333*/         OPC_CheckChild1Type, MVT::v8i32,
/*25335*/         OPC_RecordChild2, // #1 = $rsrc
/*25336*/         OPC_RecordChild3, // #2 = $sampler
/*25337*/         OPC_RecordChild4, // #3 = $dmask
/*25338*/         OPC_RecordChild5, // #4 = $unorm
/*25339*/         OPC_RecordChild6, // #5 = $r128
/*25340*/         OPC_RecordChild7, // #6 = $da
/*25341*/         OPC_MoveChild, 8,
/*25343*/         OPC_RecordNode, // #7 = $glc
/*25344*/         OPC_MoveParent,
/*25345*/         OPC_MoveChild, 9,
/*25347*/         OPC_RecordNode, // #8 = $slc
/*25348*/         OPC_MoveParent,
/*25349*/         OPC_MoveChild, 10,
/*25351*/         OPC_RecordNode, // #9 = $tfe
/*25352*/         OPC_MoveParent,
/*25353*/         OPC_MoveChild, 11,
/*25355*/         OPC_RecordNode, // #10 = $lwe
/*25356*/         OPC_MoveParent,
/*25357*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25359*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25362*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25365*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25368*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25371*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25374*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25377*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25380*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25383*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5298:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25401*/       /*Scope*/ 68, /*->25470*/
/*25402*/         OPC_CheckChild1Type, MVT::v16i32,
/*25404*/         OPC_RecordChild2, // #1 = $rsrc
/*25405*/         OPC_RecordChild3, // #2 = $sampler
/*25406*/         OPC_RecordChild4, // #3 = $dmask
/*25407*/         OPC_RecordChild5, // #4 = $unorm
/*25408*/         OPC_RecordChild6, // #5 = $r128
/*25409*/         OPC_RecordChild7, // #6 = $da
/*25410*/         OPC_MoveChild, 8,
/*25412*/         OPC_RecordNode, // #7 = $glc
/*25413*/         OPC_MoveParent,
/*25414*/         OPC_MoveChild, 9,
/*25416*/         OPC_RecordNode, // #8 = $slc
/*25417*/         OPC_MoveParent,
/*25418*/         OPC_MoveChild, 10,
/*25420*/         OPC_RecordNode, // #9 = $tfe
/*25421*/         OPC_MoveParent,
/*25422*/         OPC_MoveChild, 11,
/*25424*/         OPC_RecordNode, // #10 = $lwe
/*25425*/         OPC_MoveParent,
/*25426*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25428*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25431*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25434*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25437*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25440*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25443*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25446*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25449*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25452*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5298:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25470*/       0, /*End of Scope*/
/*25471*/     /*Scope*/ 95|128,2/*351*/, /*->25824*/
/*25473*/       OPC_CheckChild0Integer, 51|128,41/*5299*/, 
/*25476*/       OPC_RecordChild1, // #0 = $addr
/*25477*/       OPC_Scope, 68, /*->25547*/ // 5 children in Scope
/*25479*/         OPC_CheckChild1Type, MVT::i32,
/*25481*/         OPC_RecordChild2, // #1 = $rsrc
/*25482*/         OPC_RecordChild3, // #2 = $sampler
/*25483*/         OPC_RecordChild4, // #3 = $dmask
/*25484*/         OPC_RecordChild5, // #4 = $unorm
/*25485*/         OPC_RecordChild6, // #5 = $r128
/*25486*/         OPC_RecordChild7, // #6 = $da
/*25487*/         OPC_MoveChild, 8,
/*25489*/         OPC_RecordNode, // #7 = $glc
/*25490*/         OPC_MoveParent,
/*25491*/         OPC_MoveChild, 9,
/*25493*/         OPC_RecordNode, // #8 = $slc
/*25494*/         OPC_MoveParent,
/*25495*/         OPC_MoveChild, 10,
/*25497*/         OPC_RecordNode, // #9 = $tfe
/*25498*/         OPC_MoveParent,
/*25499*/         OPC_MoveChild, 11,
/*25501*/         OPC_RecordNode, // #10 = $lwe
/*25502*/         OPC_MoveParent,
/*25503*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25505*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25508*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25511*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25514*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25517*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25520*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25523*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25526*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5299:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25547*/       /*Scope*/ 68, /*->25616*/
/*25548*/         OPC_CheckChild1Type, MVT::v2i32,
/*25550*/         OPC_RecordChild2, // #1 = $rsrc
/*25551*/         OPC_RecordChild3, // #2 = $sampler
/*25552*/         OPC_RecordChild4, // #3 = $dmask
/*25553*/         OPC_RecordChild5, // #4 = $unorm
/*25554*/         OPC_RecordChild6, // #5 = $r128
/*25555*/         OPC_RecordChild7, // #6 = $da
/*25556*/         OPC_MoveChild, 8,
/*25558*/         OPC_RecordNode, // #7 = $glc
/*25559*/         OPC_MoveParent,
/*25560*/         OPC_MoveChild, 9,
/*25562*/         OPC_RecordNode, // #8 = $slc
/*25563*/         OPC_MoveParent,
/*25564*/         OPC_MoveChild, 10,
/*25566*/         OPC_RecordNode, // #9 = $tfe
/*25567*/         OPC_MoveParent,
/*25568*/         OPC_MoveChild, 11,
/*25570*/         OPC_RecordNode, // #10 = $lwe
/*25571*/         OPC_MoveParent,
/*25572*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25574*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25577*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25580*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25583*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25586*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25589*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25592*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25595*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25598*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5299:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25616*/       /*Scope*/ 68, /*->25685*/
/*25617*/         OPC_CheckChild1Type, MVT::v4i32,
/*25619*/         OPC_RecordChild2, // #1 = $rsrc
/*25620*/         OPC_RecordChild3, // #2 = $sampler
/*25621*/         OPC_RecordChild4, // #3 = $dmask
/*25622*/         OPC_RecordChild5, // #4 = $unorm
/*25623*/         OPC_RecordChild6, // #5 = $r128
/*25624*/         OPC_RecordChild7, // #6 = $da
/*25625*/         OPC_MoveChild, 8,
/*25627*/         OPC_RecordNode, // #7 = $glc
/*25628*/         OPC_MoveParent,
/*25629*/         OPC_MoveChild, 9,
/*25631*/         OPC_RecordNode, // #8 = $slc
/*25632*/         OPC_MoveParent,
/*25633*/         OPC_MoveChild, 10,
/*25635*/         OPC_RecordNode, // #9 = $tfe
/*25636*/         OPC_MoveParent,
/*25637*/         OPC_MoveChild, 11,
/*25639*/         OPC_RecordNode, // #10 = $lwe
/*25640*/         OPC_MoveParent,
/*25641*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25643*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25646*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25649*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25652*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25655*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25658*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25661*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25664*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25667*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5299:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25685*/       /*Scope*/ 68, /*->25754*/
/*25686*/         OPC_CheckChild1Type, MVT::v8i32,
/*25688*/         OPC_RecordChild2, // #1 = $rsrc
/*25689*/         OPC_RecordChild3, // #2 = $sampler
/*25690*/         OPC_RecordChild4, // #3 = $dmask
/*25691*/         OPC_RecordChild5, // #4 = $unorm
/*25692*/         OPC_RecordChild6, // #5 = $r128
/*25693*/         OPC_RecordChild7, // #6 = $da
/*25694*/         OPC_MoveChild, 8,
/*25696*/         OPC_RecordNode, // #7 = $glc
/*25697*/         OPC_MoveParent,
/*25698*/         OPC_MoveChild, 9,
/*25700*/         OPC_RecordNode, // #8 = $slc
/*25701*/         OPC_MoveParent,
/*25702*/         OPC_MoveChild, 10,
/*25704*/         OPC_RecordNode, // #9 = $tfe
/*25705*/         OPC_MoveParent,
/*25706*/         OPC_MoveChild, 11,
/*25708*/         OPC_RecordNode, // #10 = $lwe
/*25709*/         OPC_MoveParent,
/*25710*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25712*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25715*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25718*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25721*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25724*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25727*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25730*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25733*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25736*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5299:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25754*/       /*Scope*/ 68, /*->25823*/
/*25755*/         OPC_CheckChild1Type, MVT::v16i32,
/*25757*/         OPC_RecordChild2, // #1 = $rsrc
/*25758*/         OPC_RecordChild3, // #2 = $sampler
/*25759*/         OPC_RecordChild4, // #3 = $dmask
/*25760*/         OPC_RecordChild5, // #4 = $unorm
/*25761*/         OPC_RecordChild6, // #5 = $r128
/*25762*/         OPC_RecordChild7, // #6 = $da
/*25763*/         OPC_MoveChild, 8,
/*25765*/         OPC_RecordNode, // #7 = $glc
/*25766*/         OPC_MoveParent,
/*25767*/         OPC_MoveChild, 9,
/*25769*/         OPC_RecordNode, // #8 = $slc
/*25770*/         OPC_MoveParent,
/*25771*/         OPC_MoveChild, 10,
/*25773*/         OPC_RecordNode, // #9 = $tfe
/*25774*/         OPC_MoveParent,
/*25775*/         OPC_MoveChild, 11,
/*25777*/         OPC_RecordNode, // #10 = $lwe
/*25778*/         OPC_MoveParent,
/*25779*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25781*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25784*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25787*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25790*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25793*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25796*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25799*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25802*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25805*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5299:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25823*/       0, /*End of Scope*/
/*25824*/     /*Scope*/ 95|128,2/*351*/, /*->26177*/
/*25826*/       OPC_CheckChild0Integer, 54|128,41/*5302*/, 
/*25829*/       OPC_RecordChild1, // #0 = $addr
/*25830*/       OPC_Scope, 68, /*->25900*/ // 5 children in Scope
/*25832*/         OPC_CheckChild1Type, MVT::i32,
/*25834*/         OPC_RecordChild2, // #1 = $rsrc
/*25835*/         OPC_RecordChild3, // #2 = $sampler
/*25836*/         OPC_RecordChild4, // #3 = $dmask
/*25837*/         OPC_RecordChild5, // #4 = $unorm
/*25838*/         OPC_RecordChild6, // #5 = $r128
/*25839*/         OPC_RecordChild7, // #6 = $da
/*25840*/         OPC_MoveChild, 8,
/*25842*/         OPC_RecordNode, // #7 = $glc
/*25843*/         OPC_MoveParent,
/*25844*/         OPC_MoveChild, 9,
/*25846*/         OPC_RecordNode, // #8 = $slc
/*25847*/         OPC_MoveParent,
/*25848*/         OPC_MoveChild, 10,
/*25850*/         OPC_RecordNode, // #9 = $tfe
/*25851*/         OPC_MoveParent,
/*25852*/         OPC_MoveChild, 11,
/*25854*/         OPC_RecordNode, // #10 = $lwe
/*25855*/         OPC_MoveParent,
/*25856*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25858*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25861*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25864*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25867*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25870*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25873*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25876*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25879*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25882*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5302:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25900*/       /*Scope*/ 68, /*->25969*/
/*25901*/         OPC_CheckChild1Type, MVT::v2i32,
/*25903*/         OPC_RecordChild2, // #1 = $rsrc
/*25904*/         OPC_RecordChild3, // #2 = $sampler
/*25905*/         OPC_RecordChild4, // #3 = $dmask
/*25906*/         OPC_RecordChild5, // #4 = $unorm
/*25907*/         OPC_RecordChild6, // #5 = $r128
/*25908*/         OPC_RecordChild7, // #6 = $da
/*25909*/         OPC_MoveChild, 8,
/*25911*/         OPC_RecordNode, // #7 = $glc
/*25912*/         OPC_MoveParent,
/*25913*/         OPC_MoveChild, 9,
/*25915*/         OPC_RecordNode, // #8 = $slc
/*25916*/         OPC_MoveParent,
/*25917*/         OPC_MoveChild, 10,
/*25919*/         OPC_RecordNode, // #9 = $tfe
/*25920*/         OPC_MoveParent,
/*25921*/         OPC_MoveChild, 11,
/*25923*/         OPC_RecordNode, // #10 = $lwe
/*25924*/         OPC_MoveParent,
/*25925*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25927*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25930*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25933*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25936*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25939*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25942*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25945*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25948*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25951*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5302:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25969*/       /*Scope*/ 68, /*->26038*/
/*25970*/         OPC_CheckChild1Type, MVT::v4i32,
/*25972*/         OPC_RecordChild2, // #1 = $rsrc
/*25973*/         OPC_RecordChild3, // #2 = $sampler
/*25974*/         OPC_RecordChild4, // #3 = $dmask
/*25975*/         OPC_RecordChild5, // #4 = $unorm
/*25976*/         OPC_RecordChild6, // #5 = $r128
/*25977*/         OPC_RecordChild7, // #6 = $da
/*25978*/         OPC_MoveChild, 8,
/*25980*/         OPC_RecordNode, // #7 = $glc
/*25981*/         OPC_MoveParent,
/*25982*/         OPC_MoveChild, 9,
/*25984*/         OPC_RecordNode, // #8 = $slc
/*25985*/         OPC_MoveParent,
/*25986*/         OPC_MoveChild, 10,
/*25988*/         OPC_RecordNode, // #9 = $tfe
/*25989*/         OPC_MoveParent,
/*25990*/         OPC_MoveChild, 11,
/*25992*/         OPC_RecordNode, // #10 = $lwe
/*25993*/         OPC_MoveParent,
/*25994*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25996*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25999*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26002*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26005*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26008*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26011*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26014*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26017*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26020*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5302:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26038*/       /*Scope*/ 68, /*->26107*/
/*26039*/         OPC_CheckChild1Type, MVT::v8i32,
/*26041*/         OPC_RecordChild2, // #1 = $rsrc
/*26042*/         OPC_RecordChild3, // #2 = $sampler
/*26043*/         OPC_RecordChild4, // #3 = $dmask
/*26044*/         OPC_RecordChild5, // #4 = $unorm
/*26045*/         OPC_RecordChild6, // #5 = $r128
/*26046*/         OPC_RecordChild7, // #6 = $da
/*26047*/         OPC_MoveChild, 8,
/*26049*/         OPC_RecordNode, // #7 = $glc
/*26050*/         OPC_MoveParent,
/*26051*/         OPC_MoveChild, 9,
/*26053*/         OPC_RecordNode, // #8 = $slc
/*26054*/         OPC_MoveParent,
/*26055*/         OPC_MoveChild, 10,
/*26057*/         OPC_RecordNode, // #9 = $tfe
/*26058*/         OPC_MoveParent,
/*26059*/         OPC_MoveChild, 11,
/*26061*/         OPC_RecordNode, // #10 = $lwe
/*26062*/         OPC_MoveParent,
/*26063*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26065*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26068*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26071*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26074*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26077*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26080*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26083*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26086*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26089*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5302:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26107*/       /*Scope*/ 68, /*->26176*/
/*26108*/         OPC_CheckChild1Type, MVT::v16i32,
/*26110*/         OPC_RecordChild2, // #1 = $rsrc
/*26111*/         OPC_RecordChild3, // #2 = $sampler
/*26112*/         OPC_RecordChild4, // #3 = $dmask
/*26113*/         OPC_RecordChild5, // #4 = $unorm
/*26114*/         OPC_RecordChild6, // #5 = $r128
/*26115*/         OPC_RecordChild7, // #6 = $da
/*26116*/         OPC_MoveChild, 8,
/*26118*/         OPC_RecordNode, // #7 = $glc
/*26119*/         OPC_MoveParent,
/*26120*/         OPC_MoveChild, 9,
/*26122*/         OPC_RecordNode, // #8 = $slc
/*26123*/         OPC_MoveParent,
/*26124*/         OPC_MoveChild, 10,
/*26126*/         OPC_RecordNode, // #9 = $tfe
/*26127*/         OPC_MoveParent,
/*26128*/         OPC_MoveChild, 11,
/*26130*/         OPC_RecordNode, // #10 = $lwe
/*26131*/         OPC_MoveParent,
/*26132*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26134*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26137*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26140*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26143*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26146*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26149*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26152*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26155*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26158*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5302:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26176*/       0, /*End of Scope*/
/*26177*/     /*Scope*/ 95|128,2/*351*/, /*->26530*/
/*26179*/       OPC_CheckChild0Integer, 20|128,41/*5268*/, 
/*26182*/       OPC_RecordChild1, // #0 = $addr
/*26183*/       OPC_Scope, 68, /*->26253*/ // 5 children in Scope
/*26185*/         OPC_CheckChild1Type, MVT::i32,
/*26187*/         OPC_RecordChild2, // #1 = $rsrc
/*26188*/         OPC_RecordChild3, // #2 = $sampler
/*26189*/         OPC_RecordChild4, // #3 = $dmask
/*26190*/         OPC_RecordChild5, // #4 = $unorm
/*26191*/         OPC_RecordChild6, // #5 = $r128
/*26192*/         OPC_RecordChild7, // #6 = $da
/*26193*/         OPC_MoveChild, 8,
/*26195*/         OPC_RecordNode, // #7 = $glc
/*26196*/         OPC_MoveParent,
/*26197*/         OPC_MoveChild, 9,
/*26199*/         OPC_RecordNode, // #8 = $slc
/*26200*/         OPC_MoveParent,
/*26201*/         OPC_MoveChild, 10,
/*26203*/         OPC_RecordNode, // #9 = $tfe
/*26204*/         OPC_MoveParent,
/*26205*/         OPC_MoveChild, 11,
/*26207*/         OPC_RecordNode, // #10 = $lwe
/*26208*/         OPC_MoveParent,
/*26209*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26211*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26214*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26217*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26220*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26223*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26226*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26229*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26232*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26235*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5268:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26253*/       /*Scope*/ 68, /*->26322*/
/*26254*/         OPC_CheckChild1Type, MVT::v2i32,
/*26256*/         OPC_RecordChild2, // #1 = $rsrc
/*26257*/         OPC_RecordChild3, // #2 = $sampler
/*26258*/         OPC_RecordChild4, // #3 = $dmask
/*26259*/         OPC_RecordChild5, // #4 = $unorm
/*26260*/         OPC_RecordChild6, // #5 = $r128
/*26261*/         OPC_RecordChild7, // #6 = $da
/*26262*/         OPC_MoveChild, 8,
/*26264*/         OPC_RecordNode, // #7 = $glc
/*26265*/         OPC_MoveParent,
/*26266*/         OPC_MoveChild, 9,
/*26268*/         OPC_RecordNode, // #8 = $slc
/*26269*/         OPC_MoveParent,
/*26270*/         OPC_MoveChild, 10,
/*26272*/         OPC_RecordNode, // #9 = $tfe
/*26273*/         OPC_MoveParent,
/*26274*/         OPC_MoveChild, 11,
/*26276*/         OPC_RecordNode, // #10 = $lwe
/*26277*/         OPC_MoveParent,
/*26278*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26280*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26283*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26286*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26289*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26292*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26295*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26298*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26301*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26304*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5268:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26322*/       /*Scope*/ 68, /*->26391*/
/*26323*/         OPC_CheckChild1Type, MVT::v4i32,
/*26325*/         OPC_RecordChild2, // #1 = $rsrc
/*26326*/         OPC_RecordChild3, // #2 = $sampler
/*26327*/         OPC_RecordChild4, // #3 = $dmask
/*26328*/         OPC_RecordChild5, // #4 = $unorm
/*26329*/         OPC_RecordChild6, // #5 = $r128
/*26330*/         OPC_RecordChild7, // #6 = $da
/*26331*/         OPC_MoveChild, 8,
/*26333*/         OPC_RecordNode, // #7 = $glc
/*26334*/         OPC_MoveParent,
/*26335*/         OPC_MoveChild, 9,
/*26337*/         OPC_RecordNode, // #8 = $slc
/*26338*/         OPC_MoveParent,
/*26339*/         OPC_MoveChild, 10,
/*26341*/         OPC_RecordNode, // #9 = $tfe
/*26342*/         OPC_MoveParent,
/*26343*/         OPC_MoveChild, 11,
/*26345*/         OPC_RecordNode, // #10 = $lwe
/*26346*/         OPC_MoveParent,
/*26347*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26349*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26352*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26355*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26358*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26361*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26364*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26367*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26370*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26373*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5268:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26391*/       /*Scope*/ 68, /*->26460*/
/*26392*/         OPC_CheckChild1Type, MVT::v8i32,
/*26394*/         OPC_RecordChild2, // #1 = $rsrc
/*26395*/         OPC_RecordChild3, // #2 = $sampler
/*26396*/         OPC_RecordChild4, // #3 = $dmask
/*26397*/         OPC_RecordChild5, // #4 = $unorm
/*26398*/         OPC_RecordChild6, // #5 = $r128
/*26399*/         OPC_RecordChild7, // #6 = $da
/*26400*/         OPC_MoveChild, 8,
/*26402*/         OPC_RecordNode, // #7 = $glc
/*26403*/         OPC_MoveParent,
/*26404*/         OPC_MoveChild, 9,
/*26406*/         OPC_RecordNode, // #8 = $slc
/*26407*/         OPC_MoveParent,
/*26408*/         OPC_MoveChild, 10,
/*26410*/         OPC_RecordNode, // #9 = $tfe
/*26411*/         OPC_MoveParent,
/*26412*/         OPC_MoveChild, 11,
/*26414*/         OPC_RecordNode, // #10 = $lwe
/*26415*/         OPC_MoveParent,
/*26416*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26418*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26421*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26424*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26427*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26430*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26433*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26436*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26439*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26442*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5268:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26460*/       /*Scope*/ 68, /*->26529*/
/*26461*/         OPC_CheckChild1Type, MVT::v16i32,
/*26463*/         OPC_RecordChild2, // #1 = $rsrc
/*26464*/         OPC_RecordChild3, // #2 = $sampler
/*26465*/         OPC_RecordChild4, // #3 = $dmask
/*26466*/         OPC_RecordChild5, // #4 = $unorm
/*26467*/         OPC_RecordChild6, // #5 = $r128
/*26468*/         OPC_RecordChild7, // #6 = $da
/*26469*/         OPC_MoveChild, 8,
/*26471*/         OPC_RecordNode, // #7 = $glc
/*26472*/         OPC_MoveParent,
/*26473*/         OPC_MoveChild, 9,
/*26475*/         OPC_RecordNode, // #8 = $slc
/*26476*/         OPC_MoveParent,
/*26477*/         OPC_MoveChild, 10,
/*26479*/         OPC_RecordNode, // #9 = $tfe
/*26480*/         OPC_MoveParent,
/*26481*/         OPC_MoveChild, 11,
/*26483*/         OPC_RecordNode, // #10 = $lwe
/*26484*/         OPC_MoveParent,
/*26485*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26487*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26490*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26493*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26496*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26499*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26502*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26505*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26508*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26511*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5268:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26529*/       0, /*End of Scope*/
/*26530*/     /*Scope*/ 95|128,2/*351*/, /*->26883*/
/*26532*/       OPC_CheckChild0Integer, 21|128,41/*5269*/, 
/*26535*/       OPC_RecordChild1, // #0 = $addr
/*26536*/       OPC_Scope, 68, /*->26606*/ // 5 children in Scope
/*26538*/         OPC_CheckChild1Type, MVT::i32,
/*26540*/         OPC_RecordChild2, // #1 = $rsrc
/*26541*/         OPC_RecordChild3, // #2 = $sampler
/*26542*/         OPC_RecordChild4, // #3 = $dmask
/*26543*/         OPC_RecordChild5, // #4 = $unorm
/*26544*/         OPC_RecordChild6, // #5 = $r128
/*26545*/         OPC_RecordChild7, // #6 = $da
/*26546*/         OPC_MoveChild, 8,
/*26548*/         OPC_RecordNode, // #7 = $glc
/*26549*/         OPC_MoveParent,
/*26550*/         OPC_MoveChild, 9,
/*26552*/         OPC_RecordNode, // #8 = $slc
/*26553*/         OPC_MoveParent,
/*26554*/         OPC_MoveChild, 10,
/*26556*/         OPC_RecordNode, // #9 = $tfe
/*26557*/         OPC_MoveParent,
/*26558*/         OPC_MoveChild, 11,
/*26560*/         OPC_RecordNode, // #10 = $lwe
/*26561*/         OPC_MoveParent,
/*26562*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26564*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26567*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26570*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26573*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26576*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26579*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26582*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26585*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26588*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5269:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26606*/       /*Scope*/ 68, /*->26675*/
/*26607*/         OPC_CheckChild1Type, MVT::v2i32,
/*26609*/         OPC_RecordChild2, // #1 = $rsrc
/*26610*/         OPC_RecordChild3, // #2 = $sampler
/*26611*/         OPC_RecordChild4, // #3 = $dmask
/*26612*/         OPC_RecordChild5, // #4 = $unorm
/*26613*/         OPC_RecordChild6, // #5 = $r128
/*26614*/         OPC_RecordChild7, // #6 = $da
/*26615*/         OPC_MoveChild, 8,
/*26617*/         OPC_RecordNode, // #7 = $glc
/*26618*/         OPC_MoveParent,
/*26619*/         OPC_MoveChild, 9,
/*26621*/         OPC_RecordNode, // #8 = $slc
/*26622*/         OPC_MoveParent,
/*26623*/         OPC_MoveChild, 10,
/*26625*/         OPC_RecordNode, // #9 = $tfe
/*26626*/         OPC_MoveParent,
/*26627*/         OPC_MoveChild, 11,
/*26629*/         OPC_RecordNode, // #10 = $lwe
/*26630*/         OPC_MoveParent,
/*26631*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26633*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26636*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26639*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26642*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26645*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26648*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26651*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26654*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26657*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5269:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26675*/       /*Scope*/ 68, /*->26744*/
/*26676*/         OPC_CheckChild1Type, MVT::v4i32,
/*26678*/         OPC_RecordChild2, // #1 = $rsrc
/*26679*/         OPC_RecordChild3, // #2 = $sampler
/*26680*/         OPC_RecordChild4, // #3 = $dmask
/*26681*/         OPC_RecordChild5, // #4 = $unorm
/*26682*/         OPC_RecordChild6, // #5 = $r128
/*26683*/         OPC_RecordChild7, // #6 = $da
/*26684*/         OPC_MoveChild, 8,
/*26686*/         OPC_RecordNode, // #7 = $glc
/*26687*/         OPC_MoveParent,
/*26688*/         OPC_MoveChild, 9,
/*26690*/         OPC_RecordNode, // #8 = $slc
/*26691*/         OPC_MoveParent,
/*26692*/         OPC_MoveChild, 10,
/*26694*/         OPC_RecordNode, // #9 = $tfe
/*26695*/         OPC_MoveParent,
/*26696*/         OPC_MoveChild, 11,
/*26698*/         OPC_RecordNode, // #10 = $lwe
/*26699*/         OPC_MoveParent,
/*26700*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26702*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26705*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26708*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26711*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26714*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26717*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26720*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26723*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5269:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26744*/       /*Scope*/ 68, /*->26813*/
/*26745*/         OPC_CheckChild1Type, MVT::v8i32,
/*26747*/         OPC_RecordChild2, // #1 = $rsrc
/*26748*/         OPC_RecordChild3, // #2 = $sampler
/*26749*/         OPC_RecordChild4, // #3 = $dmask
/*26750*/         OPC_RecordChild5, // #4 = $unorm
/*26751*/         OPC_RecordChild6, // #5 = $r128
/*26752*/         OPC_RecordChild7, // #6 = $da
/*26753*/         OPC_MoveChild, 8,
/*26755*/         OPC_RecordNode, // #7 = $glc
/*26756*/         OPC_MoveParent,
/*26757*/         OPC_MoveChild, 9,
/*26759*/         OPC_RecordNode, // #8 = $slc
/*26760*/         OPC_MoveParent,
/*26761*/         OPC_MoveChild, 10,
/*26763*/         OPC_RecordNode, // #9 = $tfe
/*26764*/         OPC_MoveParent,
/*26765*/         OPC_MoveChild, 11,
/*26767*/         OPC_RecordNode, // #10 = $lwe
/*26768*/         OPC_MoveParent,
/*26769*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26771*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26774*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26777*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26780*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26783*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26786*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26789*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26792*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26795*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5269:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26813*/       /*Scope*/ 68, /*->26882*/
/*26814*/         OPC_CheckChild1Type, MVT::v16i32,
/*26816*/         OPC_RecordChild2, // #1 = $rsrc
/*26817*/         OPC_RecordChild3, // #2 = $sampler
/*26818*/         OPC_RecordChild4, // #3 = $dmask
/*26819*/         OPC_RecordChild5, // #4 = $unorm
/*26820*/         OPC_RecordChild6, // #5 = $r128
/*26821*/         OPC_RecordChild7, // #6 = $da
/*26822*/         OPC_MoveChild, 8,
/*26824*/         OPC_RecordNode, // #7 = $glc
/*26825*/         OPC_MoveParent,
/*26826*/         OPC_MoveChild, 9,
/*26828*/         OPC_RecordNode, // #8 = $slc
/*26829*/         OPC_MoveParent,
/*26830*/         OPC_MoveChild, 10,
/*26832*/         OPC_RecordNode, // #9 = $tfe
/*26833*/         OPC_MoveParent,
/*26834*/         OPC_MoveChild, 11,
/*26836*/         OPC_RecordNode, // #10 = $lwe
/*26837*/         OPC_MoveParent,
/*26838*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26840*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26843*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26846*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26849*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26852*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26855*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26858*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26861*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26864*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5269:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26882*/       0, /*End of Scope*/
/*26883*/     /*Scope*/ 95|128,2/*351*/, /*->27236*/
/*26885*/       OPC_CheckChild0Integer, 56|128,41/*5304*/, 
/*26888*/       OPC_RecordChild1, // #0 = $addr
/*26889*/       OPC_Scope, 68, /*->26959*/ // 5 children in Scope
/*26891*/         OPC_CheckChild1Type, MVT::i32,
/*26893*/         OPC_RecordChild2, // #1 = $rsrc
/*26894*/         OPC_RecordChild3, // #2 = $sampler
/*26895*/         OPC_RecordChild4, // #3 = $dmask
/*26896*/         OPC_RecordChild5, // #4 = $unorm
/*26897*/         OPC_RecordChild6, // #5 = $r128
/*26898*/         OPC_RecordChild7, // #6 = $da
/*26899*/         OPC_MoveChild, 8,
/*26901*/         OPC_RecordNode, // #7 = $glc
/*26902*/         OPC_MoveParent,
/*26903*/         OPC_MoveChild, 9,
/*26905*/         OPC_RecordNode, // #8 = $slc
/*26906*/         OPC_MoveParent,
/*26907*/         OPC_MoveChild, 10,
/*26909*/         OPC_RecordNode, // #9 = $tfe
/*26910*/         OPC_MoveParent,
/*26911*/         OPC_MoveChild, 11,
/*26913*/         OPC_RecordNode, // #10 = $lwe
/*26914*/         OPC_MoveParent,
/*26915*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26917*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26920*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26923*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26926*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26929*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26932*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26935*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26938*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26941*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5304:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26959*/       /*Scope*/ 68, /*->27028*/
/*26960*/         OPC_CheckChild1Type, MVT::v2i32,
/*26962*/         OPC_RecordChild2, // #1 = $rsrc
/*26963*/         OPC_RecordChild3, // #2 = $sampler
/*26964*/         OPC_RecordChild4, // #3 = $dmask
/*26965*/         OPC_RecordChild5, // #4 = $unorm
/*26966*/         OPC_RecordChild6, // #5 = $r128
/*26967*/         OPC_RecordChild7, // #6 = $da
/*26968*/         OPC_MoveChild, 8,
/*26970*/         OPC_RecordNode, // #7 = $glc
/*26971*/         OPC_MoveParent,
/*26972*/         OPC_MoveChild, 9,
/*26974*/         OPC_RecordNode, // #8 = $slc
/*26975*/         OPC_MoveParent,
/*26976*/         OPC_MoveChild, 10,
/*26978*/         OPC_RecordNode, // #9 = $tfe
/*26979*/         OPC_MoveParent,
/*26980*/         OPC_MoveChild, 11,
/*26982*/         OPC_RecordNode, // #10 = $lwe
/*26983*/         OPC_MoveParent,
/*26984*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26986*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26989*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26992*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26995*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26998*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27001*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27004*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27007*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27010*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5304:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27028*/       /*Scope*/ 68, /*->27097*/
/*27029*/         OPC_CheckChild1Type, MVT::v4i32,
/*27031*/         OPC_RecordChild2, // #1 = $rsrc
/*27032*/         OPC_RecordChild3, // #2 = $sampler
/*27033*/         OPC_RecordChild4, // #3 = $dmask
/*27034*/         OPC_RecordChild5, // #4 = $unorm
/*27035*/         OPC_RecordChild6, // #5 = $r128
/*27036*/         OPC_RecordChild7, // #6 = $da
/*27037*/         OPC_MoveChild, 8,
/*27039*/         OPC_RecordNode, // #7 = $glc
/*27040*/         OPC_MoveParent,
/*27041*/         OPC_MoveChild, 9,
/*27043*/         OPC_RecordNode, // #8 = $slc
/*27044*/         OPC_MoveParent,
/*27045*/         OPC_MoveChild, 10,
/*27047*/         OPC_RecordNode, // #9 = $tfe
/*27048*/         OPC_MoveParent,
/*27049*/         OPC_MoveChild, 11,
/*27051*/         OPC_RecordNode, // #10 = $lwe
/*27052*/         OPC_MoveParent,
/*27053*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27055*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27058*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27061*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27064*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27067*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27070*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27073*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27076*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27079*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5304:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27097*/       /*Scope*/ 68, /*->27166*/
/*27098*/         OPC_CheckChild1Type, MVT::v8i32,
/*27100*/         OPC_RecordChild2, // #1 = $rsrc
/*27101*/         OPC_RecordChild3, // #2 = $sampler
/*27102*/         OPC_RecordChild4, // #3 = $dmask
/*27103*/         OPC_RecordChild5, // #4 = $unorm
/*27104*/         OPC_RecordChild6, // #5 = $r128
/*27105*/         OPC_RecordChild7, // #6 = $da
/*27106*/         OPC_MoveChild, 8,
/*27108*/         OPC_RecordNode, // #7 = $glc
/*27109*/         OPC_MoveParent,
/*27110*/         OPC_MoveChild, 9,
/*27112*/         OPC_RecordNode, // #8 = $slc
/*27113*/         OPC_MoveParent,
/*27114*/         OPC_MoveChild, 10,
/*27116*/         OPC_RecordNode, // #9 = $tfe
/*27117*/         OPC_MoveParent,
/*27118*/         OPC_MoveChild, 11,
/*27120*/         OPC_RecordNode, // #10 = $lwe
/*27121*/         OPC_MoveParent,
/*27122*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27124*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27127*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27130*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27133*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27136*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27139*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27142*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27145*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27148*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5304:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27166*/       /*Scope*/ 68, /*->27235*/
/*27167*/         OPC_CheckChild1Type, MVT::v16i32,
/*27169*/         OPC_RecordChild2, // #1 = $rsrc
/*27170*/         OPC_RecordChild3, // #2 = $sampler
/*27171*/         OPC_RecordChild4, // #3 = $dmask
/*27172*/         OPC_RecordChild5, // #4 = $unorm
/*27173*/         OPC_RecordChild6, // #5 = $r128
/*27174*/         OPC_RecordChild7, // #6 = $da
/*27175*/         OPC_MoveChild, 8,
/*27177*/         OPC_RecordNode, // #7 = $glc
/*27178*/         OPC_MoveParent,
/*27179*/         OPC_MoveChild, 9,
/*27181*/         OPC_RecordNode, // #8 = $slc
/*27182*/         OPC_MoveParent,
/*27183*/         OPC_MoveChild, 10,
/*27185*/         OPC_RecordNode, // #9 = $tfe
/*27186*/         OPC_MoveParent,
/*27187*/         OPC_MoveChild, 11,
/*27189*/         OPC_RecordNode, // #10 = $lwe
/*27190*/         OPC_MoveParent,
/*27191*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27193*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27196*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27199*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27202*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27205*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27208*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27211*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27214*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27217*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5304:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27235*/       0, /*End of Scope*/
/*27236*/     /*Scope*/ 95|128,2/*351*/, /*->27589*/
/*27238*/       OPC_CheckChild0Integer, 44|128,41/*5292*/, 
/*27241*/       OPC_RecordChild1, // #0 = $addr
/*27242*/       OPC_Scope, 68, /*->27312*/ // 5 children in Scope
/*27244*/         OPC_CheckChild1Type, MVT::i32,
/*27246*/         OPC_RecordChild2, // #1 = $rsrc
/*27247*/         OPC_RecordChild3, // #2 = $sampler
/*27248*/         OPC_RecordChild4, // #3 = $dmask
/*27249*/         OPC_RecordChild5, // #4 = $unorm
/*27250*/         OPC_RecordChild6, // #5 = $r128
/*27251*/         OPC_RecordChild7, // #6 = $da
/*27252*/         OPC_MoveChild, 8,
/*27254*/         OPC_RecordNode, // #7 = $glc
/*27255*/         OPC_MoveParent,
/*27256*/         OPC_MoveChild, 9,
/*27258*/         OPC_RecordNode, // #8 = $slc
/*27259*/         OPC_MoveParent,
/*27260*/         OPC_MoveChild, 10,
/*27262*/         OPC_RecordNode, // #9 = $tfe
/*27263*/         OPC_MoveParent,
/*27264*/         OPC_MoveChild, 11,
/*27266*/         OPC_RecordNode, // #10 = $lwe
/*27267*/         OPC_MoveParent,
/*27268*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27270*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27273*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27276*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27279*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27282*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27285*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27288*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27291*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27294*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5292:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27312*/       /*Scope*/ 68, /*->27381*/
/*27313*/         OPC_CheckChild1Type, MVT::v2i32,
/*27315*/         OPC_RecordChild2, // #1 = $rsrc
/*27316*/         OPC_RecordChild3, // #2 = $sampler
/*27317*/         OPC_RecordChild4, // #3 = $dmask
/*27318*/         OPC_RecordChild5, // #4 = $unorm
/*27319*/         OPC_RecordChild6, // #5 = $r128
/*27320*/         OPC_RecordChild7, // #6 = $da
/*27321*/         OPC_MoveChild, 8,
/*27323*/         OPC_RecordNode, // #7 = $glc
/*27324*/         OPC_MoveParent,
/*27325*/         OPC_MoveChild, 9,
/*27327*/         OPC_RecordNode, // #8 = $slc
/*27328*/         OPC_MoveParent,
/*27329*/         OPC_MoveChild, 10,
/*27331*/         OPC_RecordNode, // #9 = $tfe
/*27332*/         OPC_MoveParent,
/*27333*/         OPC_MoveChild, 11,
/*27335*/         OPC_RecordNode, // #10 = $lwe
/*27336*/         OPC_MoveParent,
/*27337*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27339*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27342*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27345*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27348*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27351*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27354*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27357*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27360*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27363*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5292:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27381*/       /*Scope*/ 68, /*->27450*/
/*27382*/         OPC_CheckChild1Type, MVT::v4i32,
/*27384*/         OPC_RecordChild2, // #1 = $rsrc
/*27385*/         OPC_RecordChild3, // #2 = $sampler
/*27386*/         OPC_RecordChild4, // #3 = $dmask
/*27387*/         OPC_RecordChild5, // #4 = $unorm
/*27388*/         OPC_RecordChild6, // #5 = $r128
/*27389*/         OPC_RecordChild7, // #6 = $da
/*27390*/         OPC_MoveChild, 8,
/*27392*/         OPC_RecordNode, // #7 = $glc
/*27393*/         OPC_MoveParent,
/*27394*/         OPC_MoveChild, 9,
/*27396*/         OPC_RecordNode, // #8 = $slc
/*27397*/         OPC_MoveParent,
/*27398*/         OPC_MoveChild, 10,
/*27400*/         OPC_RecordNode, // #9 = $tfe
/*27401*/         OPC_MoveParent,
/*27402*/         OPC_MoveChild, 11,
/*27404*/         OPC_RecordNode, // #10 = $lwe
/*27405*/         OPC_MoveParent,
/*27406*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27408*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27411*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27414*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27417*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27420*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27423*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27426*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27429*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27432*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5292:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27450*/       /*Scope*/ 68, /*->27519*/
/*27451*/         OPC_CheckChild1Type, MVT::v8i32,
/*27453*/         OPC_RecordChild2, // #1 = $rsrc
/*27454*/         OPC_RecordChild3, // #2 = $sampler
/*27455*/         OPC_RecordChild4, // #3 = $dmask
/*27456*/         OPC_RecordChild5, // #4 = $unorm
/*27457*/         OPC_RecordChild6, // #5 = $r128
/*27458*/         OPC_RecordChild7, // #6 = $da
/*27459*/         OPC_MoveChild, 8,
/*27461*/         OPC_RecordNode, // #7 = $glc
/*27462*/         OPC_MoveParent,
/*27463*/         OPC_MoveChild, 9,
/*27465*/         OPC_RecordNode, // #8 = $slc
/*27466*/         OPC_MoveParent,
/*27467*/         OPC_MoveChild, 10,
/*27469*/         OPC_RecordNode, // #9 = $tfe
/*27470*/         OPC_MoveParent,
/*27471*/         OPC_MoveChild, 11,
/*27473*/         OPC_RecordNode, // #10 = $lwe
/*27474*/         OPC_MoveParent,
/*27475*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27477*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27480*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27483*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27486*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27489*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27492*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27495*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27498*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27501*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5292:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27519*/       /*Scope*/ 68, /*->27588*/
/*27520*/         OPC_CheckChild1Type, MVT::v16i32,
/*27522*/         OPC_RecordChild2, // #1 = $rsrc
/*27523*/         OPC_RecordChild3, // #2 = $sampler
/*27524*/         OPC_RecordChild4, // #3 = $dmask
/*27525*/         OPC_RecordChild5, // #4 = $unorm
/*27526*/         OPC_RecordChild6, // #5 = $r128
/*27527*/         OPC_RecordChild7, // #6 = $da
/*27528*/         OPC_MoveChild, 8,
/*27530*/         OPC_RecordNode, // #7 = $glc
/*27531*/         OPC_MoveParent,
/*27532*/         OPC_MoveChild, 9,
/*27534*/         OPC_RecordNode, // #8 = $slc
/*27535*/         OPC_MoveParent,
/*27536*/         OPC_MoveChild, 10,
/*27538*/         OPC_RecordNode, // #9 = $tfe
/*27539*/         OPC_MoveParent,
/*27540*/         OPC_MoveChild, 11,
/*27542*/         OPC_RecordNode, // #10 = $lwe
/*27543*/         OPC_MoveParent,
/*27544*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27546*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27549*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27552*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27555*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27558*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27561*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27564*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27567*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27570*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5292:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27588*/       0, /*End of Scope*/
/*27589*/     /*Scope*/ 95|128,2/*351*/, /*->27942*/
/*27591*/       OPC_CheckChild0Integer, 45|128,41/*5293*/, 
/*27594*/       OPC_RecordChild1, // #0 = $addr
/*27595*/       OPC_Scope, 68, /*->27665*/ // 5 children in Scope
/*27597*/         OPC_CheckChild1Type, MVT::i32,
/*27599*/         OPC_RecordChild2, // #1 = $rsrc
/*27600*/         OPC_RecordChild3, // #2 = $sampler
/*27601*/         OPC_RecordChild4, // #3 = $dmask
/*27602*/         OPC_RecordChild5, // #4 = $unorm
/*27603*/         OPC_RecordChild6, // #5 = $r128
/*27604*/         OPC_RecordChild7, // #6 = $da
/*27605*/         OPC_MoveChild, 8,
/*27607*/         OPC_RecordNode, // #7 = $glc
/*27608*/         OPC_MoveParent,
/*27609*/         OPC_MoveChild, 9,
/*27611*/         OPC_RecordNode, // #8 = $slc
/*27612*/         OPC_MoveParent,
/*27613*/         OPC_MoveChild, 10,
/*27615*/         OPC_RecordNode, // #9 = $tfe
/*27616*/         OPC_MoveParent,
/*27617*/         OPC_MoveChild, 11,
/*27619*/         OPC_RecordNode, // #10 = $lwe
/*27620*/         OPC_MoveParent,
/*27621*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27623*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27626*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27629*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27632*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27635*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27638*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27641*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27644*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27647*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5293:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27665*/       /*Scope*/ 68, /*->27734*/
/*27666*/         OPC_CheckChild1Type, MVT::v2i32,
/*27668*/         OPC_RecordChild2, // #1 = $rsrc
/*27669*/         OPC_RecordChild3, // #2 = $sampler
/*27670*/         OPC_RecordChild4, // #3 = $dmask
/*27671*/         OPC_RecordChild5, // #4 = $unorm
/*27672*/         OPC_RecordChild6, // #5 = $r128
/*27673*/         OPC_RecordChild7, // #6 = $da
/*27674*/         OPC_MoveChild, 8,
/*27676*/         OPC_RecordNode, // #7 = $glc
/*27677*/         OPC_MoveParent,
/*27678*/         OPC_MoveChild, 9,
/*27680*/         OPC_RecordNode, // #8 = $slc
/*27681*/         OPC_MoveParent,
/*27682*/         OPC_MoveChild, 10,
/*27684*/         OPC_RecordNode, // #9 = $tfe
/*27685*/         OPC_MoveParent,
/*27686*/         OPC_MoveChild, 11,
/*27688*/         OPC_RecordNode, // #10 = $lwe
/*27689*/         OPC_MoveParent,
/*27690*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27692*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27695*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27698*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27701*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27704*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27707*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27710*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27713*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27716*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5293:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27734*/       /*Scope*/ 68, /*->27803*/
/*27735*/         OPC_CheckChild1Type, MVT::v4i32,
/*27737*/         OPC_RecordChild2, // #1 = $rsrc
/*27738*/         OPC_RecordChild3, // #2 = $sampler
/*27739*/         OPC_RecordChild4, // #3 = $dmask
/*27740*/         OPC_RecordChild5, // #4 = $unorm
/*27741*/         OPC_RecordChild6, // #5 = $r128
/*27742*/         OPC_RecordChild7, // #6 = $da
/*27743*/         OPC_MoveChild, 8,
/*27745*/         OPC_RecordNode, // #7 = $glc
/*27746*/         OPC_MoveParent,
/*27747*/         OPC_MoveChild, 9,
/*27749*/         OPC_RecordNode, // #8 = $slc
/*27750*/         OPC_MoveParent,
/*27751*/         OPC_MoveChild, 10,
/*27753*/         OPC_RecordNode, // #9 = $tfe
/*27754*/         OPC_MoveParent,
/*27755*/         OPC_MoveChild, 11,
/*27757*/         OPC_RecordNode, // #10 = $lwe
/*27758*/         OPC_MoveParent,
/*27759*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27761*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27764*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27767*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27770*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27773*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27776*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27779*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27782*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27785*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5293:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27803*/       /*Scope*/ 68, /*->27872*/
/*27804*/         OPC_CheckChild1Type, MVT::v8i32,
/*27806*/         OPC_RecordChild2, // #1 = $rsrc
/*27807*/         OPC_RecordChild3, // #2 = $sampler
/*27808*/         OPC_RecordChild4, // #3 = $dmask
/*27809*/         OPC_RecordChild5, // #4 = $unorm
/*27810*/         OPC_RecordChild6, // #5 = $r128
/*27811*/         OPC_RecordChild7, // #6 = $da
/*27812*/         OPC_MoveChild, 8,
/*27814*/         OPC_RecordNode, // #7 = $glc
/*27815*/         OPC_MoveParent,
/*27816*/         OPC_MoveChild, 9,
/*27818*/         OPC_RecordNode, // #8 = $slc
/*27819*/         OPC_MoveParent,
/*27820*/         OPC_MoveChild, 10,
/*27822*/         OPC_RecordNode, // #9 = $tfe
/*27823*/         OPC_MoveParent,
/*27824*/         OPC_MoveChild, 11,
/*27826*/         OPC_RecordNode, // #10 = $lwe
/*27827*/         OPC_MoveParent,
/*27828*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27830*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27833*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27836*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27839*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27842*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27845*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27848*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27851*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27854*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5293:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27872*/       /*Scope*/ 68, /*->27941*/
/*27873*/         OPC_CheckChild1Type, MVT::v16i32,
/*27875*/         OPC_RecordChild2, // #1 = $rsrc
/*27876*/         OPC_RecordChild3, // #2 = $sampler
/*27877*/         OPC_RecordChild4, // #3 = $dmask
/*27878*/         OPC_RecordChild5, // #4 = $unorm
/*27879*/         OPC_RecordChild6, // #5 = $r128
/*27880*/         OPC_RecordChild7, // #6 = $da
/*27881*/         OPC_MoveChild, 8,
/*27883*/         OPC_RecordNode, // #7 = $glc
/*27884*/         OPC_MoveParent,
/*27885*/         OPC_MoveChild, 9,
/*27887*/         OPC_RecordNode, // #8 = $slc
/*27888*/         OPC_MoveParent,
/*27889*/         OPC_MoveChild, 10,
/*27891*/         OPC_RecordNode, // #9 = $tfe
/*27892*/         OPC_MoveParent,
/*27893*/         OPC_MoveChild, 11,
/*27895*/         OPC_RecordNode, // #10 = $lwe
/*27896*/         OPC_MoveParent,
/*27897*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27899*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27902*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27905*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27908*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27911*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27914*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27917*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27920*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27923*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5293:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27941*/       0, /*End of Scope*/
/*27942*/     /*Scope*/ 95|128,2/*351*/, /*->28295*/
/*27944*/       OPC_CheckChild0Integer, 24|128,41/*5272*/, 
/*27947*/       OPC_RecordChild1, // #0 = $addr
/*27948*/       OPC_Scope, 68, /*->28018*/ // 5 children in Scope
/*27950*/         OPC_CheckChild1Type, MVT::i32,
/*27952*/         OPC_RecordChild2, // #1 = $rsrc
/*27953*/         OPC_RecordChild3, // #2 = $sampler
/*27954*/         OPC_RecordChild4, // #3 = $dmask
/*27955*/         OPC_RecordChild5, // #4 = $unorm
/*27956*/         OPC_RecordChild6, // #5 = $r128
/*27957*/         OPC_RecordChild7, // #6 = $da
/*27958*/         OPC_MoveChild, 8,
/*27960*/         OPC_RecordNode, // #7 = $glc
/*27961*/         OPC_MoveParent,
/*27962*/         OPC_MoveChild, 9,
/*27964*/         OPC_RecordNode, // #8 = $slc
/*27965*/         OPC_MoveParent,
/*27966*/         OPC_MoveChild, 10,
/*27968*/         OPC_RecordNode, // #9 = $tfe
/*27969*/         OPC_MoveParent,
/*27970*/         OPC_MoveChild, 11,
/*27972*/         OPC_RecordNode, // #10 = $lwe
/*27973*/         OPC_MoveParent,
/*27974*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27976*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27979*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27982*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27985*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27988*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27991*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27994*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27997*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28000*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5272:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28018*/       /*Scope*/ 68, /*->28087*/
/*28019*/         OPC_CheckChild1Type, MVT::v2i32,
/*28021*/         OPC_RecordChild2, // #1 = $rsrc
/*28022*/         OPC_RecordChild3, // #2 = $sampler
/*28023*/         OPC_RecordChild4, // #3 = $dmask
/*28024*/         OPC_RecordChild5, // #4 = $unorm
/*28025*/         OPC_RecordChild6, // #5 = $r128
/*28026*/         OPC_RecordChild7, // #6 = $da
/*28027*/         OPC_MoveChild, 8,
/*28029*/         OPC_RecordNode, // #7 = $glc
/*28030*/         OPC_MoveParent,
/*28031*/         OPC_MoveChild, 9,
/*28033*/         OPC_RecordNode, // #8 = $slc
/*28034*/         OPC_MoveParent,
/*28035*/         OPC_MoveChild, 10,
/*28037*/         OPC_RecordNode, // #9 = $tfe
/*28038*/         OPC_MoveParent,
/*28039*/         OPC_MoveChild, 11,
/*28041*/         OPC_RecordNode, // #10 = $lwe
/*28042*/         OPC_MoveParent,
/*28043*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28045*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28048*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28051*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28054*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28057*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28060*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28063*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28066*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28069*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5272:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28087*/       /*Scope*/ 68, /*->28156*/
/*28088*/         OPC_CheckChild1Type, MVT::v4i32,
/*28090*/         OPC_RecordChild2, // #1 = $rsrc
/*28091*/         OPC_RecordChild3, // #2 = $sampler
/*28092*/         OPC_RecordChild4, // #3 = $dmask
/*28093*/         OPC_RecordChild5, // #4 = $unorm
/*28094*/         OPC_RecordChild6, // #5 = $r128
/*28095*/         OPC_RecordChild7, // #6 = $da
/*28096*/         OPC_MoveChild, 8,
/*28098*/         OPC_RecordNode, // #7 = $glc
/*28099*/         OPC_MoveParent,
/*28100*/         OPC_MoveChild, 9,
/*28102*/         OPC_RecordNode, // #8 = $slc
/*28103*/         OPC_MoveParent,
/*28104*/         OPC_MoveChild, 10,
/*28106*/         OPC_RecordNode, // #9 = $tfe
/*28107*/         OPC_MoveParent,
/*28108*/         OPC_MoveChild, 11,
/*28110*/         OPC_RecordNode, // #10 = $lwe
/*28111*/         OPC_MoveParent,
/*28112*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28114*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28117*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28120*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28123*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28126*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28129*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28132*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28135*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28138*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5272:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28156*/       /*Scope*/ 68, /*->28225*/
/*28157*/         OPC_CheckChild1Type, MVT::v8i32,
/*28159*/         OPC_RecordChild2, // #1 = $rsrc
/*28160*/         OPC_RecordChild3, // #2 = $sampler
/*28161*/         OPC_RecordChild4, // #3 = $dmask
/*28162*/         OPC_RecordChild5, // #4 = $unorm
/*28163*/         OPC_RecordChild6, // #5 = $r128
/*28164*/         OPC_RecordChild7, // #6 = $da
/*28165*/         OPC_MoveChild, 8,
/*28167*/         OPC_RecordNode, // #7 = $glc
/*28168*/         OPC_MoveParent,
/*28169*/         OPC_MoveChild, 9,
/*28171*/         OPC_RecordNode, // #8 = $slc
/*28172*/         OPC_MoveParent,
/*28173*/         OPC_MoveChild, 10,
/*28175*/         OPC_RecordNode, // #9 = $tfe
/*28176*/         OPC_MoveParent,
/*28177*/         OPC_MoveChild, 11,
/*28179*/         OPC_RecordNode, // #10 = $lwe
/*28180*/         OPC_MoveParent,
/*28181*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28183*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28186*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28189*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28192*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28195*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28198*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28201*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28204*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28207*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5272:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28225*/       /*Scope*/ 68, /*->28294*/
/*28226*/         OPC_CheckChild1Type, MVT::v16i32,
/*28228*/         OPC_RecordChild2, // #1 = $rsrc
/*28229*/         OPC_RecordChild3, // #2 = $sampler
/*28230*/         OPC_RecordChild4, // #3 = $dmask
/*28231*/         OPC_RecordChild5, // #4 = $unorm
/*28232*/         OPC_RecordChild6, // #5 = $r128
/*28233*/         OPC_RecordChild7, // #6 = $da
/*28234*/         OPC_MoveChild, 8,
/*28236*/         OPC_RecordNode, // #7 = $glc
/*28237*/         OPC_MoveParent,
/*28238*/         OPC_MoveChild, 9,
/*28240*/         OPC_RecordNode, // #8 = $slc
/*28241*/         OPC_MoveParent,
/*28242*/         OPC_MoveChild, 10,
/*28244*/         OPC_RecordNode, // #9 = $tfe
/*28245*/         OPC_MoveParent,
/*28246*/         OPC_MoveChild, 11,
/*28248*/         OPC_RecordNode, // #10 = $lwe
/*28249*/         OPC_MoveParent,
/*28250*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28252*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28255*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28258*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28261*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28264*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28267*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28270*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28273*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28276*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5272:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28294*/       0, /*End of Scope*/
/*28295*/     /*Scope*/ 95|128,2/*351*/, /*->28648*/
/*28297*/       OPC_CheckChild0Integer, 33|128,41/*5281*/, 
/*28300*/       OPC_RecordChild1, // #0 = $addr
/*28301*/       OPC_Scope, 68, /*->28371*/ // 5 children in Scope
/*28303*/         OPC_CheckChild1Type, MVT::i32,
/*28305*/         OPC_RecordChild2, // #1 = $rsrc
/*28306*/         OPC_RecordChild3, // #2 = $sampler
/*28307*/         OPC_RecordChild4, // #3 = $dmask
/*28308*/         OPC_RecordChild5, // #4 = $unorm
/*28309*/         OPC_RecordChild6, // #5 = $r128
/*28310*/         OPC_RecordChild7, // #6 = $da
/*28311*/         OPC_MoveChild, 8,
/*28313*/         OPC_RecordNode, // #7 = $glc
/*28314*/         OPC_MoveParent,
/*28315*/         OPC_MoveChild, 9,
/*28317*/         OPC_RecordNode, // #8 = $slc
/*28318*/         OPC_MoveParent,
/*28319*/         OPC_MoveChild, 10,
/*28321*/         OPC_RecordNode, // #9 = $tfe
/*28322*/         OPC_MoveParent,
/*28323*/         OPC_MoveChild, 11,
/*28325*/         OPC_RecordNode, // #10 = $lwe
/*28326*/         OPC_MoveParent,
/*28327*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28329*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28332*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28335*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28338*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28341*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28344*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28347*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28350*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28353*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5281:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28371*/       /*Scope*/ 68, /*->28440*/
/*28372*/         OPC_CheckChild1Type, MVT::v2i32,
/*28374*/         OPC_RecordChild2, // #1 = $rsrc
/*28375*/         OPC_RecordChild3, // #2 = $sampler
/*28376*/         OPC_RecordChild4, // #3 = $dmask
/*28377*/         OPC_RecordChild5, // #4 = $unorm
/*28378*/         OPC_RecordChild6, // #5 = $r128
/*28379*/         OPC_RecordChild7, // #6 = $da
/*28380*/         OPC_MoveChild, 8,
/*28382*/         OPC_RecordNode, // #7 = $glc
/*28383*/         OPC_MoveParent,
/*28384*/         OPC_MoveChild, 9,
/*28386*/         OPC_RecordNode, // #8 = $slc
/*28387*/         OPC_MoveParent,
/*28388*/         OPC_MoveChild, 10,
/*28390*/         OPC_RecordNode, // #9 = $tfe
/*28391*/         OPC_MoveParent,
/*28392*/         OPC_MoveChild, 11,
/*28394*/         OPC_RecordNode, // #10 = $lwe
/*28395*/         OPC_MoveParent,
/*28396*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28398*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28401*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28404*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28407*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28410*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28413*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28416*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28419*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28422*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5281:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28440*/       /*Scope*/ 68, /*->28509*/
/*28441*/         OPC_CheckChild1Type, MVT::v4i32,
/*28443*/         OPC_RecordChild2, // #1 = $rsrc
/*28444*/         OPC_RecordChild3, // #2 = $sampler
/*28445*/         OPC_RecordChild4, // #3 = $dmask
/*28446*/         OPC_RecordChild5, // #4 = $unorm
/*28447*/         OPC_RecordChild6, // #5 = $r128
/*28448*/         OPC_RecordChild7, // #6 = $da
/*28449*/         OPC_MoveChild, 8,
/*28451*/         OPC_RecordNode, // #7 = $glc
/*28452*/         OPC_MoveParent,
/*28453*/         OPC_MoveChild, 9,
/*28455*/         OPC_RecordNode, // #8 = $slc
/*28456*/         OPC_MoveParent,
/*28457*/         OPC_MoveChild, 10,
/*28459*/         OPC_RecordNode, // #9 = $tfe
/*28460*/         OPC_MoveParent,
/*28461*/         OPC_MoveChild, 11,
/*28463*/         OPC_RecordNode, // #10 = $lwe
/*28464*/         OPC_MoveParent,
/*28465*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28467*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28470*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28473*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28476*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28479*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28482*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28485*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28488*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28491*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5281:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28509*/       /*Scope*/ 68, /*->28578*/
/*28510*/         OPC_CheckChild1Type, MVT::v8i32,
/*28512*/         OPC_RecordChild2, // #1 = $rsrc
/*28513*/         OPC_RecordChild3, // #2 = $sampler
/*28514*/         OPC_RecordChild4, // #3 = $dmask
/*28515*/         OPC_RecordChild5, // #4 = $unorm
/*28516*/         OPC_RecordChild6, // #5 = $r128
/*28517*/         OPC_RecordChild7, // #6 = $da
/*28518*/         OPC_MoveChild, 8,
/*28520*/         OPC_RecordNode, // #7 = $glc
/*28521*/         OPC_MoveParent,
/*28522*/         OPC_MoveChild, 9,
/*28524*/         OPC_RecordNode, // #8 = $slc
/*28525*/         OPC_MoveParent,
/*28526*/         OPC_MoveChild, 10,
/*28528*/         OPC_RecordNode, // #9 = $tfe
/*28529*/         OPC_MoveParent,
/*28530*/         OPC_MoveChild, 11,
/*28532*/         OPC_RecordNode, // #10 = $lwe
/*28533*/         OPC_MoveParent,
/*28534*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28536*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28539*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28542*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28545*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28548*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28551*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28554*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28557*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28560*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5281:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28578*/       /*Scope*/ 68, /*->28647*/
/*28579*/         OPC_CheckChild1Type, MVT::v16i32,
/*28581*/         OPC_RecordChild2, // #1 = $rsrc
/*28582*/         OPC_RecordChild3, // #2 = $sampler
/*28583*/         OPC_RecordChild4, // #3 = $dmask
/*28584*/         OPC_RecordChild5, // #4 = $unorm
/*28585*/         OPC_RecordChild6, // #5 = $r128
/*28586*/         OPC_RecordChild7, // #6 = $da
/*28587*/         OPC_MoveChild, 8,
/*28589*/         OPC_RecordNode, // #7 = $glc
/*28590*/         OPC_MoveParent,
/*28591*/         OPC_MoveChild, 9,
/*28593*/         OPC_RecordNode, // #8 = $slc
/*28594*/         OPC_MoveParent,
/*28595*/         OPC_MoveChild, 10,
/*28597*/         OPC_RecordNode, // #9 = $tfe
/*28598*/         OPC_MoveParent,
/*28599*/         OPC_MoveChild, 11,
/*28601*/         OPC_RecordNode, // #10 = $lwe
/*28602*/         OPC_MoveParent,
/*28603*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28605*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28608*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28611*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28614*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28617*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28620*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28623*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28626*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28629*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5281:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28647*/       0, /*End of Scope*/
/*28648*/     /*Scope*/ 95|128,2/*351*/, /*->29001*/
/*28650*/       OPC_CheckChild0Integer, 35|128,41/*5283*/, 
/*28653*/       OPC_RecordChild1, // #0 = $addr
/*28654*/       OPC_Scope, 68, /*->28724*/ // 5 children in Scope
/*28656*/         OPC_CheckChild1Type, MVT::i32,
/*28658*/         OPC_RecordChild2, // #1 = $rsrc
/*28659*/         OPC_RecordChild3, // #2 = $sampler
/*28660*/         OPC_RecordChild4, // #3 = $dmask
/*28661*/         OPC_RecordChild5, // #4 = $unorm
/*28662*/         OPC_RecordChild6, // #5 = $r128
/*28663*/         OPC_RecordChild7, // #6 = $da
/*28664*/         OPC_MoveChild, 8,
/*28666*/         OPC_RecordNode, // #7 = $glc
/*28667*/         OPC_MoveParent,
/*28668*/         OPC_MoveChild, 9,
/*28670*/         OPC_RecordNode, // #8 = $slc
/*28671*/         OPC_MoveParent,
/*28672*/         OPC_MoveChild, 10,
/*28674*/         OPC_RecordNode, // #9 = $tfe
/*28675*/         OPC_MoveParent,
/*28676*/         OPC_MoveChild, 11,
/*28678*/         OPC_RecordNode, // #10 = $lwe
/*28679*/         OPC_MoveParent,
/*28680*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28682*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28685*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28688*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28691*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28694*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28697*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28700*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28703*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28706*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5283:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28724*/       /*Scope*/ 68, /*->28793*/
/*28725*/         OPC_CheckChild1Type, MVT::v2i32,
/*28727*/         OPC_RecordChild2, // #1 = $rsrc
/*28728*/         OPC_RecordChild3, // #2 = $sampler
/*28729*/         OPC_RecordChild4, // #3 = $dmask
/*28730*/         OPC_RecordChild5, // #4 = $unorm
/*28731*/         OPC_RecordChild6, // #5 = $r128
/*28732*/         OPC_RecordChild7, // #6 = $da
/*28733*/         OPC_MoveChild, 8,
/*28735*/         OPC_RecordNode, // #7 = $glc
/*28736*/         OPC_MoveParent,
/*28737*/         OPC_MoveChild, 9,
/*28739*/         OPC_RecordNode, // #8 = $slc
/*28740*/         OPC_MoveParent,
/*28741*/         OPC_MoveChild, 10,
/*28743*/         OPC_RecordNode, // #9 = $tfe
/*28744*/         OPC_MoveParent,
/*28745*/         OPC_MoveChild, 11,
/*28747*/         OPC_RecordNode, // #10 = $lwe
/*28748*/         OPC_MoveParent,
/*28749*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28751*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28754*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28757*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28760*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28763*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28766*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28769*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28772*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28775*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5283:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28793*/       /*Scope*/ 68, /*->28862*/
/*28794*/         OPC_CheckChild1Type, MVT::v4i32,
/*28796*/         OPC_RecordChild2, // #1 = $rsrc
/*28797*/         OPC_RecordChild3, // #2 = $sampler
/*28798*/         OPC_RecordChild4, // #3 = $dmask
/*28799*/         OPC_RecordChild5, // #4 = $unorm
/*28800*/         OPC_RecordChild6, // #5 = $r128
/*28801*/         OPC_RecordChild7, // #6 = $da
/*28802*/         OPC_MoveChild, 8,
/*28804*/         OPC_RecordNode, // #7 = $glc
/*28805*/         OPC_MoveParent,
/*28806*/         OPC_MoveChild, 9,
/*28808*/         OPC_RecordNode, // #8 = $slc
/*28809*/         OPC_MoveParent,
/*28810*/         OPC_MoveChild, 10,
/*28812*/         OPC_RecordNode, // #9 = $tfe
/*28813*/         OPC_MoveParent,
/*28814*/         OPC_MoveChild, 11,
/*28816*/         OPC_RecordNode, // #10 = $lwe
/*28817*/         OPC_MoveParent,
/*28818*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28820*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28823*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28826*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28829*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28832*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28835*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28838*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28841*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28844*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5283:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28862*/       /*Scope*/ 68, /*->28931*/
/*28863*/         OPC_CheckChild1Type, MVT::v8i32,
/*28865*/         OPC_RecordChild2, // #1 = $rsrc
/*28866*/         OPC_RecordChild3, // #2 = $sampler
/*28867*/         OPC_RecordChild4, // #3 = $dmask
/*28868*/         OPC_RecordChild5, // #4 = $unorm
/*28869*/         OPC_RecordChild6, // #5 = $r128
/*28870*/         OPC_RecordChild7, // #6 = $da
/*28871*/         OPC_MoveChild, 8,
/*28873*/         OPC_RecordNode, // #7 = $glc
/*28874*/         OPC_MoveParent,
/*28875*/         OPC_MoveChild, 9,
/*28877*/         OPC_RecordNode, // #8 = $slc
/*28878*/         OPC_MoveParent,
/*28879*/         OPC_MoveChild, 10,
/*28881*/         OPC_RecordNode, // #9 = $tfe
/*28882*/         OPC_MoveParent,
/*28883*/         OPC_MoveChild, 11,
/*28885*/         OPC_RecordNode, // #10 = $lwe
/*28886*/         OPC_MoveParent,
/*28887*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28889*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28892*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28895*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28898*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28901*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28904*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28907*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28910*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28913*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5283:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28931*/       /*Scope*/ 68, /*->29000*/
/*28932*/         OPC_CheckChild1Type, MVT::v16i32,
/*28934*/         OPC_RecordChild2, // #1 = $rsrc
/*28935*/         OPC_RecordChild3, // #2 = $sampler
/*28936*/         OPC_RecordChild4, // #3 = $dmask
/*28937*/         OPC_RecordChild5, // #4 = $unorm
/*28938*/         OPC_RecordChild6, // #5 = $r128
/*28939*/         OPC_RecordChild7, // #6 = $da
/*28940*/         OPC_MoveChild, 8,
/*28942*/         OPC_RecordNode, // #7 = $glc
/*28943*/         OPC_MoveParent,
/*28944*/         OPC_MoveChild, 9,
/*28946*/         OPC_RecordNode, // #8 = $slc
/*28947*/         OPC_MoveParent,
/*28948*/         OPC_MoveChild, 10,
/*28950*/         OPC_RecordNode, // #9 = $tfe
/*28951*/         OPC_MoveParent,
/*28952*/         OPC_MoveChild, 11,
/*28954*/         OPC_RecordNode, // #10 = $lwe
/*28955*/         OPC_MoveParent,
/*28956*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28958*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28961*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28964*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28967*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28970*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28973*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28976*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28979*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28982*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5283:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29000*/       0, /*End of Scope*/
/*29001*/     /*Scope*/ 95|128,2/*351*/, /*->29354*/
/*29003*/       OPC_CheckChild0Integer, 36|128,41/*5284*/, 
/*29006*/       OPC_RecordChild1, // #0 = $addr
/*29007*/       OPC_Scope, 68, /*->29077*/ // 5 children in Scope
/*29009*/         OPC_CheckChild1Type, MVT::i32,
/*29011*/         OPC_RecordChild2, // #1 = $rsrc
/*29012*/         OPC_RecordChild3, // #2 = $sampler
/*29013*/         OPC_RecordChild4, // #3 = $dmask
/*29014*/         OPC_RecordChild5, // #4 = $unorm
/*29015*/         OPC_RecordChild6, // #5 = $r128
/*29016*/         OPC_RecordChild7, // #6 = $da
/*29017*/         OPC_MoveChild, 8,
/*29019*/         OPC_RecordNode, // #7 = $glc
/*29020*/         OPC_MoveParent,
/*29021*/         OPC_MoveChild, 9,
/*29023*/         OPC_RecordNode, // #8 = $slc
/*29024*/         OPC_MoveParent,
/*29025*/         OPC_MoveChild, 10,
/*29027*/         OPC_RecordNode, // #9 = $tfe
/*29028*/         OPC_MoveParent,
/*29029*/         OPC_MoveChild, 11,
/*29031*/         OPC_RecordNode, // #10 = $lwe
/*29032*/         OPC_MoveParent,
/*29033*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29035*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29038*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29041*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29044*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29047*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29050*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29053*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29056*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29059*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5284:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29077*/       /*Scope*/ 68, /*->29146*/
/*29078*/         OPC_CheckChild1Type, MVT::v2i32,
/*29080*/         OPC_RecordChild2, // #1 = $rsrc
/*29081*/         OPC_RecordChild3, // #2 = $sampler
/*29082*/         OPC_RecordChild4, // #3 = $dmask
/*29083*/         OPC_RecordChild5, // #4 = $unorm
/*29084*/         OPC_RecordChild6, // #5 = $r128
/*29085*/         OPC_RecordChild7, // #6 = $da
/*29086*/         OPC_MoveChild, 8,
/*29088*/         OPC_RecordNode, // #7 = $glc
/*29089*/         OPC_MoveParent,
/*29090*/         OPC_MoveChild, 9,
/*29092*/         OPC_RecordNode, // #8 = $slc
/*29093*/         OPC_MoveParent,
/*29094*/         OPC_MoveChild, 10,
/*29096*/         OPC_RecordNode, // #9 = $tfe
/*29097*/         OPC_MoveParent,
/*29098*/         OPC_MoveChild, 11,
/*29100*/         OPC_RecordNode, // #10 = $lwe
/*29101*/         OPC_MoveParent,
/*29102*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29104*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29107*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29110*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29113*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29116*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29119*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29122*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29125*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29128*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5284:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29146*/       /*Scope*/ 68, /*->29215*/
/*29147*/         OPC_CheckChild1Type, MVT::v4i32,
/*29149*/         OPC_RecordChild2, // #1 = $rsrc
/*29150*/         OPC_RecordChild3, // #2 = $sampler
/*29151*/         OPC_RecordChild4, // #3 = $dmask
/*29152*/         OPC_RecordChild5, // #4 = $unorm
/*29153*/         OPC_RecordChild6, // #5 = $r128
/*29154*/         OPC_RecordChild7, // #6 = $da
/*29155*/         OPC_MoveChild, 8,
/*29157*/         OPC_RecordNode, // #7 = $glc
/*29158*/         OPC_MoveParent,
/*29159*/         OPC_MoveChild, 9,
/*29161*/         OPC_RecordNode, // #8 = $slc
/*29162*/         OPC_MoveParent,
/*29163*/         OPC_MoveChild, 10,
/*29165*/         OPC_RecordNode, // #9 = $tfe
/*29166*/         OPC_MoveParent,
/*29167*/         OPC_MoveChild, 11,
/*29169*/         OPC_RecordNode, // #10 = $lwe
/*29170*/         OPC_MoveParent,
/*29171*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29173*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29176*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29179*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29182*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29185*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29188*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29191*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29194*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29197*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5284:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29215*/       /*Scope*/ 68, /*->29284*/
/*29216*/         OPC_CheckChild1Type, MVT::v8i32,
/*29218*/         OPC_RecordChild2, // #1 = $rsrc
/*29219*/         OPC_RecordChild3, // #2 = $sampler
/*29220*/         OPC_RecordChild4, // #3 = $dmask
/*29221*/         OPC_RecordChild5, // #4 = $unorm
/*29222*/         OPC_RecordChild6, // #5 = $r128
/*29223*/         OPC_RecordChild7, // #6 = $da
/*29224*/         OPC_MoveChild, 8,
/*29226*/         OPC_RecordNode, // #7 = $glc
/*29227*/         OPC_MoveParent,
/*29228*/         OPC_MoveChild, 9,
/*29230*/         OPC_RecordNode, // #8 = $slc
/*29231*/         OPC_MoveParent,
/*29232*/         OPC_MoveChild, 10,
/*29234*/         OPC_RecordNode, // #9 = $tfe
/*29235*/         OPC_MoveParent,
/*29236*/         OPC_MoveChild, 11,
/*29238*/         OPC_RecordNode, // #10 = $lwe
/*29239*/         OPC_MoveParent,
/*29240*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29242*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29245*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29248*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29251*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29254*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29257*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29260*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29263*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5284:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29284*/       /*Scope*/ 68, /*->29353*/
/*29285*/         OPC_CheckChild1Type, MVT::v16i32,
/*29287*/         OPC_RecordChild2, // #1 = $rsrc
/*29288*/         OPC_RecordChild3, // #2 = $sampler
/*29289*/         OPC_RecordChild4, // #3 = $dmask
/*29290*/         OPC_RecordChild5, // #4 = $unorm
/*29291*/         OPC_RecordChild6, // #5 = $r128
/*29292*/         OPC_RecordChild7, // #6 = $da
/*29293*/         OPC_MoveChild, 8,
/*29295*/         OPC_RecordNode, // #7 = $glc
/*29296*/         OPC_MoveParent,
/*29297*/         OPC_MoveChild, 9,
/*29299*/         OPC_RecordNode, // #8 = $slc
/*29300*/         OPC_MoveParent,
/*29301*/         OPC_MoveChild, 10,
/*29303*/         OPC_RecordNode, // #9 = $tfe
/*29304*/         OPC_MoveParent,
/*29305*/         OPC_MoveChild, 11,
/*29307*/         OPC_RecordNode, // #10 = $lwe
/*29308*/         OPC_MoveParent,
/*29309*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29311*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29314*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29317*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29320*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29323*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29326*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29329*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29332*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29335*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5284:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29353*/       0, /*End of Scope*/
/*29354*/     /*Scope*/ 95|128,2/*351*/, /*->29707*/
/*29356*/       OPC_CheckChild0Integer, 39|128,41/*5287*/, 
/*29359*/       OPC_RecordChild1, // #0 = $addr
/*29360*/       OPC_Scope, 68, /*->29430*/ // 5 children in Scope
/*29362*/         OPC_CheckChild1Type, MVT::i32,
/*29364*/         OPC_RecordChild2, // #1 = $rsrc
/*29365*/         OPC_RecordChild3, // #2 = $sampler
/*29366*/         OPC_RecordChild4, // #3 = $dmask
/*29367*/         OPC_RecordChild5, // #4 = $unorm
/*29368*/         OPC_RecordChild6, // #5 = $r128
/*29369*/         OPC_RecordChild7, // #6 = $da
/*29370*/         OPC_MoveChild, 8,
/*29372*/         OPC_RecordNode, // #7 = $glc
/*29373*/         OPC_MoveParent,
/*29374*/         OPC_MoveChild, 9,
/*29376*/         OPC_RecordNode, // #8 = $slc
/*29377*/         OPC_MoveParent,
/*29378*/         OPC_MoveChild, 10,
/*29380*/         OPC_RecordNode, // #9 = $tfe
/*29381*/         OPC_MoveParent,
/*29382*/         OPC_MoveChild, 11,
/*29384*/         OPC_RecordNode, // #10 = $lwe
/*29385*/         OPC_MoveParent,
/*29386*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29388*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29391*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29394*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29397*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29400*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29403*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29406*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29409*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29412*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5287:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29430*/       /*Scope*/ 68, /*->29499*/
/*29431*/         OPC_CheckChild1Type, MVT::v2i32,
/*29433*/         OPC_RecordChild2, // #1 = $rsrc
/*29434*/         OPC_RecordChild3, // #2 = $sampler
/*29435*/         OPC_RecordChild4, // #3 = $dmask
/*29436*/         OPC_RecordChild5, // #4 = $unorm
/*29437*/         OPC_RecordChild6, // #5 = $r128
/*29438*/         OPC_RecordChild7, // #6 = $da
/*29439*/         OPC_MoveChild, 8,
/*29441*/         OPC_RecordNode, // #7 = $glc
/*29442*/         OPC_MoveParent,
/*29443*/         OPC_MoveChild, 9,
/*29445*/         OPC_RecordNode, // #8 = $slc
/*29446*/         OPC_MoveParent,
/*29447*/         OPC_MoveChild, 10,
/*29449*/         OPC_RecordNode, // #9 = $tfe
/*29450*/         OPC_MoveParent,
/*29451*/         OPC_MoveChild, 11,
/*29453*/         OPC_RecordNode, // #10 = $lwe
/*29454*/         OPC_MoveParent,
/*29455*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29457*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29460*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29463*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29466*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29469*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29472*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29475*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29478*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29481*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5287:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29499*/       /*Scope*/ 68, /*->29568*/
/*29500*/         OPC_CheckChild1Type, MVT::v4i32,
/*29502*/         OPC_RecordChild2, // #1 = $rsrc
/*29503*/         OPC_RecordChild3, // #2 = $sampler
/*29504*/         OPC_RecordChild4, // #3 = $dmask
/*29505*/         OPC_RecordChild5, // #4 = $unorm
/*29506*/         OPC_RecordChild6, // #5 = $r128
/*29507*/         OPC_RecordChild7, // #6 = $da
/*29508*/         OPC_MoveChild, 8,
/*29510*/         OPC_RecordNode, // #7 = $glc
/*29511*/         OPC_MoveParent,
/*29512*/         OPC_MoveChild, 9,
/*29514*/         OPC_RecordNode, // #8 = $slc
/*29515*/         OPC_MoveParent,
/*29516*/         OPC_MoveChild, 10,
/*29518*/         OPC_RecordNode, // #9 = $tfe
/*29519*/         OPC_MoveParent,
/*29520*/         OPC_MoveChild, 11,
/*29522*/         OPC_RecordNode, // #10 = $lwe
/*29523*/         OPC_MoveParent,
/*29524*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29526*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29529*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29532*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29535*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29538*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29541*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29544*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29547*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29550*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5287:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29568*/       /*Scope*/ 68, /*->29637*/
/*29569*/         OPC_CheckChild1Type, MVT::v8i32,
/*29571*/         OPC_RecordChild2, // #1 = $rsrc
/*29572*/         OPC_RecordChild3, // #2 = $sampler
/*29573*/         OPC_RecordChild4, // #3 = $dmask
/*29574*/         OPC_RecordChild5, // #4 = $unorm
/*29575*/         OPC_RecordChild6, // #5 = $r128
/*29576*/         OPC_RecordChild7, // #6 = $da
/*29577*/         OPC_MoveChild, 8,
/*29579*/         OPC_RecordNode, // #7 = $glc
/*29580*/         OPC_MoveParent,
/*29581*/         OPC_MoveChild, 9,
/*29583*/         OPC_RecordNode, // #8 = $slc
/*29584*/         OPC_MoveParent,
/*29585*/         OPC_MoveChild, 10,
/*29587*/         OPC_RecordNode, // #9 = $tfe
/*29588*/         OPC_MoveParent,
/*29589*/         OPC_MoveChild, 11,
/*29591*/         OPC_RecordNode, // #10 = $lwe
/*29592*/         OPC_MoveParent,
/*29593*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29595*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29598*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29601*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29604*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29607*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29610*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29613*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29616*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29619*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5287:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29637*/       /*Scope*/ 68, /*->29706*/
/*29638*/         OPC_CheckChild1Type, MVT::v16i32,
/*29640*/         OPC_RecordChild2, // #1 = $rsrc
/*29641*/         OPC_RecordChild3, // #2 = $sampler
/*29642*/         OPC_RecordChild4, // #3 = $dmask
/*29643*/         OPC_RecordChild5, // #4 = $unorm
/*29644*/         OPC_RecordChild6, // #5 = $r128
/*29645*/         OPC_RecordChild7, // #6 = $da
/*29646*/         OPC_MoveChild, 8,
/*29648*/         OPC_RecordNode, // #7 = $glc
/*29649*/         OPC_MoveParent,
/*29650*/         OPC_MoveChild, 9,
/*29652*/         OPC_RecordNode, // #8 = $slc
/*29653*/         OPC_MoveParent,
/*29654*/         OPC_MoveChild, 10,
/*29656*/         OPC_RecordNode, // #9 = $tfe
/*29657*/         OPC_MoveParent,
/*29658*/         OPC_MoveChild, 11,
/*29660*/         OPC_RecordNode, // #10 = $lwe
/*29661*/         OPC_MoveParent,
/*29662*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29664*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29667*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29670*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29673*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29676*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29679*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29682*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29685*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29688*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5287:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29706*/       0, /*End of Scope*/
/*29707*/     /*Scope*/ 95|128,2/*351*/, /*->30060*/
/*29709*/       OPC_CheckChild0Integer, 25|128,41/*5273*/, 
/*29712*/       OPC_RecordChild1, // #0 = $addr
/*29713*/       OPC_Scope, 68, /*->29783*/ // 5 children in Scope
/*29715*/         OPC_CheckChild1Type, MVT::i32,
/*29717*/         OPC_RecordChild2, // #1 = $rsrc
/*29718*/         OPC_RecordChild3, // #2 = $sampler
/*29719*/         OPC_RecordChild4, // #3 = $dmask
/*29720*/         OPC_RecordChild5, // #4 = $unorm
/*29721*/         OPC_RecordChild6, // #5 = $r128
/*29722*/         OPC_RecordChild7, // #6 = $da
/*29723*/         OPC_MoveChild, 8,
/*29725*/         OPC_RecordNode, // #7 = $glc
/*29726*/         OPC_MoveParent,
/*29727*/         OPC_MoveChild, 9,
/*29729*/         OPC_RecordNode, // #8 = $slc
/*29730*/         OPC_MoveParent,
/*29731*/         OPC_MoveChild, 10,
/*29733*/         OPC_RecordNode, // #9 = $tfe
/*29734*/         OPC_MoveParent,
/*29735*/         OPC_MoveChild, 11,
/*29737*/         OPC_RecordNode, // #10 = $lwe
/*29738*/         OPC_MoveParent,
/*29739*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29741*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29744*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29747*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29750*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29753*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29756*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29759*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29762*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29765*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5273:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29783*/       /*Scope*/ 68, /*->29852*/
/*29784*/         OPC_CheckChild1Type, MVT::v2i32,
/*29786*/         OPC_RecordChild2, // #1 = $rsrc
/*29787*/         OPC_RecordChild3, // #2 = $sampler
/*29788*/         OPC_RecordChild4, // #3 = $dmask
/*29789*/         OPC_RecordChild5, // #4 = $unorm
/*29790*/         OPC_RecordChild6, // #5 = $r128
/*29791*/         OPC_RecordChild7, // #6 = $da
/*29792*/         OPC_MoveChild, 8,
/*29794*/         OPC_RecordNode, // #7 = $glc
/*29795*/         OPC_MoveParent,
/*29796*/         OPC_MoveChild, 9,
/*29798*/         OPC_RecordNode, // #8 = $slc
/*29799*/         OPC_MoveParent,
/*29800*/         OPC_MoveChild, 10,
/*29802*/         OPC_RecordNode, // #9 = $tfe
/*29803*/         OPC_MoveParent,
/*29804*/         OPC_MoveChild, 11,
/*29806*/         OPC_RecordNode, // #10 = $lwe
/*29807*/         OPC_MoveParent,
/*29808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29810*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29813*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29816*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29819*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29822*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29825*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29828*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29831*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29834*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5273:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29852*/       /*Scope*/ 68, /*->29921*/
/*29853*/         OPC_CheckChild1Type, MVT::v4i32,
/*29855*/         OPC_RecordChild2, // #1 = $rsrc
/*29856*/         OPC_RecordChild3, // #2 = $sampler
/*29857*/         OPC_RecordChild4, // #3 = $dmask
/*29858*/         OPC_RecordChild5, // #4 = $unorm
/*29859*/         OPC_RecordChild6, // #5 = $r128
/*29860*/         OPC_RecordChild7, // #6 = $da
/*29861*/         OPC_MoveChild, 8,
/*29863*/         OPC_RecordNode, // #7 = $glc
/*29864*/         OPC_MoveParent,
/*29865*/         OPC_MoveChild, 9,
/*29867*/         OPC_RecordNode, // #8 = $slc
/*29868*/         OPC_MoveParent,
/*29869*/         OPC_MoveChild, 10,
/*29871*/         OPC_RecordNode, // #9 = $tfe
/*29872*/         OPC_MoveParent,
/*29873*/         OPC_MoveChild, 11,
/*29875*/         OPC_RecordNode, // #10 = $lwe
/*29876*/         OPC_MoveParent,
/*29877*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29879*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29882*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29885*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29888*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29891*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29894*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29897*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29900*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29903*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5273:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29921*/       /*Scope*/ 68, /*->29990*/
/*29922*/         OPC_CheckChild1Type, MVT::v8i32,
/*29924*/         OPC_RecordChild2, // #1 = $rsrc
/*29925*/         OPC_RecordChild3, // #2 = $sampler
/*29926*/         OPC_RecordChild4, // #3 = $dmask
/*29927*/         OPC_RecordChild5, // #4 = $unorm
/*29928*/         OPC_RecordChild6, // #5 = $r128
/*29929*/         OPC_RecordChild7, // #6 = $da
/*29930*/         OPC_MoveChild, 8,
/*29932*/         OPC_RecordNode, // #7 = $glc
/*29933*/         OPC_MoveParent,
/*29934*/         OPC_MoveChild, 9,
/*29936*/         OPC_RecordNode, // #8 = $slc
/*29937*/         OPC_MoveParent,
/*29938*/         OPC_MoveChild, 10,
/*29940*/         OPC_RecordNode, // #9 = $tfe
/*29941*/         OPC_MoveParent,
/*29942*/         OPC_MoveChild, 11,
/*29944*/         OPC_RecordNode, // #10 = $lwe
/*29945*/         OPC_MoveParent,
/*29946*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29948*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29951*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29954*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29957*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29960*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29963*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29966*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29969*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29972*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5273:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29990*/       /*Scope*/ 68, /*->30059*/
/*29991*/         OPC_CheckChild1Type, MVT::v16i32,
/*29993*/         OPC_RecordChild2, // #1 = $rsrc
/*29994*/         OPC_RecordChild3, // #2 = $sampler
/*29995*/         OPC_RecordChild4, // #3 = $dmask
/*29996*/         OPC_RecordChild5, // #4 = $unorm
/*29997*/         OPC_RecordChild6, // #5 = $r128
/*29998*/         OPC_RecordChild7, // #6 = $da
/*29999*/         OPC_MoveChild, 8,
/*30001*/         OPC_RecordNode, // #7 = $glc
/*30002*/         OPC_MoveParent,
/*30003*/         OPC_MoveChild, 9,
/*30005*/         OPC_RecordNode, // #8 = $slc
/*30006*/         OPC_MoveParent,
/*30007*/         OPC_MoveChild, 10,
/*30009*/         OPC_RecordNode, // #9 = $tfe
/*30010*/         OPC_MoveParent,
/*30011*/         OPC_MoveChild, 11,
/*30013*/         OPC_RecordNode, // #10 = $lwe
/*30014*/         OPC_MoveParent,
/*30015*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30017*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30020*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30023*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30026*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30029*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30032*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30035*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30038*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30041*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5273:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30059*/       0, /*End of Scope*/
/*30060*/     /*Scope*/ 95|128,2/*351*/, /*->30413*/
/*30062*/       OPC_CheckChild0Integer, 26|128,41/*5274*/, 
/*30065*/       OPC_RecordChild1, // #0 = $addr
/*30066*/       OPC_Scope, 68, /*->30136*/ // 5 children in Scope
/*30068*/         OPC_CheckChild1Type, MVT::i32,
/*30070*/         OPC_RecordChild2, // #1 = $rsrc
/*30071*/         OPC_RecordChild3, // #2 = $sampler
/*30072*/         OPC_RecordChild4, // #3 = $dmask
/*30073*/         OPC_RecordChild5, // #4 = $unorm
/*30074*/         OPC_RecordChild6, // #5 = $r128
/*30075*/         OPC_RecordChild7, // #6 = $da
/*30076*/         OPC_MoveChild, 8,
/*30078*/         OPC_RecordNode, // #7 = $glc
/*30079*/         OPC_MoveParent,
/*30080*/         OPC_MoveChild, 9,
/*30082*/         OPC_RecordNode, // #8 = $slc
/*30083*/         OPC_MoveParent,
/*30084*/         OPC_MoveChild, 10,
/*30086*/         OPC_RecordNode, // #9 = $tfe
/*30087*/         OPC_MoveParent,
/*30088*/         OPC_MoveChild, 11,
/*30090*/         OPC_RecordNode, // #10 = $lwe
/*30091*/         OPC_MoveParent,
/*30092*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30094*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30097*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30100*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30103*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30106*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30109*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30112*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30115*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30118*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5274:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30136*/       /*Scope*/ 68, /*->30205*/
/*30137*/         OPC_CheckChild1Type, MVT::v2i32,
/*30139*/         OPC_RecordChild2, // #1 = $rsrc
/*30140*/         OPC_RecordChild3, // #2 = $sampler
/*30141*/         OPC_RecordChild4, // #3 = $dmask
/*30142*/         OPC_RecordChild5, // #4 = $unorm
/*30143*/         OPC_RecordChild6, // #5 = $r128
/*30144*/         OPC_RecordChild7, // #6 = $da
/*30145*/         OPC_MoveChild, 8,
/*30147*/         OPC_RecordNode, // #7 = $glc
/*30148*/         OPC_MoveParent,
/*30149*/         OPC_MoveChild, 9,
/*30151*/         OPC_RecordNode, // #8 = $slc
/*30152*/         OPC_MoveParent,
/*30153*/         OPC_MoveChild, 10,
/*30155*/         OPC_RecordNode, // #9 = $tfe
/*30156*/         OPC_MoveParent,
/*30157*/         OPC_MoveChild, 11,
/*30159*/         OPC_RecordNode, // #10 = $lwe
/*30160*/         OPC_MoveParent,
/*30161*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30163*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30166*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30169*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30172*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30175*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30178*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30181*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30184*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30187*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5274:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30205*/       /*Scope*/ 68, /*->30274*/
/*30206*/         OPC_CheckChild1Type, MVT::v4i32,
/*30208*/         OPC_RecordChild2, // #1 = $rsrc
/*30209*/         OPC_RecordChild3, // #2 = $sampler
/*30210*/         OPC_RecordChild4, // #3 = $dmask
/*30211*/         OPC_RecordChild5, // #4 = $unorm
/*30212*/         OPC_RecordChild6, // #5 = $r128
/*30213*/         OPC_RecordChild7, // #6 = $da
/*30214*/         OPC_MoveChild, 8,
/*30216*/         OPC_RecordNode, // #7 = $glc
/*30217*/         OPC_MoveParent,
/*30218*/         OPC_MoveChild, 9,
/*30220*/         OPC_RecordNode, // #8 = $slc
/*30221*/         OPC_MoveParent,
/*30222*/         OPC_MoveChild, 10,
/*30224*/         OPC_RecordNode, // #9 = $tfe
/*30225*/         OPC_MoveParent,
/*30226*/         OPC_MoveChild, 11,
/*30228*/         OPC_RecordNode, // #10 = $lwe
/*30229*/         OPC_MoveParent,
/*30230*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30232*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30235*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30238*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30241*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30244*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30247*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30250*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30253*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30256*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5274:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30274*/       /*Scope*/ 68, /*->30343*/
/*30275*/         OPC_CheckChild1Type, MVT::v8i32,
/*30277*/         OPC_RecordChild2, // #1 = $rsrc
/*30278*/         OPC_RecordChild3, // #2 = $sampler
/*30279*/         OPC_RecordChild4, // #3 = $dmask
/*30280*/         OPC_RecordChild5, // #4 = $unorm
/*30281*/         OPC_RecordChild6, // #5 = $r128
/*30282*/         OPC_RecordChild7, // #6 = $da
/*30283*/         OPC_MoveChild, 8,
/*30285*/         OPC_RecordNode, // #7 = $glc
/*30286*/         OPC_MoveParent,
/*30287*/         OPC_MoveChild, 9,
/*30289*/         OPC_RecordNode, // #8 = $slc
/*30290*/         OPC_MoveParent,
/*30291*/         OPC_MoveChild, 10,
/*30293*/         OPC_RecordNode, // #9 = $tfe
/*30294*/         OPC_MoveParent,
/*30295*/         OPC_MoveChild, 11,
/*30297*/         OPC_RecordNode, // #10 = $lwe
/*30298*/         OPC_MoveParent,
/*30299*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30301*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30304*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30307*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30310*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30313*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30316*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30319*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30322*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30325*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5274:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30343*/       /*Scope*/ 68, /*->30412*/
/*30344*/         OPC_CheckChild1Type, MVT::v16i32,
/*30346*/         OPC_RecordChild2, // #1 = $rsrc
/*30347*/         OPC_RecordChild3, // #2 = $sampler
/*30348*/         OPC_RecordChild4, // #3 = $dmask
/*30349*/         OPC_RecordChild5, // #4 = $unorm
/*30350*/         OPC_RecordChild6, // #5 = $r128
/*30351*/         OPC_RecordChild7, // #6 = $da
/*30352*/         OPC_MoveChild, 8,
/*30354*/         OPC_RecordNode, // #7 = $glc
/*30355*/         OPC_MoveParent,
/*30356*/         OPC_MoveChild, 9,
/*30358*/         OPC_RecordNode, // #8 = $slc
/*30359*/         OPC_MoveParent,
/*30360*/         OPC_MoveChild, 10,
/*30362*/         OPC_RecordNode, // #9 = $tfe
/*30363*/         OPC_MoveParent,
/*30364*/         OPC_MoveChild, 11,
/*30366*/         OPC_RecordNode, // #10 = $lwe
/*30367*/         OPC_MoveParent,
/*30368*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30370*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30373*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30376*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30379*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30382*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30385*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30388*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30391*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30394*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5274:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30412*/       0, /*End of Scope*/
/*30413*/     /*Scope*/ 95|128,2/*351*/, /*->30766*/
/*30415*/       OPC_CheckChild0Integer, 41|128,41/*5289*/, 
/*30418*/       OPC_RecordChild1, // #0 = $addr
/*30419*/       OPC_Scope, 68, /*->30489*/ // 5 children in Scope
/*30421*/         OPC_CheckChild1Type, MVT::i32,
/*30423*/         OPC_RecordChild2, // #1 = $rsrc
/*30424*/         OPC_RecordChild3, // #2 = $sampler
/*30425*/         OPC_RecordChild4, // #3 = $dmask
/*30426*/         OPC_RecordChild5, // #4 = $unorm
/*30427*/         OPC_RecordChild6, // #5 = $r128
/*30428*/         OPC_RecordChild7, // #6 = $da
/*30429*/         OPC_MoveChild, 8,
/*30431*/         OPC_RecordNode, // #7 = $glc
/*30432*/         OPC_MoveParent,
/*30433*/         OPC_MoveChild, 9,
/*30435*/         OPC_RecordNode, // #8 = $slc
/*30436*/         OPC_MoveParent,
/*30437*/         OPC_MoveChild, 10,
/*30439*/         OPC_RecordNode, // #9 = $tfe
/*30440*/         OPC_MoveParent,
/*30441*/         OPC_MoveChild, 11,
/*30443*/         OPC_RecordNode, // #10 = $lwe
/*30444*/         OPC_MoveParent,
/*30445*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30447*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30450*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30453*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30456*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30459*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30462*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30465*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30468*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30471*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5289:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30489*/       /*Scope*/ 68, /*->30558*/
/*30490*/         OPC_CheckChild1Type, MVT::v2i32,
/*30492*/         OPC_RecordChild2, // #1 = $rsrc
/*30493*/         OPC_RecordChild3, // #2 = $sampler
/*30494*/         OPC_RecordChild4, // #3 = $dmask
/*30495*/         OPC_RecordChild5, // #4 = $unorm
/*30496*/         OPC_RecordChild6, // #5 = $r128
/*30497*/         OPC_RecordChild7, // #6 = $da
/*30498*/         OPC_MoveChild, 8,
/*30500*/         OPC_RecordNode, // #7 = $glc
/*30501*/         OPC_MoveParent,
/*30502*/         OPC_MoveChild, 9,
/*30504*/         OPC_RecordNode, // #8 = $slc
/*30505*/         OPC_MoveParent,
/*30506*/         OPC_MoveChild, 10,
/*30508*/         OPC_RecordNode, // #9 = $tfe
/*30509*/         OPC_MoveParent,
/*30510*/         OPC_MoveChild, 11,
/*30512*/         OPC_RecordNode, // #10 = $lwe
/*30513*/         OPC_MoveParent,
/*30514*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30516*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30519*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30522*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30525*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30528*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30531*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30534*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30537*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30540*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5289:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30558*/       /*Scope*/ 68, /*->30627*/
/*30559*/         OPC_CheckChild1Type, MVT::v4i32,
/*30561*/         OPC_RecordChild2, // #1 = $rsrc
/*30562*/         OPC_RecordChild3, // #2 = $sampler
/*30563*/         OPC_RecordChild4, // #3 = $dmask
/*30564*/         OPC_RecordChild5, // #4 = $unorm
/*30565*/         OPC_RecordChild6, // #5 = $r128
/*30566*/         OPC_RecordChild7, // #6 = $da
/*30567*/         OPC_MoveChild, 8,
/*30569*/         OPC_RecordNode, // #7 = $glc
/*30570*/         OPC_MoveParent,
/*30571*/         OPC_MoveChild, 9,
/*30573*/         OPC_RecordNode, // #8 = $slc
/*30574*/         OPC_MoveParent,
/*30575*/         OPC_MoveChild, 10,
/*30577*/         OPC_RecordNode, // #9 = $tfe
/*30578*/         OPC_MoveParent,
/*30579*/         OPC_MoveChild, 11,
/*30581*/         OPC_RecordNode, // #10 = $lwe
/*30582*/         OPC_MoveParent,
/*30583*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30585*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30588*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30591*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30594*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30597*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30600*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30603*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30606*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30609*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5289:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30627*/       /*Scope*/ 68, /*->30696*/
/*30628*/         OPC_CheckChild1Type, MVT::v8i32,
/*30630*/         OPC_RecordChild2, // #1 = $rsrc
/*30631*/         OPC_RecordChild3, // #2 = $sampler
/*30632*/         OPC_RecordChild4, // #3 = $dmask
/*30633*/         OPC_RecordChild5, // #4 = $unorm
/*30634*/         OPC_RecordChild6, // #5 = $r128
/*30635*/         OPC_RecordChild7, // #6 = $da
/*30636*/         OPC_MoveChild, 8,
/*30638*/         OPC_RecordNode, // #7 = $glc
/*30639*/         OPC_MoveParent,
/*30640*/         OPC_MoveChild, 9,
/*30642*/         OPC_RecordNode, // #8 = $slc
/*30643*/         OPC_MoveParent,
/*30644*/         OPC_MoveChild, 10,
/*30646*/         OPC_RecordNode, // #9 = $tfe
/*30647*/         OPC_MoveParent,
/*30648*/         OPC_MoveChild, 11,
/*30650*/         OPC_RecordNode, // #10 = $lwe
/*30651*/         OPC_MoveParent,
/*30652*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30654*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30657*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30660*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30663*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30666*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30669*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30672*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30675*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30678*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5289:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30696*/       /*Scope*/ 68, /*->30765*/
/*30697*/         OPC_CheckChild1Type, MVT::v16i32,
/*30699*/         OPC_RecordChild2, // #1 = $rsrc
/*30700*/         OPC_RecordChild3, // #2 = $sampler
/*30701*/         OPC_RecordChild4, // #3 = $dmask
/*30702*/         OPC_RecordChild5, // #4 = $unorm
/*30703*/         OPC_RecordChild6, // #5 = $r128
/*30704*/         OPC_RecordChild7, // #6 = $da
/*30705*/         OPC_MoveChild, 8,
/*30707*/         OPC_RecordNode, // #7 = $glc
/*30708*/         OPC_MoveParent,
/*30709*/         OPC_MoveChild, 9,
/*30711*/         OPC_RecordNode, // #8 = $slc
/*30712*/         OPC_MoveParent,
/*30713*/         OPC_MoveChild, 10,
/*30715*/         OPC_RecordNode, // #9 = $tfe
/*30716*/         OPC_MoveParent,
/*30717*/         OPC_MoveChild, 11,
/*30719*/         OPC_RecordNode, // #10 = $lwe
/*30720*/         OPC_MoveParent,
/*30721*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30723*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30726*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30729*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30732*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30735*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30738*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30741*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30744*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30747*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5289:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30765*/       0, /*End of Scope*/
/*30766*/     /*Scope*/ 95|128,2/*351*/, /*->31119*/
/*30768*/       OPC_CheckChild0Integer, 29|128,41/*5277*/, 
/*30771*/       OPC_RecordChild1, // #0 = $addr
/*30772*/       OPC_Scope, 68, /*->30842*/ // 5 children in Scope
/*30774*/         OPC_CheckChild1Type, MVT::i32,
/*30776*/         OPC_RecordChild2, // #1 = $rsrc
/*30777*/         OPC_RecordChild3, // #2 = $sampler
/*30778*/         OPC_RecordChild4, // #3 = $dmask
/*30779*/         OPC_RecordChild5, // #4 = $unorm
/*30780*/         OPC_RecordChild6, // #5 = $r128
/*30781*/         OPC_RecordChild7, // #6 = $da
/*30782*/         OPC_MoveChild, 8,
/*30784*/         OPC_RecordNode, // #7 = $glc
/*30785*/         OPC_MoveParent,
/*30786*/         OPC_MoveChild, 9,
/*30788*/         OPC_RecordNode, // #8 = $slc
/*30789*/         OPC_MoveParent,
/*30790*/         OPC_MoveChild, 10,
/*30792*/         OPC_RecordNode, // #9 = $tfe
/*30793*/         OPC_MoveParent,
/*30794*/         OPC_MoveChild, 11,
/*30796*/         OPC_RecordNode, // #10 = $lwe
/*30797*/         OPC_MoveParent,
/*30798*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30800*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30803*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30806*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30809*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30812*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30815*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30818*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30821*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30824*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5277:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30842*/       /*Scope*/ 68, /*->30911*/
/*30843*/         OPC_CheckChild1Type, MVT::v2i32,
/*30845*/         OPC_RecordChild2, // #1 = $rsrc
/*30846*/         OPC_RecordChild3, // #2 = $sampler
/*30847*/         OPC_RecordChild4, // #3 = $dmask
/*30848*/         OPC_RecordChild5, // #4 = $unorm
/*30849*/         OPC_RecordChild6, // #5 = $r128
/*30850*/         OPC_RecordChild7, // #6 = $da
/*30851*/         OPC_MoveChild, 8,
/*30853*/         OPC_RecordNode, // #7 = $glc
/*30854*/         OPC_MoveParent,
/*30855*/         OPC_MoveChild, 9,
/*30857*/         OPC_RecordNode, // #8 = $slc
/*30858*/         OPC_MoveParent,
/*30859*/         OPC_MoveChild, 10,
/*30861*/         OPC_RecordNode, // #9 = $tfe
/*30862*/         OPC_MoveParent,
/*30863*/         OPC_MoveChild, 11,
/*30865*/         OPC_RecordNode, // #10 = $lwe
/*30866*/         OPC_MoveParent,
/*30867*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30869*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30872*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30875*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30878*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30881*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30884*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30887*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30890*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30893*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5277:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30911*/       /*Scope*/ 68, /*->30980*/
/*30912*/         OPC_CheckChild1Type, MVT::v4i32,
/*30914*/         OPC_RecordChild2, // #1 = $rsrc
/*30915*/         OPC_RecordChild3, // #2 = $sampler
/*30916*/         OPC_RecordChild4, // #3 = $dmask
/*30917*/         OPC_RecordChild5, // #4 = $unorm
/*30918*/         OPC_RecordChild6, // #5 = $r128
/*30919*/         OPC_RecordChild7, // #6 = $da
/*30920*/         OPC_MoveChild, 8,
/*30922*/         OPC_RecordNode, // #7 = $glc
/*30923*/         OPC_MoveParent,
/*30924*/         OPC_MoveChild, 9,
/*30926*/         OPC_RecordNode, // #8 = $slc
/*30927*/         OPC_MoveParent,
/*30928*/         OPC_MoveChild, 10,
/*30930*/         OPC_RecordNode, // #9 = $tfe
/*30931*/         OPC_MoveParent,
/*30932*/         OPC_MoveChild, 11,
/*30934*/         OPC_RecordNode, // #10 = $lwe
/*30935*/         OPC_MoveParent,
/*30936*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30938*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30941*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30944*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30947*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30950*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30953*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30956*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30959*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30962*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5277:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30980*/       /*Scope*/ 68, /*->31049*/
/*30981*/         OPC_CheckChild1Type, MVT::v8i32,
/*30983*/         OPC_RecordChild2, // #1 = $rsrc
/*30984*/         OPC_RecordChild3, // #2 = $sampler
/*30985*/         OPC_RecordChild4, // #3 = $dmask
/*30986*/         OPC_RecordChild5, // #4 = $unorm
/*30987*/         OPC_RecordChild6, // #5 = $r128
/*30988*/         OPC_RecordChild7, // #6 = $da
/*30989*/         OPC_MoveChild, 8,
/*30991*/         OPC_RecordNode, // #7 = $glc
/*30992*/         OPC_MoveParent,
/*30993*/         OPC_MoveChild, 9,
/*30995*/         OPC_RecordNode, // #8 = $slc
/*30996*/         OPC_MoveParent,
/*30997*/         OPC_MoveChild, 10,
/*30999*/         OPC_RecordNode, // #9 = $tfe
/*31000*/         OPC_MoveParent,
/*31001*/         OPC_MoveChild, 11,
/*31003*/         OPC_RecordNode, // #10 = $lwe
/*31004*/         OPC_MoveParent,
/*31005*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31007*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31010*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31013*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31016*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31019*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31022*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31025*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31028*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31031*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5277:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31049*/       /*Scope*/ 68, /*->31118*/
/*31050*/         OPC_CheckChild1Type, MVT::v16i32,
/*31052*/         OPC_RecordChild2, // #1 = $rsrc
/*31053*/         OPC_RecordChild3, // #2 = $sampler
/*31054*/         OPC_RecordChild4, // #3 = $dmask
/*31055*/         OPC_RecordChild5, // #4 = $unorm
/*31056*/         OPC_RecordChild6, // #5 = $r128
/*31057*/         OPC_RecordChild7, // #6 = $da
/*31058*/         OPC_MoveChild, 8,
/*31060*/         OPC_RecordNode, // #7 = $glc
/*31061*/         OPC_MoveParent,
/*31062*/         OPC_MoveChild, 9,
/*31064*/         OPC_RecordNode, // #8 = $slc
/*31065*/         OPC_MoveParent,
/*31066*/         OPC_MoveChild, 10,
/*31068*/         OPC_RecordNode, // #9 = $tfe
/*31069*/         OPC_MoveParent,
/*31070*/         OPC_MoveChild, 11,
/*31072*/         OPC_RecordNode, // #10 = $lwe
/*31073*/         OPC_MoveParent,
/*31074*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31076*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31079*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31082*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31085*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31088*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31091*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31094*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31097*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31100*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5277:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31118*/       0, /*End of Scope*/
/*31119*/     /*Scope*/ 95|128,2/*351*/, /*->31472*/
/*31121*/       OPC_CheckChild0Integer, 30|128,41/*5278*/, 
/*31124*/       OPC_RecordChild1, // #0 = $addr
/*31125*/       OPC_Scope, 68, /*->31195*/ // 5 children in Scope
/*31127*/         OPC_CheckChild1Type, MVT::i32,
/*31129*/         OPC_RecordChild2, // #1 = $rsrc
/*31130*/         OPC_RecordChild3, // #2 = $sampler
/*31131*/         OPC_RecordChild4, // #3 = $dmask
/*31132*/         OPC_RecordChild5, // #4 = $unorm
/*31133*/         OPC_RecordChild6, // #5 = $r128
/*31134*/         OPC_RecordChild7, // #6 = $da
/*31135*/         OPC_MoveChild, 8,
/*31137*/         OPC_RecordNode, // #7 = $glc
/*31138*/         OPC_MoveParent,
/*31139*/         OPC_MoveChild, 9,
/*31141*/         OPC_RecordNode, // #8 = $slc
/*31142*/         OPC_MoveParent,
/*31143*/         OPC_MoveChild, 10,
/*31145*/         OPC_RecordNode, // #9 = $tfe
/*31146*/         OPC_MoveParent,
/*31147*/         OPC_MoveChild, 11,
/*31149*/         OPC_RecordNode, // #10 = $lwe
/*31150*/         OPC_MoveParent,
/*31151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31153*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31156*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31159*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31162*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31165*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31168*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31171*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31174*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31177*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5278:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31195*/       /*Scope*/ 68, /*->31264*/
/*31196*/         OPC_CheckChild1Type, MVT::v2i32,
/*31198*/         OPC_RecordChild2, // #1 = $rsrc
/*31199*/         OPC_RecordChild3, // #2 = $sampler
/*31200*/         OPC_RecordChild4, // #3 = $dmask
/*31201*/         OPC_RecordChild5, // #4 = $unorm
/*31202*/         OPC_RecordChild6, // #5 = $r128
/*31203*/         OPC_RecordChild7, // #6 = $da
/*31204*/         OPC_MoveChild, 8,
/*31206*/         OPC_RecordNode, // #7 = $glc
/*31207*/         OPC_MoveParent,
/*31208*/         OPC_MoveChild, 9,
/*31210*/         OPC_RecordNode, // #8 = $slc
/*31211*/         OPC_MoveParent,
/*31212*/         OPC_MoveChild, 10,
/*31214*/         OPC_RecordNode, // #9 = $tfe
/*31215*/         OPC_MoveParent,
/*31216*/         OPC_MoveChild, 11,
/*31218*/         OPC_RecordNode, // #10 = $lwe
/*31219*/         OPC_MoveParent,
/*31220*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31222*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31225*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31228*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31231*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31234*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31237*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31240*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31243*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31246*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5278:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31264*/       /*Scope*/ 68, /*->31333*/
/*31265*/         OPC_CheckChild1Type, MVT::v4i32,
/*31267*/         OPC_RecordChild2, // #1 = $rsrc
/*31268*/         OPC_RecordChild3, // #2 = $sampler
/*31269*/         OPC_RecordChild4, // #3 = $dmask
/*31270*/         OPC_RecordChild5, // #4 = $unorm
/*31271*/         OPC_RecordChild6, // #5 = $r128
/*31272*/         OPC_RecordChild7, // #6 = $da
/*31273*/         OPC_MoveChild, 8,
/*31275*/         OPC_RecordNode, // #7 = $glc
/*31276*/         OPC_MoveParent,
/*31277*/         OPC_MoveChild, 9,
/*31279*/         OPC_RecordNode, // #8 = $slc
/*31280*/         OPC_MoveParent,
/*31281*/         OPC_MoveChild, 10,
/*31283*/         OPC_RecordNode, // #9 = $tfe
/*31284*/         OPC_MoveParent,
/*31285*/         OPC_MoveChild, 11,
/*31287*/         OPC_RecordNode, // #10 = $lwe
/*31288*/         OPC_MoveParent,
/*31289*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31291*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31294*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31297*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31300*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31303*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31306*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31309*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31312*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31315*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5278:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31333*/       /*Scope*/ 68, /*->31402*/
/*31334*/         OPC_CheckChild1Type, MVT::v8i32,
/*31336*/         OPC_RecordChild2, // #1 = $rsrc
/*31337*/         OPC_RecordChild3, // #2 = $sampler
/*31338*/         OPC_RecordChild4, // #3 = $dmask
/*31339*/         OPC_RecordChild5, // #4 = $unorm
/*31340*/         OPC_RecordChild6, // #5 = $r128
/*31341*/         OPC_RecordChild7, // #6 = $da
/*31342*/         OPC_MoveChild, 8,
/*31344*/         OPC_RecordNode, // #7 = $glc
/*31345*/         OPC_MoveParent,
/*31346*/         OPC_MoveChild, 9,
/*31348*/         OPC_RecordNode, // #8 = $slc
/*31349*/         OPC_MoveParent,
/*31350*/         OPC_MoveChild, 10,
/*31352*/         OPC_RecordNode, // #9 = $tfe
/*31353*/         OPC_MoveParent,
/*31354*/         OPC_MoveChild, 11,
/*31356*/         OPC_RecordNode, // #10 = $lwe
/*31357*/         OPC_MoveParent,
/*31358*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31360*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31363*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31366*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31369*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31372*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31375*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31378*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31381*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31384*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5278:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31402*/       /*Scope*/ 68, /*->31471*/
/*31403*/         OPC_CheckChild1Type, MVT::v16i32,
/*31405*/         OPC_RecordChild2, // #1 = $rsrc
/*31406*/         OPC_RecordChild3, // #2 = $sampler
/*31407*/         OPC_RecordChild4, // #3 = $dmask
/*31408*/         OPC_RecordChild5, // #4 = $unorm
/*31409*/         OPC_RecordChild6, // #5 = $r128
/*31410*/         OPC_RecordChild7, // #6 = $da
/*31411*/         OPC_MoveChild, 8,
/*31413*/         OPC_RecordNode, // #7 = $glc
/*31414*/         OPC_MoveParent,
/*31415*/         OPC_MoveChild, 9,
/*31417*/         OPC_RecordNode, // #8 = $slc
/*31418*/         OPC_MoveParent,
/*31419*/         OPC_MoveChild, 10,
/*31421*/         OPC_RecordNode, // #9 = $tfe
/*31422*/         OPC_MoveParent,
/*31423*/         OPC_MoveChild, 11,
/*31425*/         OPC_RecordNode, // #10 = $lwe
/*31426*/         OPC_MoveParent,
/*31427*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31429*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31432*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31435*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31438*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31441*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31444*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31447*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31450*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31453*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5278:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31471*/       0, /*End of Scope*/
/*31472*/     /*Scope*/ 95|128,2/*351*/, /*->31825*/
/*31474*/       OPC_CheckChild0Integer, 58|128,41/*5306*/, 
/*31477*/       OPC_RecordChild1, // #0 = $addr
/*31478*/       OPC_Scope, 68, /*->31548*/ // 5 children in Scope
/*31480*/         OPC_CheckChild1Type, MVT::i32,
/*31482*/         OPC_RecordChild2, // #1 = $rsrc
/*31483*/         OPC_RecordChild3, // #2 = $sampler
/*31484*/         OPC_RecordChild4, // #3 = $dmask
/*31485*/         OPC_RecordChild5, // #4 = $unorm
/*31486*/         OPC_RecordChild6, // #5 = $r128
/*31487*/         OPC_RecordChild7, // #6 = $da
/*31488*/         OPC_MoveChild, 8,
/*31490*/         OPC_RecordNode, // #7 = $glc
/*31491*/         OPC_MoveParent,
/*31492*/         OPC_MoveChild, 9,
/*31494*/         OPC_RecordNode, // #8 = $slc
/*31495*/         OPC_MoveParent,
/*31496*/         OPC_MoveChild, 10,
/*31498*/         OPC_RecordNode, // #9 = $tfe
/*31499*/         OPC_MoveParent,
/*31500*/         OPC_MoveChild, 11,
/*31502*/         OPC_RecordNode, // #10 = $lwe
/*31503*/         OPC_MoveParent,
/*31504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31506*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31509*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31512*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31515*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31518*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31521*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31524*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31527*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31530*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5306:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31548*/       /*Scope*/ 68, /*->31617*/
/*31549*/         OPC_CheckChild1Type, MVT::v2i32,
/*31551*/         OPC_RecordChild2, // #1 = $rsrc
/*31552*/         OPC_RecordChild3, // #2 = $sampler
/*31553*/         OPC_RecordChild4, // #3 = $dmask
/*31554*/         OPC_RecordChild5, // #4 = $unorm
/*31555*/         OPC_RecordChild6, // #5 = $r128
/*31556*/         OPC_RecordChild7, // #6 = $da
/*31557*/         OPC_MoveChild, 8,
/*31559*/         OPC_RecordNode, // #7 = $glc
/*31560*/         OPC_MoveParent,
/*31561*/         OPC_MoveChild, 9,
/*31563*/         OPC_RecordNode, // #8 = $slc
/*31564*/         OPC_MoveParent,
/*31565*/         OPC_MoveChild, 10,
/*31567*/         OPC_RecordNode, // #9 = $tfe
/*31568*/         OPC_MoveParent,
/*31569*/         OPC_MoveChild, 11,
/*31571*/         OPC_RecordNode, // #10 = $lwe
/*31572*/         OPC_MoveParent,
/*31573*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31575*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31578*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31581*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31584*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31587*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31590*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31593*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31596*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5306:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31617*/       /*Scope*/ 68, /*->31686*/
/*31618*/         OPC_CheckChild1Type, MVT::v4i32,
/*31620*/         OPC_RecordChild2, // #1 = $rsrc
/*31621*/         OPC_RecordChild3, // #2 = $sampler
/*31622*/         OPC_RecordChild4, // #3 = $dmask
/*31623*/         OPC_RecordChild5, // #4 = $unorm
/*31624*/         OPC_RecordChild6, // #5 = $r128
/*31625*/         OPC_RecordChild7, // #6 = $da
/*31626*/         OPC_MoveChild, 8,
/*31628*/         OPC_RecordNode, // #7 = $glc
/*31629*/         OPC_MoveParent,
/*31630*/         OPC_MoveChild, 9,
/*31632*/         OPC_RecordNode, // #8 = $slc
/*31633*/         OPC_MoveParent,
/*31634*/         OPC_MoveChild, 10,
/*31636*/         OPC_RecordNode, // #9 = $tfe
/*31637*/         OPC_MoveParent,
/*31638*/         OPC_MoveChild, 11,
/*31640*/         OPC_RecordNode, // #10 = $lwe
/*31641*/         OPC_MoveParent,
/*31642*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31644*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31647*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31650*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31653*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31656*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31659*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31662*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31665*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31668*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5306:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31686*/       /*Scope*/ 68, /*->31755*/
/*31687*/         OPC_CheckChild1Type, MVT::v8i32,
/*31689*/         OPC_RecordChild2, // #1 = $rsrc
/*31690*/         OPC_RecordChild3, // #2 = $sampler
/*31691*/         OPC_RecordChild4, // #3 = $dmask
/*31692*/         OPC_RecordChild5, // #4 = $unorm
/*31693*/         OPC_RecordChild6, // #5 = $r128
/*31694*/         OPC_RecordChild7, // #6 = $da
/*31695*/         OPC_MoveChild, 8,
/*31697*/         OPC_RecordNode, // #7 = $glc
/*31698*/         OPC_MoveParent,
/*31699*/         OPC_MoveChild, 9,
/*31701*/         OPC_RecordNode, // #8 = $slc
/*31702*/         OPC_MoveParent,
/*31703*/         OPC_MoveChild, 10,
/*31705*/         OPC_RecordNode, // #9 = $tfe
/*31706*/         OPC_MoveParent,
/*31707*/         OPC_MoveChild, 11,
/*31709*/         OPC_RecordNode, // #10 = $lwe
/*31710*/         OPC_MoveParent,
/*31711*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31713*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31716*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31719*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31722*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31725*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31728*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31731*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31734*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31737*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5306:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31755*/       /*Scope*/ 68, /*->31824*/
/*31756*/         OPC_CheckChild1Type, MVT::v16i32,
/*31758*/         OPC_RecordChild2, // #1 = $rsrc
/*31759*/         OPC_RecordChild3, // #2 = $sampler
/*31760*/         OPC_RecordChild4, // #3 = $dmask
/*31761*/         OPC_RecordChild5, // #4 = $unorm
/*31762*/         OPC_RecordChild6, // #5 = $r128
/*31763*/         OPC_RecordChild7, // #6 = $da
/*31764*/         OPC_MoveChild, 8,
/*31766*/         OPC_RecordNode, // #7 = $glc
/*31767*/         OPC_MoveParent,
/*31768*/         OPC_MoveChild, 9,
/*31770*/         OPC_RecordNode, // #8 = $slc
/*31771*/         OPC_MoveParent,
/*31772*/         OPC_MoveChild, 10,
/*31774*/         OPC_RecordNode, // #9 = $tfe
/*31775*/         OPC_MoveParent,
/*31776*/         OPC_MoveChild, 11,
/*31778*/         OPC_RecordNode, // #10 = $lwe
/*31779*/         OPC_MoveParent,
/*31780*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31782*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31785*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31788*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31791*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31794*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31797*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31800*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31803*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31806*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5306:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31824*/       0, /*End of Scope*/
/*31825*/     /*Scope*/ 95|128,2/*351*/, /*->32178*/
/*31827*/       OPC_CheckChild0Integer, 49|128,41/*5297*/, 
/*31830*/       OPC_RecordChild1, // #0 = $addr
/*31831*/       OPC_Scope, 68, /*->31901*/ // 5 children in Scope
/*31833*/         OPC_CheckChild1Type, MVT::i32,
/*31835*/         OPC_RecordChild2, // #1 = $rsrc
/*31836*/         OPC_RecordChild3, // #2 = $sampler
/*31837*/         OPC_RecordChild4, // #3 = $dmask
/*31838*/         OPC_RecordChild5, // #4 = $unorm
/*31839*/         OPC_RecordChild6, // #5 = $r128
/*31840*/         OPC_RecordChild7, // #6 = $da
/*31841*/         OPC_MoveChild, 8,
/*31843*/         OPC_RecordNode, // #7 = $glc
/*31844*/         OPC_MoveParent,
/*31845*/         OPC_MoveChild, 9,
/*31847*/         OPC_RecordNode, // #8 = $slc
/*31848*/         OPC_MoveParent,
/*31849*/         OPC_MoveChild, 10,
/*31851*/         OPC_RecordNode, // #9 = $tfe
/*31852*/         OPC_MoveParent,
/*31853*/         OPC_MoveChild, 11,
/*31855*/         OPC_RecordNode, // #10 = $lwe
/*31856*/         OPC_MoveParent,
/*31857*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31859*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31862*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31865*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31868*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31871*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31874*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31877*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31880*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31883*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5297:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31901*/       /*Scope*/ 68, /*->31970*/
/*31902*/         OPC_CheckChild1Type, MVT::v2i32,
/*31904*/         OPC_RecordChild2, // #1 = $rsrc
/*31905*/         OPC_RecordChild3, // #2 = $sampler
/*31906*/         OPC_RecordChild4, // #3 = $dmask
/*31907*/         OPC_RecordChild5, // #4 = $unorm
/*31908*/         OPC_RecordChild6, // #5 = $r128
/*31909*/         OPC_RecordChild7, // #6 = $da
/*31910*/         OPC_MoveChild, 8,
/*31912*/         OPC_RecordNode, // #7 = $glc
/*31913*/         OPC_MoveParent,
/*31914*/         OPC_MoveChild, 9,
/*31916*/         OPC_RecordNode, // #8 = $slc
/*31917*/         OPC_MoveParent,
/*31918*/         OPC_MoveChild, 10,
/*31920*/         OPC_RecordNode, // #9 = $tfe
/*31921*/         OPC_MoveParent,
/*31922*/         OPC_MoveChild, 11,
/*31924*/         OPC_RecordNode, // #10 = $lwe
/*31925*/         OPC_MoveParent,
/*31926*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31928*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31931*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31934*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31937*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31940*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31943*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31946*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31949*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31952*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5297:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31970*/       /*Scope*/ 68, /*->32039*/
/*31971*/         OPC_CheckChild1Type, MVT::v4i32,
/*31973*/         OPC_RecordChild2, // #1 = $rsrc
/*31974*/         OPC_RecordChild3, // #2 = $sampler
/*31975*/         OPC_RecordChild4, // #3 = $dmask
/*31976*/         OPC_RecordChild5, // #4 = $unorm
/*31977*/         OPC_RecordChild6, // #5 = $r128
/*31978*/         OPC_RecordChild7, // #6 = $da
/*31979*/         OPC_MoveChild, 8,
/*31981*/         OPC_RecordNode, // #7 = $glc
/*31982*/         OPC_MoveParent,
/*31983*/         OPC_MoveChild, 9,
/*31985*/         OPC_RecordNode, // #8 = $slc
/*31986*/         OPC_MoveParent,
/*31987*/         OPC_MoveChild, 10,
/*31989*/         OPC_RecordNode, // #9 = $tfe
/*31990*/         OPC_MoveParent,
/*31991*/         OPC_MoveChild, 11,
/*31993*/         OPC_RecordNode, // #10 = $lwe
/*31994*/         OPC_MoveParent,
/*31995*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31997*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32000*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32003*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32006*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32009*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32012*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32015*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32018*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32021*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5297:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32039*/       /*Scope*/ 68, /*->32108*/
/*32040*/         OPC_CheckChild1Type, MVT::v8i32,
/*32042*/         OPC_RecordChild2, // #1 = $rsrc
/*32043*/         OPC_RecordChild3, // #2 = $sampler
/*32044*/         OPC_RecordChild4, // #3 = $dmask
/*32045*/         OPC_RecordChild5, // #4 = $unorm
/*32046*/         OPC_RecordChild6, // #5 = $r128
/*32047*/         OPC_RecordChild7, // #6 = $da
/*32048*/         OPC_MoveChild, 8,
/*32050*/         OPC_RecordNode, // #7 = $glc
/*32051*/         OPC_MoveParent,
/*32052*/         OPC_MoveChild, 9,
/*32054*/         OPC_RecordNode, // #8 = $slc
/*32055*/         OPC_MoveParent,
/*32056*/         OPC_MoveChild, 10,
/*32058*/         OPC_RecordNode, // #9 = $tfe
/*32059*/         OPC_MoveParent,
/*32060*/         OPC_MoveChild, 11,
/*32062*/         OPC_RecordNode, // #10 = $lwe
/*32063*/         OPC_MoveParent,
/*32064*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32066*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32069*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32072*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32075*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32078*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32081*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32084*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32087*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32090*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5297:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32108*/       /*Scope*/ 68, /*->32177*/
/*32109*/         OPC_CheckChild1Type, MVT::v16i32,
/*32111*/         OPC_RecordChild2, // #1 = $rsrc
/*32112*/         OPC_RecordChild3, // #2 = $sampler
/*32113*/         OPC_RecordChild4, // #3 = $dmask
/*32114*/         OPC_RecordChild5, // #4 = $unorm
/*32115*/         OPC_RecordChild6, // #5 = $r128
/*32116*/         OPC_RecordChild7, // #6 = $da
/*32117*/         OPC_MoveChild, 8,
/*32119*/         OPC_RecordNode, // #7 = $glc
/*32120*/         OPC_MoveParent,
/*32121*/         OPC_MoveChild, 9,
/*32123*/         OPC_RecordNode, // #8 = $slc
/*32124*/         OPC_MoveParent,
/*32125*/         OPC_MoveChild, 10,
/*32127*/         OPC_RecordNode, // #9 = $tfe
/*32128*/         OPC_MoveParent,
/*32129*/         OPC_MoveChild, 11,
/*32131*/         OPC_RecordNode, // #10 = $lwe
/*32132*/         OPC_MoveParent,
/*32133*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32135*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32138*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32141*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32144*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32147*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32150*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32153*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32156*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32159*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5297:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32177*/       0, /*End of Scope*/
/*32178*/     /*Scope*/ 95|128,2/*351*/, /*->32531*/
/*32180*/       OPC_CheckChild0Integer, 53|128,41/*5301*/, 
/*32183*/       OPC_RecordChild1, // #0 = $addr
/*32184*/       OPC_Scope, 68, /*->32254*/ // 5 children in Scope
/*32186*/         OPC_CheckChild1Type, MVT::i32,
/*32188*/         OPC_RecordChild2, // #1 = $rsrc
/*32189*/         OPC_RecordChild3, // #2 = $sampler
/*32190*/         OPC_RecordChild4, // #3 = $dmask
/*32191*/         OPC_RecordChild5, // #4 = $unorm
/*32192*/         OPC_RecordChild6, // #5 = $r128
/*32193*/         OPC_RecordChild7, // #6 = $da
/*32194*/         OPC_MoveChild, 8,
/*32196*/         OPC_RecordNode, // #7 = $glc
/*32197*/         OPC_MoveParent,
/*32198*/         OPC_MoveChild, 9,
/*32200*/         OPC_RecordNode, // #8 = $slc
/*32201*/         OPC_MoveParent,
/*32202*/         OPC_MoveChild, 10,
/*32204*/         OPC_RecordNode, // #9 = $tfe
/*32205*/         OPC_MoveParent,
/*32206*/         OPC_MoveChild, 11,
/*32208*/         OPC_RecordNode, // #10 = $lwe
/*32209*/         OPC_MoveParent,
/*32210*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32212*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32215*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32218*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32221*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32224*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32227*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32230*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32233*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32236*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5301:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32254*/       /*Scope*/ 68, /*->32323*/
/*32255*/         OPC_CheckChild1Type, MVT::v2i32,
/*32257*/         OPC_RecordChild2, // #1 = $rsrc
/*32258*/         OPC_RecordChild3, // #2 = $sampler
/*32259*/         OPC_RecordChild4, // #3 = $dmask
/*32260*/         OPC_RecordChild5, // #4 = $unorm
/*32261*/         OPC_RecordChild6, // #5 = $r128
/*32262*/         OPC_RecordChild7, // #6 = $da
/*32263*/         OPC_MoveChild, 8,
/*32265*/         OPC_RecordNode, // #7 = $glc
/*32266*/         OPC_MoveParent,
/*32267*/         OPC_MoveChild, 9,
/*32269*/         OPC_RecordNode, // #8 = $slc
/*32270*/         OPC_MoveParent,
/*32271*/         OPC_MoveChild, 10,
/*32273*/         OPC_RecordNode, // #9 = $tfe
/*32274*/         OPC_MoveParent,
/*32275*/         OPC_MoveChild, 11,
/*32277*/         OPC_RecordNode, // #10 = $lwe
/*32278*/         OPC_MoveParent,
/*32279*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32281*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32284*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32287*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32290*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32293*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32296*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32299*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32302*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32305*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5301:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32323*/       /*Scope*/ 68, /*->32392*/
/*32324*/         OPC_CheckChild1Type, MVT::v4i32,
/*32326*/         OPC_RecordChild2, // #1 = $rsrc
/*32327*/         OPC_RecordChild3, // #2 = $sampler
/*32328*/         OPC_RecordChild4, // #3 = $dmask
/*32329*/         OPC_RecordChild5, // #4 = $unorm
/*32330*/         OPC_RecordChild6, // #5 = $r128
/*32331*/         OPC_RecordChild7, // #6 = $da
/*32332*/         OPC_MoveChild, 8,
/*32334*/         OPC_RecordNode, // #7 = $glc
/*32335*/         OPC_MoveParent,
/*32336*/         OPC_MoveChild, 9,
/*32338*/         OPC_RecordNode, // #8 = $slc
/*32339*/         OPC_MoveParent,
/*32340*/         OPC_MoveChild, 10,
/*32342*/         OPC_RecordNode, // #9 = $tfe
/*32343*/         OPC_MoveParent,
/*32344*/         OPC_MoveChild, 11,
/*32346*/         OPC_RecordNode, // #10 = $lwe
/*32347*/         OPC_MoveParent,
/*32348*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32350*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32353*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32356*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32359*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32362*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32365*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32368*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32371*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32374*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5301:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32392*/       /*Scope*/ 68, /*->32461*/
/*32393*/         OPC_CheckChild1Type, MVT::v8i32,
/*32395*/         OPC_RecordChild2, // #1 = $rsrc
/*32396*/         OPC_RecordChild3, // #2 = $sampler
/*32397*/         OPC_RecordChild4, // #3 = $dmask
/*32398*/         OPC_RecordChild5, // #4 = $unorm
/*32399*/         OPC_RecordChild6, // #5 = $r128
/*32400*/         OPC_RecordChild7, // #6 = $da
/*32401*/         OPC_MoveChild, 8,
/*32403*/         OPC_RecordNode, // #7 = $glc
/*32404*/         OPC_MoveParent,
/*32405*/         OPC_MoveChild, 9,
/*32407*/         OPC_RecordNode, // #8 = $slc
/*32408*/         OPC_MoveParent,
/*32409*/         OPC_MoveChild, 10,
/*32411*/         OPC_RecordNode, // #9 = $tfe
/*32412*/         OPC_MoveParent,
/*32413*/         OPC_MoveChild, 11,
/*32415*/         OPC_RecordNode, // #10 = $lwe
/*32416*/         OPC_MoveParent,
/*32417*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32419*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32422*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32425*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32428*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32431*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32434*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32437*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32440*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32443*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5301:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32461*/       /*Scope*/ 68, /*->32530*/
/*32462*/         OPC_CheckChild1Type, MVT::v16i32,
/*32464*/         OPC_RecordChild2, // #1 = $rsrc
/*32465*/         OPC_RecordChild3, // #2 = $sampler
/*32466*/         OPC_RecordChild4, // #3 = $dmask
/*32467*/         OPC_RecordChild5, // #4 = $unorm
/*32468*/         OPC_RecordChild6, // #5 = $r128
/*32469*/         OPC_RecordChild7, // #6 = $da
/*32470*/         OPC_MoveChild, 8,
/*32472*/         OPC_RecordNode, // #7 = $glc
/*32473*/         OPC_MoveParent,
/*32474*/         OPC_MoveChild, 9,
/*32476*/         OPC_RecordNode, // #8 = $slc
/*32477*/         OPC_MoveParent,
/*32478*/         OPC_MoveChild, 10,
/*32480*/         OPC_RecordNode, // #9 = $tfe
/*32481*/         OPC_MoveParent,
/*32482*/         OPC_MoveChild, 11,
/*32484*/         OPC_RecordNode, // #10 = $lwe
/*32485*/         OPC_MoveParent,
/*32486*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32488*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32491*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32494*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32497*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32500*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32503*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32506*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32509*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32512*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5301:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32530*/       0, /*End of Scope*/
/*32531*/     /*Scope*/ 95|128,2/*351*/, /*->32884*/
/*32533*/       OPC_CheckChild0Integer, 52|128,41/*5300*/, 
/*32536*/       OPC_RecordChild1, // #0 = $addr
/*32537*/       OPC_Scope, 68, /*->32607*/ // 5 children in Scope
/*32539*/         OPC_CheckChild1Type, MVT::i32,
/*32541*/         OPC_RecordChild2, // #1 = $rsrc
/*32542*/         OPC_RecordChild3, // #2 = $sampler
/*32543*/         OPC_RecordChild4, // #3 = $dmask
/*32544*/         OPC_RecordChild5, // #4 = $unorm
/*32545*/         OPC_RecordChild6, // #5 = $r128
/*32546*/         OPC_RecordChild7, // #6 = $da
/*32547*/         OPC_MoveChild, 8,
/*32549*/         OPC_RecordNode, // #7 = $glc
/*32550*/         OPC_MoveParent,
/*32551*/         OPC_MoveChild, 9,
/*32553*/         OPC_RecordNode, // #8 = $slc
/*32554*/         OPC_MoveParent,
/*32555*/         OPC_MoveChild, 10,
/*32557*/         OPC_RecordNode, // #9 = $tfe
/*32558*/         OPC_MoveParent,
/*32559*/         OPC_MoveChild, 11,
/*32561*/         OPC_RecordNode, // #10 = $lwe
/*32562*/         OPC_MoveParent,
/*32563*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32565*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32568*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32571*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32574*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32577*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32580*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32583*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32586*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32589*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5300:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32607*/       /*Scope*/ 68, /*->32676*/
/*32608*/         OPC_CheckChild1Type, MVT::v2i32,
/*32610*/         OPC_RecordChild2, // #1 = $rsrc
/*32611*/         OPC_RecordChild3, // #2 = $sampler
/*32612*/         OPC_RecordChild4, // #3 = $dmask
/*32613*/         OPC_RecordChild5, // #4 = $unorm
/*32614*/         OPC_RecordChild6, // #5 = $r128
/*32615*/         OPC_RecordChild7, // #6 = $da
/*32616*/         OPC_MoveChild, 8,
/*32618*/         OPC_RecordNode, // #7 = $glc
/*32619*/         OPC_MoveParent,
/*32620*/         OPC_MoveChild, 9,
/*32622*/         OPC_RecordNode, // #8 = $slc
/*32623*/         OPC_MoveParent,
/*32624*/         OPC_MoveChild, 10,
/*32626*/         OPC_RecordNode, // #9 = $tfe
/*32627*/         OPC_MoveParent,
/*32628*/         OPC_MoveChild, 11,
/*32630*/         OPC_RecordNode, // #10 = $lwe
/*32631*/         OPC_MoveParent,
/*32632*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32634*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32637*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32640*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32643*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32646*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32649*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32652*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32655*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32658*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5300:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32676*/       /*Scope*/ 68, /*->32745*/
/*32677*/         OPC_CheckChild1Type, MVT::v4i32,
/*32679*/         OPC_RecordChild2, // #1 = $rsrc
/*32680*/         OPC_RecordChild3, // #2 = $sampler
/*32681*/         OPC_RecordChild4, // #3 = $dmask
/*32682*/         OPC_RecordChild5, // #4 = $unorm
/*32683*/         OPC_RecordChild6, // #5 = $r128
/*32684*/         OPC_RecordChild7, // #6 = $da
/*32685*/         OPC_MoveChild, 8,
/*32687*/         OPC_RecordNode, // #7 = $glc
/*32688*/         OPC_MoveParent,
/*32689*/         OPC_MoveChild, 9,
/*32691*/         OPC_RecordNode, // #8 = $slc
/*32692*/         OPC_MoveParent,
/*32693*/         OPC_MoveChild, 10,
/*32695*/         OPC_RecordNode, // #9 = $tfe
/*32696*/         OPC_MoveParent,
/*32697*/         OPC_MoveChild, 11,
/*32699*/         OPC_RecordNode, // #10 = $lwe
/*32700*/         OPC_MoveParent,
/*32701*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32703*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32706*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32709*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32712*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32715*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32718*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32721*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32724*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32727*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5300:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32745*/       /*Scope*/ 68, /*->32814*/
/*32746*/         OPC_CheckChild1Type, MVT::v8i32,
/*32748*/         OPC_RecordChild2, // #1 = $rsrc
/*32749*/         OPC_RecordChild3, // #2 = $sampler
/*32750*/         OPC_RecordChild4, // #3 = $dmask
/*32751*/         OPC_RecordChild5, // #4 = $unorm
/*32752*/         OPC_RecordChild6, // #5 = $r128
/*32753*/         OPC_RecordChild7, // #6 = $da
/*32754*/         OPC_MoveChild, 8,
/*32756*/         OPC_RecordNode, // #7 = $glc
/*32757*/         OPC_MoveParent,
/*32758*/         OPC_MoveChild, 9,
/*32760*/         OPC_RecordNode, // #8 = $slc
/*32761*/         OPC_MoveParent,
/*32762*/         OPC_MoveChild, 10,
/*32764*/         OPC_RecordNode, // #9 = $tfe
/*32765*/         OPC_MoveParent,
/*32766*/         OPC_MoveChild, 11,
/*32768*/         OPC_RecordNode, // #10 = $lwe
/*32769*/         OPC_MoveParent,
/*32770*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32772*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32775*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32778*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32781*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32784*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32787*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32790*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32793*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32796*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5300:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32814*/       /*Scope*/ 68, /*->32883*/
/*32815*/         OPC_CheckChild1Type, MVT::v16i32,
/*32817*/         OPC_RecordChild2, // #1 = $rsrc
/*32818*/         OPC_RecordChild3, // #2 = $sampler
/*32819*/         OPC_RecordChild4, // #3 = $dmask
/*32820*/         OPC_RecordChild5, // #4 = $unorm
/*32821*/         OPC_RecordChild6, // #5 = $r128
/*32822*/         OPC_RecordChild7, // #6 = $da
/*32823*/         OPC_MoveChild, 8,
/*32825*/         OPC_RecordNode, // #7 = $glc
/*32826*/         OPC_MoveParent,
/*32827*/         OPC_MoveChild, 9,
/*32829*/         OPC_RecordNode, // #8 = $slc
/*32830*/         OPC_MoveParent,
/*32831*/         OPC_MoveChild, 10,
/*32833*/         OPC_RecordNode, // #9 = $tfe
/*32834*/         OPC_MoveParent,
/*32835*/         OPC_MoveChild, 11,
/*32837*/         OPC_RecordNode, // #10 = $lwe
/*32838*/         OPC_MoveParent,
/*32839*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32841*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32844*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32847*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32850*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32853*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32856*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32859*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32862*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32865*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5300:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32883*/       0, /*End of Scope*/
/*32884*/     /*Scope*/ 95|128,2/*351*/, /*->33237*/
/*32886*/       OPC_CheckChild0Integer, 55|128,41/*5303*/, 
/*32889*/       OPC_RecordChild1, // #0 = $addr
/*32890*/       OPC_Scope, 68, /*->32960*/ // 5 children in Scope
/*32892*/         OPC_CheckChild1Type, MVT::i32,
/*32894*/         OPC_RecordChild2, // #1 = $rsrc
/*32895*/         OPC_RecordChild3, // #2 = $sampler
/*32896*/         OPC_RecordChild4, // #3 = $dmask
/*32897*/         OPC_RecordChild5, // #4 = $unorm
/*32898*/         OPC_RecordChild6, // #5 = $r128
/*32899*/         OPC_RecordChild7, // #6 = $da
/*32900*/         OPC_MoveChild, 8,
/*32902*/         OPC_RecordNode, // #7 = $glc
/*32903*/         OPC_MoveParent,
/*32904*/         OPC_MoveChild, 9,
/*32906*/         OPC_RecordNode, // #8 = $slc
/*32907*/         OPC_MoveParent,
/*32908*/         OPC_MoveChild, 10,
/*32910*/         OPC_RecordNode, // #9 = $tfe
/*32911*/         OPC_MoveParent,
/*32912*/         OPC_MoveChild, 11,
/*32914*/         OPC_RecordNode, // #10 = $lwe
/*32915*/         OPC_MoveParent,
/*32916*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32918*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32921*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32924*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32927*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32930*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32933*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32936*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32939*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32942*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5303:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32960*/       /*Scope*/ 68, /*->33029*/
/*32961*/         OPC_CheckChild1Type, MVT::v2i32,
/*32963*/         OPC_RecordChild2, // #1 = $rsrc
/*32964*/         OPC_RecordChild3, // #2 = $sampler
/*32965*/         OPC_RecordChild4, // #3 = $dmask
/*32966*/         OPC_RecordChild5, // #4 = $unorm
/*32967*/         OPC_RecordChild6, // #5 = $r128
/*32968*/         OPC_RecordChild7, // #6 = $da
/*32969*/         OPC_MoveChild, 8,
/*32971*/         OPC_RecordNode, // #7 = $glc
/*32972*/         OPC_MoveParent,
/*32973*/         OPC_MoveChild, 9,
/*32975*/         OPC_RecordNode, // #8 = $slc
/*32976*/         OPC_MoveParent,
/*32977*/         OPC_MoveChild, 10,
/*32979*/         OPC_RecordNode, // #9 = $tfe
/*32980*/         OPC_MoveParent,
/*32981*/         OPC_MoveChild, 11,
/*32983*/         OPC_RecordNode, // #10 = $lwe
/*32984*/         OPC_MoveParent,
/*32985*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32987*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32990*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32993*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32996*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32999*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33002*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33005*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33008*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33011*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5303:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33029*/       /*Scope*/ 68, /*->33098*/
/*33030*/         OPC_CheckChild1Type, MVT::v4i32,
/*33032*/         OPC_RecordChild2, // #1 = $rsrc
/*33033*/         OPC_RecordChild3, // #2 = $sampler
/*33034*/         OPC_RecordChild4, // #3 = $dmask
/*33035*/         OPC_RecordChild5, // #4 = $unorm
/*33036*/         OPC_RecordChild6, // #5 = $r128
/*33037*/         OPC_RecordChild7, // #6 = $da
/*33038*/         OPC_MoveChild, 8,
/*33040*/         OPC_RecordNode, // #7 = $glc
/*33041*/         OPC_MoveParent,
/*33042*/         OPC_MoveChild, 9,
/*33044*/         OPC_RecordNode, // #8 = $slc
/*33045*/         OPC_MoveParent,
/*33046*/         OPC_MoveChild, 10,
/*33048*/         OPC_RecordNode, // #9 = $tfe
/*33049*/         OPC_MoveParent,
/*33050*/         OPC_MoveChild, 11,
/*33052*/         OPC_RecordNode, // #10 = $lwe
/*33053*/         OPC_MoveParent,
/*33054*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33056*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33059*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33062*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33065*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33068*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33071*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33074*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33077*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33080*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5303:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33098*/       /*Scope*/ 68, /*->33167*/
/*33099*/         OPC_CheckChild1Type, MVT::v8i32,
/*33101*/         OPC_RecordChild2, // #1 = $rsrc
/*33102*/         OPC_RecordChild3, // #2 = $sampler
/*33103*/         OPC_RecordChild4, // #3 = $dmask
/*33104*/         OPC_RecordChild5, // #4 = $unorm
/*33105*/         OPC_RecordChild6, // #5 = $r128
/*33106*/         OPC_RecordChild7, // #6 = $da
/*33107*/         OPC_MoveChild, 8,
/*33109*/         OPC_RecordNode, // #7 = $glc
/*33110*/         OPC_MoveParent,
/*33111*/         OPC_MoveChild, 9,
/*33113*/         OPC_RecordNode, // #8 = $slc
/*33114*/         OPC_MoveParent,
/*33115*/         OPC_MoveChild, 10,
/*33117*/         OPC_RecordNode, // #9 = $tfe
/*33118*/         OPC_MoveParent,
/*33119*/         OPC_MoveChild, 11,
/*33121*/         OPC_RecordNode, // #10 = $lwe
/*33122*/         OPC_MoveParent,
/*33123*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33125*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33128*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33131*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33134*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33137*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33140*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33143*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33146*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33149*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5303:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33167*/       /*Scope*/ 68, /*->33236*/
/*33168*/         OPC_CheckChild1Type, MVT::v16i32,
/*33170*/         OPC_RecordChild2, // #1 = $rsrc
/*33171*/         OPC_RecordChild3, // #2 = $sampler
/*33172*/         OPC_RecordChild4, // #3 = $dmask
/*33173*/         OPC_RecordChild5, // #4 = $unorm
/*33174*/         OPC_RecordChild6, // #5 = $r128
/*33175*/         OPC_RecordChild7, // #6 = $da
/*33176*/         OPC_MoveChild, 8,
/*33178*/         OPC_RecordNode, // #7 = $glc
/*33179*/         OPC_MoveParent,
/*33180*/         OPC_MoveChild, 9,
/*33182*/         OPC_RecordNode, // #8 = $slc
/*33183*/         OPC_MoveParent,
/*33184*/         OPC_MoveChild, 10,
/*33186*/         OPC_RecordNode, // #9 = $tfe
/*33187*/         OPC_MoveParent,
/*33188*/         OPC_MoveChild, 11,
/*33190*/         OPC_RecordNode, // #10 = $lwe
/*33191*/         OPC_MoveParent,
/*33192*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33194*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33197*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33200*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33203*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33206*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33209*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33212*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33215*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33218*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5303:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33236*/       0, /*End of Scope*/
/*33237*/     /*Scope*/ 95|128,2/*351*/, /*->33590*/
/*33239*/       OPC_CheckChild0Integer, 23|128,41/*5271*/, 
/*33242*/       OPC_RecordChild1, // #0 = $addr
/*33243*/       OPC_Scope, 68, /*->33313*/ // 5 children in Scope
/*33245*/         OPC_CheckChild1Type, MVT::i32,
/*33247*/         OPC_RecordChild2, // #1 = $rsrc
/*33248*/         OPC_RecordChild3, // #2 = $sampler
/*33249*/         OPC_RecordChild4, // #3 = $dmask
/*33250*/         OPC_RecordChild5, // #4 = $unorm
/*33251*/         OPC_RecordChild6, // #5 = $r128
/*33252*/         OPC_RecordChild7, // #6 = $da
/*33253*/         OPC_MoveChild, 8,
/*33255*/         OPC_RecordNode, // #7 = $glc
/*33256*/         OPC_MoveParent,
/*33257*/         OPC_MoveChild, 9,
/*33259*/         OPC_RecordNode, // #8 = $slc
/*33260*/         OPC_MoveParent,
/*33261*/         OPC_MoveChild, 10,
/*33263*/         OPC_RecordNode, // #9 = $tfe
/*33264*/         OPC_MoveParent,
/*33265*/         OPC_MoveChild, 11,
/*33267*/         OPC_RecordNode, // #10 = $lwe
/*33268*/         OPC_MoveParent,
/*33269*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33271*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33274*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33277*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33280*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33283*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33286*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33289*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33292*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33295*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5271:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33313*/       /*Scope*/ 68, /*->33382*/
/*33314*/         OPC_CheckChild1Type, MVT::v2i32,
/*33316*/         OPC_RecordChild2, // #1 = $rsrc
/*33317*/         OPC_RecordChild3, // #2 = $sampler
/*33318*/         OPC_RecordChild4, // #3 = $dmask
/*33319*/         OPC_RecordChild5, // #4 = $unorm
/*33320*/         OPC_RecordChild6, // #5 = $r128
/*33321*/         OPC_RecordChild7, // #6 = $da
/*33322*/         OPC_MoveChild, 8,
/*33324*/         OPC_RecordNode, // #7 = $glc
/*33325*/         OPC_MoveParent,
/*33326*/         OPC_MoveChild, 9,
/*33328*/         OPC_RecordNode, // #8 = $slc
/*33329*/         OPC_MoveParent,
/*33330*/         OPC_MoveChild, 10,
/*33332*/         OPC_RecordNode, // #9 = $tfe
/*33333*/         OPC_MoveParent,
/*33334*/         OPC_MoveChild, 11,
/*33336*/         OPC_RecordNode, // #10 = $lwe
/*33337*/         OPC_MoveParent,
/*33338*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33340*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33343*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33346*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33349*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33352*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33355*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33358*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33361*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33364*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5271:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33382*/       /*Scope*/ 68, /*->33451*/
/*33383*/         OPC_CheckChild1Type, MVT::v4i32,
/*33385*/         OPC_RecordChild2, // #1 = $rsrc
/*33386*/         OPC_RecordChild3, // #2 = $sampler
/*33387*/         OPC_RecordChild4, // #3 = $dmask
/*33388*/         OPC_RecordChild5, // #4 = $unorm
/*33389*/         OPC_RecordChild6, // #5 = $r128
/*33390*/         OPC_RecordChild7, // #6 = $da
/*33391*/         OPC_MoveChild, 8,
/*33393*/         OPC_RecordNode, // #7 = $glc
/*33394*/         OPC_MoveParent,
/*33395*/         OPC_MoveChild, 9,
/*33397*/         OPC_RecordNode, // #8 = $slc
/*33398*/         OPC_MoveParent,
/*33399*/         OPC_MoveChild, 10,
/*33401*/         OPC_RecordNode, // #9 = $tfe
/*33402*/         OPC_MoveParent,
/*33403*/         OPC_MoveChild, 11,
/*33405*/         OPC_RecordNode, // #10 = $lwe
/*33406*/         OPC_MoveParent,
/*33407*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33409*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33412*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33415*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33418*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33421*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33424*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33427*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33430*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33433*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5271:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33451*/       /*Scope*/ 68, /*->33520*/
/*33452*/         OPC_CheckChild1Type, MVT::v8i32,
/*33454*/         OPC_RecordChild2, // #1 = $rsrc
/*33455*/         OPC_RecordChild3, // #2 = $sampler
/*33456*/         OPC_RecordChild4, // #3 = $dmask
/*33457*/         OPC_RecordChild5, // #4 = $unorm
/*33458*/         OPC_RecordChild6, // #5 = $r128
/*33459*/         OPC_RecordChild7, // #6 = $da
/*33460*/         OPC_MoveChild, 8,
/*33462*/         OPC_RecordNode, // #7 = $glc
/*33463*/         OPC_MoveParent,
/*33464*/         OPC_MoveChild, 9,
/*33466*/         OPC_RecordNode, // #8 = $slc
/*33467*/         OPC_MoveParent,
/*33468*/         OPC_MoveChild, 10,
/*33470*/         OPC_RecordNode, // #9 = $tfe
/*33471*/         OPC_MoveParent,
/*33472*/         OPC_MoveChild, 11,
/*33474*/         OPC_RecordNode, // #10 = $lwe
/*33475*/         OPC_MoveParent,
/*33476*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33478*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33481*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33484*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33487*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33490*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33493*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33496*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33499*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33502*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5271:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33520*/       /*Scope*/ 68, /*->33589*/
/*33521*/         OPC_CheckChild1Type, MVT::v16i32,
/*33523*/         OPC_RecordChild2, // #1 = $rsrc
/*33524*/         OPC_RecordChild3, // #2 = $sampler
/*33525*/         OPC_RecordChild4, // #3 = $dmask
/*33526*/         OPC_RecordChild5, // #4 = $unorm
/*33527*/         OPC_RecordChild6, // #5 = $r128
/*33528*/         OPC_RecordChild7, // #6 = $da
/*33529*/         OPC_MoveChild, 8,
/*33531*/         OPC_RecordNode, // #7 = $glc
/*33532*/         OPC_MoveParent,
/*33533*/         OPC_MoveChild, 9,
/*33535*/         OPC_RecordNode, // #8 = $slc
/*33536*/         OPC_MoveParent,
/*33537*/         OPC_MoveChild, 10,
/*33539*/         OPC_RecordNode, // #9 = $tfe
/*33540*/         OPC_MoveParent,
/*33541*/         OPC_MoveChild, 11,
/*33543*/         OPC_RecordNode, // #10 = $lwe
/*33544*/         OPC_MoveParent,
/*33545*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33547*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33550*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33553*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33556*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33559*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33562*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33565*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33568*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33571*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5271:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33589*/       0, /*End of Scope*/
/*33590*/     /*Scope*/ 95|128,2/*351*/, /*->33943*/
/*33592*/       OPC_CheckChild0Integer, 22|128,41/*5270*/, 
/*33595*/       OPC_RecordChild1, // #0 = $addr
/*33596*/       OPC_Scope, 68, /*->33666*/ // 5 children in Scope
/*33598*/         OPC_CheckChild1Type, MVT::i32,
/*33600*/         OPC_RecordChild2, // #1 = $rsrc
/*33601*/         OPC_RecordChild3, // #2 = $sampler
/*33602*/         OPC_RecordChild4, // #3 = $dmask
/*33603*/         OPC_RecordChild5, // #4 = $unorm
/*33604*/         OPC_RecordChild6, // #5 = $r128
/*33605*/         OPC_RecordChild7, // #6 = $da
/*33606*/         OPC_MoveChild, 8,
/*33608*/         OPC_RecordNode, // #7 = $glc
/*33609*/         OPC_MoveParent,
/*33610*/         OPC_MoveChild, 9,
/*33612*/         OPC_RecordNode, // #8 = $slc
/*33613*/         OPC_MoveParent,
/*33614*/         OPC_MoveChild, 10,
/*33616*/         OPC_RecordNode, // #9 = $tfe
/*33617*/         OPC_MoveParent,
/*33618*/         OPC_MoveChild, 11,
/*33620*/         OPC_RecordNode, // #10 = $lwe
/*33621*/         OPC_MoveParent,
/*33622*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33624*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33627*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33630*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33633*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33636*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33639*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33642*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33645*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33648*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5270:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33666*/       /*Scope*/ 68, /*->33735*/
/*33667*/         OPC_CheckChild1Type, MVT::v2i32,
/*33669*/         OPC_RecordChild2, // #1 = $rsrc
/*33670*/         OPC_RecordChild3, // #2 = $sampler
/*33671*/         OPC_RecordChild4, // #3 = $dmask
/*33672*/         OPC_RecordChild5, // #4 = $unorm
/*33673*/         OPC_RecordChild6, // #5 = $r128
/*33674*/         OPC_RecordChild7, // #6 = $da
/*33675*/         OPC_MoveChild, 8,
/*33677*/         OPC_RecordNode, // #7 = $glc
/*33678*/         OPC_MoveParent,
/*33679*/         OPC_MoveChild, 9,
/*33681*/         OPC_RecordNode, // #8 = $slc
/*33682*/         OPC_MoveParent,
/*33683*/         OPC_MoveChild, 10,
/*33685*/         OPC_RecordNode, // #9 = $tfe
/*33686*/         OPC_MoveParent,
/*33687*/         OPC_MoveChild, 11,
/*33689*/         OPC_RecordNode, // #10 = $lwe
/*33690*/         OPC_MoveParent,
/*33691*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33693*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33696*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33699*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33702*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33705*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33708*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33711*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33714*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33717*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5270:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33735*/       /*Scope*/ 68, /*->33804*/
/*33736*/         OPC_CheckChild1Type, MVT::v4i32,
/*33738*/         OPC_RecordChild2, // #1 = $rsrc
/*33739*/         OPC_RecordChild3, // #2 = $sampler
/*33740*/         OPC_RecordChild4, // #3 = $dmask
/*33741*/         OPC_RecordChild5, // #4 = $unorm
/*33742*/         OPC_RecordChild6, // #5 = $r128
/*33743*/         OPC_RecordChild7, // #6 = $da
/*33744*/         OPC_MoveChild, 8,
/*33746*/         OPC_RecordNode, // #7 = $glc
/*33747*/         OPC_MoveParent,
/*33748*/         OPC_MoveChild, 9,
/*33750*/         OPC_RecordNode, // #8 = $slc
/*33751*/         OPC_MoveParent,
/*33752*/         OPC_MoveChild, 10,
/*33754*/         OPC_RecordNode, // #9 = $tfe
/*33755*/         OPC_MoveParent,
/*33756*/         OPC_MoveChild, 11,
/*33758*/         OPC_RecordNode, // #10 = $lwe
/*33759*/         OPC_MoveParent,
/*33760*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33762*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33765*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33768*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33771*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33774*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33777*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33780*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33783*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33786*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5270:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33804*/       /*Scope*/ 68, /*->33873*/
/*33805*/         OPC_CheckChild1Type, MVT::v8i32,
/*33807*/         OPC_RecordChild2, // #1 = $rsrc
/*33808*/         OPC_RecordChild3, // #2 = $sampler
/*33809*/         OPC_RecordChild4, // #3 = $dmask
/*33810*/         OPC_RecordChild5, // #4 = $unorm
/*33811*/         OPC_RecordChild6, // #5 = $r128
/*33812*/         OPC_RecordChild7, // #6 = $da
/*33813*/         OPC_MoveChild, 8,
/*33815*/         OPC_RecordNode, // #7 = $glc
/*33816*/         OPC_MoveParent,
/*33817*/         OPC_MoveChild, 9,
/*33819*/         OPC_RecordNode, // #8 = $slc
/*33820*/         OPC_MoveParent,
/*33821*/         OPC_MoveChild, 10,
/*33823*/         OPC_RecordNode, // #9 = $tfe
/*33824*/         OPC_MoveParent,
/*33825*/         OPC_MoveChild, 11,
/*33827*/         OPC_RecordNode, // #10 = $lwe
/*33828*/         OPC_MoveParent,
/*33829*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33831*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33834*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33837*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33840*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33843*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33846*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33849*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33852*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33855*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5270:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33873*/       /*Scope*/ 68, /*->33942*/
/*33874*/         OPC_CheckChild1Type, MVT::v16i32,
/*33876*/         OPC_RecordChild2, // #1 = $rsrc
/*33877*/         OPC_RecordChild3, // #2 = $sampler
/*33878*/         OPC_RecordChild4, // #3 = $dmask
/*33879*/         OPC_RecordChild5, // #4 = $unorm
/*33880*/         OPC_RecordChild6, // #5 = $r128
/*33881*/         OPC_RecordChild7, // #6 = $da
/*33882*/         OPC_MoveChild, 8,
/*33884*/         OPC_RecordNode, // #7 = $glc
/*33885*/         OPC_MoveParent,
/*33886*/         OPC_MoveChild, 9,
/*33888*/         OPC_RecordNode, // #8 = $slc
/*33889*/         OPC_MoveParent,
/*33890*/         OPC_MoveChild, 10,
/*33892*/         OPC_RecordNode, // #9 = $tfe
/*33893*/         OPC_MoveParent,
/*33894*/         OPC_MoveChild, 11,
/*33896*/         OPC_RecordNode, // #10 = $lwe
/*33897*/         OPC_MoveParent,
/*33898*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33900*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33903*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33906*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33909*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33912*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33915*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33918*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33921*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33924*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5270:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33942*/       0, /*End of Scope*/
/*33943*/     /*Scope*/ 95|128,2/*351*/, /*->34296*/
/*33945*/       OPC_CheckChild0Integer, 57|128,41/*5305*/, 
/*33948*/       OPC_RecordChild1, // #0 = $addr
/*33949*/       OPC_Scope, 68, /*->34019*/ // 5 children in Scope
/*33951*/         OPC_CheckChild1Type, MVT::i32,
/*33953*/         OPC_RecordChild2, // #1 = $rsrc
/*33954*/         OPC_RecordChild3, // #2 = $sampler
/*33955*/         OPC_RecordChild4, // #3 = $dmask
/*33956*/         OPC_RecordChild5, // #4 = $unorm
/*33957*/         OPC_RecordChild6, // #5 = $r128
/*33958*/         OPC_RecordChild7, // #6 = $da
/*33959*/         OPC_MoveChild, 8,
/*33961*/         OPC_RecordNode, // #7 = $glc
/*33962*/         OPC_MoveParent,
/*33963*/         OPC_MoveChild, 9,
/*33965*/         OPC_RecordNode, // #8 = $slc
/*33966*/         OPC_MoveParent,
/*33967*/         OPC_MoveChild, 10,
/*33969*/         OPC_RecordNode, // #9 = $tfe
/*33970*/         OPC_MoveParent,
/*33971*/         OPC_MoveChild, 11,
/*33973*/         OPC_RecordNode, // #10 = $lwe
/*33974*/         OPC_MoveParent,
/*33975*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33977*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33980*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33983*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33986*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33989*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33992*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33995*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33998*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34001*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5305:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34019*/       /*Scope*/ 68, /*->34088*/
/*34020*/         OPC_CheckChild1Type, MVT::v2i32,
/*34022*/         OPC_RecordChild2, // #1 = $rsrc
/*34023*/         OPC_RecordChild3, // #2 = $sampler
/*34024*/         OPC_RecordChild4, // #3 = $dmask
/*34025*/         OPC_RecordChild5, // #4 = $unorm
/*34026*/         OPC_RecordChild6, // #5 = $r128
/*34027*/         OPC_RecordChild7, // #6 = $da
/*34028*/         OPC_MoveChild, 8,
/*34030*/         OPC_RecordNode, // #7 = $glc
/*34031*/         OPC_MoveParent,
/*34032*/         OPC_MoveChild, 9,
/*34034*/         OPC_RecordNode, // #8 = $slc
/*34035*/         OPC_MoveParent,
/*34036*/         OPC_MoveChild, 10,
/*34038*/         OPC_RecordNode, // #9 = $tfe
/*34039*/         OPC_MoveParent,
/*34040*/         OPC_MoveChild, 11,
/*34042*/         OPC_RecordNode, // #10 = $lwe
/*34043*/         OPC_MoveParent,
/*34044*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34046*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34049*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34052*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34055*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34058*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34061*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34064*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34067*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34070*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5305:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34088*/       /*Scope*/ 68, /*->34157*/
/*34089*/         OPC_CheckChild1Type, MVT::v4i32,
/*34091*/         OPC_RecordChild2, // #1 = $rsrc
/*34092*/         OPC_RecordChild3, // #2 = $sampler
/*34093*/         OPC_RecordChild4, // #3 = $dmask
/*34094*/         OPC_RecordChild5, // #4 = $unorm
/*34095*/         OPC_RecordChild6, // #5 = $r128
/*34096*/         OPC_RecordChild7, // #6 = $da
/*34097*/         OPC_MoveChild, 8,
/*34099*/         OPC_RecordNode, // #7 = $glc
/*34100*/         OPC_MoveParent,
/*34101*/         OPC_MoveChild, 9,
/*34103*/         OPC_RecordNode, // #8 = $slc
/*34104*/         OPC_MoveParent,
/*34105*/         OPC_MoveChild, 10,
/*34107*/         OPC_RecordNode, // #9 = $tfe
/*34108*/         OPC_MoveParent,
/*34109*/         OPC_MoveChild, 11,
/*34111*/         OPC_RecordNode, // #10 = $lwe
/*34112*/         OPC_MoveParent,
/*34113*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34115*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34118*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34121*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34124*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34127*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34130*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34133*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34136*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34139*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5305:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34157*/       /*Scope*/ 68, /*->34226*/
/*34158*/         OPC_CheckChild1Type, MVT::v8i32,
/*34160*/         OPC_RecordChild2, // #1 = $rsrc
/*34161*/         OPC_RecordChild3, // #2 = $sampler
/*34162*/         OPC_RecordChild4, // #3 = $dmask
/*34163*/         OPC_RecordChild5, // #4 = $unorm
/*34164*/         OPC_RecordChild6, // #5 = $r128
/*34165*/         OPC_RecordChild7, // #6 = $da
/*34166*/         OPC_MoveChild, 8,
/*34168*/         OPC_RecordNode, // #7 = $glc
/*34169*/         OPC_MoveParent,
/*34170*/         OPC_MoveChild, 9,
/*34172*/         OPC_RecordNode, // #8 = $slc
/*34173*/         OPC_MoveParent,
/*34174*/         OPC_MoveChild, 10,
/*34176*/         OPC_RecordNode, // #9 = $tfe
/*34177*/         OPC_MoveParent,
/*34178*/         OPC_MoveChild, 11,
/*34180*/         OPC_RecordNode, // #10 = $lwe
/*34181*/         OPC_MoveParent,
/*34182*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34184*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34187*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34190*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34193*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34196*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34199*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34202*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34205*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34208*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5305:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34226*/       /*Scope*/ 68, /*->34295*/
/*34227*/         OPC_CheckChild1Type, MVT::v16i32,
/*34229*/         OPC_RecordChild2, // #1 = $rsrc
/*34230*/         OPC_RecordChild3, // #2 = $sampler
/*34231*/         OPC_RecordChild4, // #3 = $dmask
/*34232*/         OPC_RecordChild5, // #4 = $unorm
/*34233*/         OPC_RecordChild6, // #5 = $r128
/*34234*/         OPC_RecordChild7, // #6 = $da
/*34235*/         OPC_MoveChild, 8,
/*34237*/         OPC_RecordNode, // #7 = $glc
/*34238*/         OPC_MoveParent,
/*34239*/         OPC_MoveChild, 9,
/*34241*/         OPC_RecordNode, // #8 = $slc
/*34242*/         OPC_MoveParent,
/*34243*/         OPC_MoveChild, 10,
/*34245*/         OPC_RecordNode, // #9 = $tfe
/*34246*/         OPC_MoveParent,
/*34247*/         OPC_MoveChild, 11,
/*34249*/         OPC_RecordNode, // #10 = $lwe
/*34250*/         OPC_MoveParent,
/*34251*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34253*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34256*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34259*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34262*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34265*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34268*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34271*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34274*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34277*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5305:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34295*/       0, /*End of Scope*/
/*34296*/     /*Scope*/ 95|128,2/*351*/, /*->34649*/
/*34298*/       OPC_CheckChild0Integer, 47|128,41/*5295*/, 
/*34301*/       OPC_RecordChild1, // #0 = $addr
/*34302*/       OPC_Scope, 68, /*->34372*/ // 5 children in Scope
/*34304*/         OPC_CheckChild1Type, MVT::i32,
/*34306*/         OPC_RecordChild2, // #1 = $rsrc
/*34307*/         OPC_RecordChild3, // #2 = $sampler
/*34308*/         OPC_RecordChild4, // #3 = $dmask
/*34309*/         OPC_RecordChild5, // #4 = $unorm
/*34310*/         OPC_RecordChild6, // #5 = $r128
/*34311*/         OPC_RecordChild7, // #6 = $da
/*34312*/         OPC_MoveChild, 8,
/*34314*/         OPC_RecordNode, // #7 = $glc
/*34315*/         OPC_MoveParent,
/*34316*/         OPC_MoveChild, 9,
/*34318*/         OPC_RecordNode, // #8 = $slc
/*34319*/         OPC_MoveParent,
/*34320*/         OPC_MoveChild, 10,
/*34322*/         OPC_RecordNode, // #9 = $tfe
/*34323*/         OPC_MoveParent,
/*34324*/         OPC_MoveChild, 11,
/*34326*/         OPC_RecordNode, // #10 = $lwe
/*34327*/         OPC_MoveParent,
/*34328*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34330*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34333*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34336*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34339*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34342*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34345*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34348*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34351*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34354*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5295:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34372*/       /*Scope*/ 68, /*->34441*/
/*34373*/         OPC_CheckChild1Type, MVT::v2i32,
/*34375*/         OPC_RecordChild2, // #1 = $rsrc
/*34376*/         OPC_RecordChild3, // #2 = $sampler
/*34377*/         OPC_RecordChild4, // #3 = $dmask
/*34378*/         OPC_RecordChild5, // #4 = $unorm
/*34379*/         OPC_RecordChild6, // #5 = $r128
/*34380*/         OPC_RecordChild7, // #6 = $da
/*34381*/         OPC_MoveChild, 8,
/*34383*/         OPC_RecordNode, // #7 = $glc
/*34384*/         OPC_MoveParent,
/*34385*/         OPC_MoveChild, 9,
/*34387*/         OPC_RecordNode, // #8 = $slc
/*34388*/         OPC_MoveParent,
/*34389*/         OPC_MoveChild, 10,
/*34391*/         OPC_RecordNode, // #9 = $tfe
/*34392*/         OPC_MoveParent,
/*34393*/         OPC_MoveChild, 11,
/*34395*/         OPC_RecordNode, // #10 = $lwe
/*34396*/         OPC_MoveParent,
/*34397*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34399*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34402*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34405*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34408*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34411*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34414*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34417*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34420*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34423*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5295:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34441*/       /*Scope*/ 68, /*->34510*/
/*34442*/         OPC_CheckChild1Type, MVT::v4i32,
/*34444*/         OPC_RecordChild2, // #1 = $rsrc
/*34445*/         OPC_RecordChild3, // #2 = $sampler
/*34446*/         OPC_RecordChild4, // #3 = $dmask
/*34447*/         OPC_RecordChild5, // #4 = $unorm
/*34448*/         OPC_RecordChild6, // #5 = $r128
/*34449*/         OPC_RecordChild7, // #6 = $da
/*34450*/         OPC_MoveChild, 8,
/*34452*/         OPC_RecordNode, // #7 = $glc
/*34453*/         OPC_MoveParent,
/*34454*/         OPC_MoveChild, 9,
/*34456*/         OPC_RecordNode, // #8 = $slc
/*34457*/         OPC_MoveParent,
/*34458*/         OPC_MoveChild, 10,
/*34460*/         OPC_RecordNode, // #9 = $tfe
/*34461*/         OPC_MoveParent,
/*34462*/         OPC_MoveChild, 11,
/*34464*/         OPC_RecordNode, // #10 = $lwe
/*34465*/         OPC_MoveParent,
/*34466*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34468*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34471*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34474*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34477*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34480*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34483*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34486*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34489*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34492*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5295:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34510*/       /*Scope*/ 68, /*->34579*/
/*34511*/         OPC_CheckChild1Type, MVT::v8i32,
/*34513*/         OPC_RecordChild2, // #1 = $rsrc
/*34514*/         OPC_RecordChild3, // #2 = $sampler
/*34515*/         OPC_RecordChild4, // #3 = $dmask
/*34516*/         OPC_RecordChild5, // #4 = $unorm
/*34517*/         OPC_RecordChild6, // #5 = $r128
/*34518*/         OPC_RecordChild7, // #6 = $da
/*34519*/         OPC_MoveChild, 8,
/*34521*/         OPC_RecordNode, // #7 = $glc
/*34522*/         OPC_MoveParent,
/*34523*/         OPC_MoveChild, 9,
/*34525*/         OPC_RecordNode, // #8 = $slc
/*34526*/         OPC_MoveParent,
/*34527*/         OPC_MoveChild, 10,
/*34529*/         OPC_RecordNode, // #9 = $tfe
/*34530*/         OPC_MoveParent,
/*34531*/         OPC_MoveChild, 11,
/*34533*/         OPC_RecordNode, // #10 = $lwe
/*34534*/         OPC_MoveParent,
/*34535*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34537*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34540*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34543*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34546*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34549*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34552*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34555*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34558*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34561*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5295:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34579*/       /*Scope*/ 68, /*->34648*/
/*34580*/         OPC_CheckChild1Type, MVT::v16i32,
/*34582*/         OPC_RecordChild2, // #1 = $rsrc
/*34583*/         OPC_RecordChild3, // #2 = $sampler
/*34584*/         OPC_RecordChild4, // #3 = $dmask
/*34585*/         OPC_RecordChild5, // #4 = $unorm
/*34586*/         OPC_RecordChild6, // #5 = $r128
/*34587*/         OPC_RecordChild7, // #6 = $da
/*34588*/         OPC_MoveChild, 8,
/*34590*/         OPC_RecordNode, // #7 = $glc
/*34591*/         OPC_MoveParent,
/*34592*/         OPC_MoveChild, 9,
/*34594*/         OPC_RecordNode, // #8 = $slc
/*34595*/         OPC_MoveParent,
/*34596*/         OPC_MoveChild, 10,
/*34598*/         OPC_RecordNode, // #9 = $tfe
/*34599*/         OPC_MoveParent,
/*34600*/         OPC_MoveChild, 11,
/*34602*/         OPC_RecordNode, // #10 = $lwe
/*34603*/         OPC_MoveParent,
/*34604*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34606*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34609*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34612*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34615*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34618*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34621*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34624*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34627*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34630*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5295:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34648*/       0, /*End of Scope*/
/*34649*/     /*Scope*/ 95|128,2/*351*/, /*->35002*/
/*34651*/       OPC_CheckChild0Integer, 46|128,41/*5294*/, 
/*34654*/       OPC_RecordChild1, // #0 = $addr
/*34655*/       OPC_Scope, 68, /*->34725*/ // 5 children in Scope
/*34657*/         OPC_CheckChild1Type, MVT::i32,
/*34659*/         OPC_RecordChild2, // #1 = $rsrc
/*34660*/         OPC_RecordChild3, // #2 = $sampler
/*34661*/         OPC_RecordChild4, // #3 = $dmask
/*34662*/         OPC_RecordChild5, // #4 = $unorm
/*34663*/         OPC_RecordChild6, // #5 = $r128
/*34664*/         OPC_RecordChild7, // #6 = $da
/*34665*/         OPC_MoveChild, 8,
/*34667*/         OPC_RecordNode, // #7 = $glc
/*34668*/         OPC_MoveParent,
/*34669*/         OPC_MoveChild, 9,
/*34671*/         OPC_RecordNode, // #8 = $slc
/*34672*/         OPC_MoveParent,
/*34673*/         OPC_MoveChild, 10,
/*34675*/         OPC_RecordNode, // #9 = $tfe
/*34676*/         OPC_MoveParent,
/*34677*/         OPC_MoveChild, 11,
/*34679*/         OPC_RecordNode, // #10 = $lwe
/*34680*/         OPC_MoveParent,
/*34681*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34683*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34686*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34689*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34692*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34695*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34698*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34701*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34704*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34707*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5294:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34725*/       /*Scope*/ 68, /*->34794*/
/*34726*/         OPC_CheckChild1Type, MVT::v2i32,
/*34728*/         OPC_RecordChild2, // #1 = $rsrc
/*34729*/         OPC_RecordChild3, // #2 = $sampler
/*34730*/         OPC_RecordChild4, // #3 = $dmask
/*34731*/         OPC_RecordChild5, // #4 = $unorm
/*34732*/         OPC_RecordChild6, // #5 = $r128
/*34733*/         OPC_RecordChild7, // #6 = $da
/*34734*/         OPC_MoveChild, 8,
/*34736*/         OPC_RecordNode, // #7 = $glc
/*34737*/         OPC_MoveParent,
/*34738*/         OPC_MoveChild, 9,
/*34740*/         OPC_RecordNode, // #8 = $slc
/*34741*/         OPC_MoveParent,
/*34742*/         OPC_MoveChild, 10,
/*34744*/         OPC_RecordNode, // #9 = $tfe
/*34745*/         OPC_MoveParent,
/*34746*/         OPC_MoveChild, 11,
/*34748*/         OPC_RecordNode, // #10 = $lwe
/*34749*/         OPC_MoveParent,
/*34750*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34752*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34755*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34758*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34761*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34764*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34767*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34770*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34773*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34776*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5294:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34794*/       /*Scope*/ 68, /*->34863*/
/*34795*/         OPC_CheckChild1Type, MVT::v4i32,
/*34797*/         OPC_RecordChild2, // #1 = $rsrc
/*34798*/         OPC_RecordChild3, // #2 = $sampler
/*34799*/         OPC_RecordChild4, // #3 = $dmask
/*34800*/         OPC_RecordChild5, // #4 = $unorm
/*34801*/         OPC_RecordChild6, // #5 = $r128
/*34802*/         OPC_RecordChild7, // #6 = $da
/*34803*/         OPC_MoveChild, 8,
/*34805*/         OPC_RecordNode, // #7 = $glc
/*34806*/         OPC_MoveParent,
/*34807*/         OPC_MoveChild, 9,
/*34809*/         OPC_RecordNode, // #8 = $slc
/*34810*/         OPC_MoveParent,
/*34811*/         OPC_MoveChild, 10,
/*34813*/         OPC_RecordNode, // #9 = $tfe
/*34814*/         OPC_MoveParent,
/*34815*/         OPC_MoveChild, 11,
/*34817*/         OPC_RecordNode, // #10 = $lwe
/*34818*/         OPC_MoveParent,
/*34819*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34821*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34824*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34827*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34830*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34833*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34836*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34839*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34842*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34845*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5294:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34863*/       /*Scope*/ 68, /*->34932*/
/*34864*/         OPC_CheckChild1Type, MVT::v8i32,
/*34866*/         OPC_RecordChild2, // #1 = $rsrc
/*34867*/         OPC_RecordChild3, // #2 = $sampler
/*34868*/         OPC_RecordChild4, // #3 = $dmask
/*34869*/         OPC_RecordChild5, // #4 = $unorm
/*34870*/         OPC_RecordChild6, // #5 = $r128
/*34871*/         OPC_RecordChild7, // #6 = $da
/*34872*/         OPC_MoveChild, 8,
/*34874*/         OPC_RecordNode, // #7 = $glc
/*34875*/         OPC_MoveParent,
/*34876*/         OPC_MoveChild, 9,
/*34878*/         OPC_RecordNode, // #8 = $slc
/*34879*/         OPC_MoveParent,
/*34880*/         OPC_MoveChild, 10,
/*34882*/         OPC_RecordNode, // #9 = $tfe
/*34883*/         OPC_MoveParent,
/*34884*/         OPC_MoveChild, 11,
/*34886*/         OPC_RecordNode, // #10 = $lwe
/*34887*/         OPC_MoveParent,
/*34888*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34890*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34893*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34896*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34899*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34902*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34905*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34908*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34911*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34914*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5294:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34932*/       /*Scope*/ 68, /*->35001*/
/*34933*/         OPC_CheckChild1Type, MVT::v16i32,
/*34935*/         OPC_RecordChild2, // #1 = $rsrc
/*34936*/         OPC_RecordChild3, // #2 = $sampler
/*34937*/         OPC_RecordChild4, // #3 = $dmask
/*34938*/         OPC_RecordChild5, // #4 = $unorm
/*34939*/         OPC_RecordChild6, // #5 = $r128
/*34940*/         OPC_RecordChild7, // #6 = $da
/*34941*/         OPC_MoveChild, 8,
/*34943*/         OPC_RecordNode, // #7 = $glc
/*34944*/         OPC_MoveParent,
/*34945*/         OPC_MoveChild, 9,
/*34947*/         OPC_RecordNode, // #8 = $slc
/*34948*/         OPC_MoveParent,
/*34949*/         OPC_MoveChild, 10,
/*34951*/         OPC_RecordNode, // #9 = $tfe
/*34952*/         OPC_MoveParent,
/*34953*/         OPC_MoveChild, 11,
/*34955*/         OPC_RecordNode, // #10 = $lwe
/*34956*/         OPC_MoveParent,
/*34957*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34959*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34962*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34965*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34968*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34971*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34974*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34977*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34980*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34983*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5294:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35001*/       0, /*End of Scope*/
/*35002*/     /*Scope*/ 95|128,2/*351*/, /*->35355*/
/*35004*/       OPC_CheckChild0Integer, 43|128,41/*5291*/, 
/*35007*/       OPC_RecordChild1, // #0 = $addr
/*35008*/       OPC_Scope, 68, /*->35078*/ // 5 children in Scope
/*35010*/         OPC_CheckChild1Type, MVT::i32,
/*35012*/         OPC_RecordChild2, // #1 = $rsrc
/*35013*/         OPC_RecordChild3, // #2 = $sampler
/*35014*/         OPC_RecordChild4, // #3 = $dmask
/*35015*/         OPC_RecordChild5, // #4 = $unorm
/*35016*/         OPC_RecordChild6, // #5 = $r128
/*35017*/         OPC_RecordChild7, // #6 = $da
/*35018*/         OPC_MoveChild, 8,
/*35020*/         OPC_RecordNode, // #7 = $glc
/*35021*/         OPC_MoveParent,
/*35022*/         OPC_MoveChild, 9,
/*35024*/         OPC_RecordNode, // #8 = $slc
/*35025*/         OPC_MoveParent,
/*35026*/         OPC_MoveChild, 10,
/*35028*/         OPC_RecordNode, // #9 = $tfe
/*35029*/         OPC_MoveParent,
/*35030*/         OPC_MoveChild, 11,
/*35032*/         OPC_RecordNode, // #10 = $lwe
/*35033*/         OPC_MoveParent,
/*35034*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35036*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35039*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35042*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35045*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35048*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35051*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35054*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35057*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35060*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5291:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35078*/       /*Scope*/ 68, /*->35147*/
/*35079*/         OPC_CheckChild1Type, MVT::v2i32,
/*35081*/         OPC_RecordChild2, // #1 = $rsrc
/*35082*/         OPC_RecordChild3, // #2 = $sampler
/*35083*/         OPC_RecordChild4, // #3 = $dmask
/*35084*/         OPC_RecordChild5, // #4 = $unorm
/*35085*/         OPC_RecordChild6, // #5 = $r128
/*35086*/         OPC_RecordChild7, // #6 = $da
/*35087*/         OPC_MoveChild, 8,
/*35089*/         OPC_RecordNode, // #7 = $glc
/*35090*/         OPC_MoveParent,
/*35091*/         OPC_MoveChild, 9,
/*35093*/         OPC_RecordNode, // #8 = $slc
/*35094*/         OPC_MoveParent,
/*35095*/         OPC_MoveChild, 10,
/*35097*/         OPC_RecordNode, // #9 = $tfe
/*35098*/         OPC_MoveParent,
/*35099*/         OPC_MoveChild, 11,
/*35101*/         OPC_RecordNode, // #10 = $lwe
/*35102*/         OPC_MoveParent,
/*35103*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35105*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35108*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35111*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35114*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35117*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35120*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35123*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35126*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35129*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5291:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35147*/       /*Scope*/ 68, /*->35216*/
/*35148*/         OPC_CheckChild1Type, MVT::v4i32,
/*35150*/         OPC_RecordChild2, // #1 = $rsrc
/*35151*/         OPC_RecordChild3, // #2 = $sampler
/*35152*/         OPC_RecordChild4, // #3 = $dmask
/*35153*/         OPC_RecordChild5, // #4 = $unorm
/*35154*/         OPC_RecordChild6, // #5 = $r128
/*35155*/         OPC_RecordChild7, // #6 = $da
/*35156*/         OPC_MoveChild, 8,
/*35158*/         OPC_RecordNode, // #7 = $glc
/*35159*/         OPC_MoveParent,
/*35160*/         OPC_MoveChild, 9,
/*35162*/         OPC_RecordNode, // #8 = $slc
/*35163*/         OPC_MoveParent,
/*35164*/         OPC_MoveChild, 10,
/*35166*/         OPC_RecordNode, // #9 = $tfe
/*35167*/         OPC_MoveParent,
/*35168*/         OPC_MoveChild, 11,
/*35170*/         OPC_RecordNode, // #10 = $lwe
/*35171*/         OPC_MoveParent,
/*35172*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35174*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35177*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35180*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35183*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35186*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35189*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35192*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35195*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35198*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5291:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35216*/       /*Scope*/ 68, /*->35285*/
/*35217*/         OPC_CheckChild1Type, MVT::v8i32,
/*35219*/         OPC_RecordChild2, // #1 = $rsrc
/*35220*/         OPC_RecordChild3, // #2 = $sampler
/*35221*/         OPC_RecordChild4, // #3 = $dmask
/*35222*/         OPC_RecordChild5, // #4 = $unorm
/*35223*/         OPC_RecordChild6, // #5 = $r128
/*35224*/         OPC_RecordChild7, // #6 = $da
/*35225*/         OPC_MoveChild, 8,
/*35227*/         OPC_RecordNode, // #7 = $glc
/*35228*/         OPC_MoveParent,
/*35229*/         OPC_MoveChild, 9,
/*35231*/         OPC_RecordNode, // #8 = $slc
/*35232*/         OPC_MoveParent,
/*35233*/         OPC_MoveChild, 10,
/*35235*/         OPC_RecordNode, // #9 = $tfe
/*35236*/         OPC_MoveParent,
/*35237*/         OPC_MoveChild, 11,
/*35239*/         OPC_RecordNode, // #10 = $lwe
/*35240*/         OPC_MoveParent,
/*35241*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35243*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35246*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35249*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35252*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35255*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35258*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35261*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35264*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35267*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5291:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35285*/       /*Scope*/ 68, /*->35354*/
/*35286*/         OPC_CheckChild1Type, MVT::v16i32,
/*35288*/         OPC_RecordChild2, // #1 = $rsrc
/*35289*/         OPC_RecordChild3, // #2 = $sampler
/*35290*/         OPC_RecordChild4, // #3 = $dmask
/*35291*/         OPC_RecordChild5, // #4 = $unorm
/*35292*/         OPC_RecordChild6, // #5 = $r128
/*35293*/         OPC_RecordChild7, // #6 = $da
/*35294*/         OPC_MoveChild, 8,
/*35296*/         OPC_RecordNode, // #7 = $glc
/*35297*/         OPC_MoveParent,
/*35298*/         OPC_MoveChild, 9,
/*35300*/         OPC_RecordNode, // #8 = $slc
/*35301*/         OPC_MoveParent,
/*35302*/         OPC_MoveChild, 10,
/*35304*/         OPC_RecordNode, // #9 = $tfe
/*35305*/         OPC_MoveParent,
/*35306*/         OPC_MoveChild, 11,
/*35308*/         OPC_RecordNode, // #10 = $lwe
/*35309*/         OPC_MoveParent,
/*35310*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35312*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35315*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35318*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35321*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35324*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35327*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35330*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35333*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35336*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5291:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35354*/       0, /*End of Scope*/
/*35355*/     /*Scope*/ 95|128,2/*351*/, /*->35708*/
/*35357*/       OPC_CheckChild0Integer, 34|128,41/*5282*/, 
/*35360*/       OPC_RecordChild1, // #0 = $addr
/*35361*/       OPC_Scope, 68, /*->35431*/ // 5 children in Scope
/*35363*/         OPC_CheckChild1Type, MVT::i32,
/*35365*/         OPC_RecordChild2, // #1 = $rsrc
/*35366*/         OPC_RecordChild3, // #2 = $sampler
/*35367*/         OPC_RecordChild4, // #3 = $dmask
/*35368*/         OPC_RecordChild5, // #4 = $unorm
/*35369*/         OPC_RecordChild6, // #5 = $r128
/*35370*/         OPC_RecordChild7, // #6 = $da
/*35371*/         OPC_MoveChild, 8,
/*35373*/         OPC_RecordNode, // #7 = $glc
/*35374*/         OPC_MoveParent,
/*35375*/         OPC_MoveChild, 9,
/*35377*/         OPC_RecordNode, // #8 = $slc
/*35378*/         OPC_MoveParent,
/*35379*/         OPC_MoveChild, 10,
/*35381*/         OPC_RecordNode, // #9 = $tfe
/*35382*/         OPC_MoveParent,
/*35383*/         OPC_MoveChild, 11,
/*35385*/         OPC_RecordNode, // #10 = $lwe
/*35386*/         OPC_MoveParent,
/*35387*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35389*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35392*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35395*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35398*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35401*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35404*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35407*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35410*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35413*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5282:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35431*/       /*Scope*/ 68, /*->35500*/
/*35432*/         OPC_CheckChild1Type, MVT::v2i32,
/*35434*/         OPC_RecordChild2, // #1 = $rsrc
/*35435*/         OPC_RecordChild3, // #2 = $sampler
/*35436*/         OPC_RecordChild4, // #3 = $dmask
/*35437*/         OPC_RecordChild5, // #4 = $unorm
/*35438*/         OPC_RecordChild6, // #5 = $r128
/*35439*/         OPC_RecordChild7, // #6 = $da
/*35440*/         OPC_MoveChild, 8,
/*35442*/         OPC_RecordNode, // #7 = $glc
/*35443*/         OPC_MoveParent,
/*35444*/         OPC_MoveChild, 9,
/*35446*/         OPC_RecordNode, // #8 = $slc
/*35447*/         OPC_MoveParent,
/*35448*/         OPC_MoveChild, 10,
/*35450*/         OPC_RecordNode, // #9 = $tfe
/*35451*/         OPC_MoveParent,
/*35452*/         OPC_MoveChild, 11,
/*35454*/         OPC_RecordNode, // #10 = $lwe
/*35455*/         OPC_MoveParent,
/*35456*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35458*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35461*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35464*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35467*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35470*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35473*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35476*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35479*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35482*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5282:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35500*/       /*Scope*/ 68, /*->35569*/
/*35501*/         OPC_CheckChild1Type, MVT::v4i32,
/*35503*/         OPC_RecordChild2, // #1 = $rsrc
/*35504*/         OPC_RecordChild3, // #2 = $sampler
/*35505*/         OPC_RecordChild4, // #3 = $dmask
/*35506*/         OPC_RecordChild5, // #4 = $unorm
/*35507*/         OPC_RecordChild6, // #5 = $r128
/*35508*/         OPC_RecordChild7, // #6 = $da
/*35509*/         OPC_MoveChild, 8,
/*35511*/         OPC_RecordNode, // #7 = $glc
/*35512*/         OPC_MoveParent,
/*35513*/         OPC_MoveChild, 9,
/*35515*/         OPC_RecordNode, // #8 = $slc
/*35516*/         OPC_MoveParent,
/*35517*/         OPC_MoveChild, 10,
/*35519*/         OPC_RecordNode, // #9 = $tfe
/*35520*/         OPC_MoveParent,
/*35521*/         OPC_MoveChild, 11,
/*35523*/         OPC_RecordNode, // #10 = $lwe
/*35524*/         OPC_MoveParent,
/*35525*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35527*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35530*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35533*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35536*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35539*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35542*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35545*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35548*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35551*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5282:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35569*/       /*Scope*/ 68, /*->35638*/
/*35570*/         OPC_CheckChild1Type, MVT::v8i32,
/*35572*/         OPC_RecordChild2, // #1 = $rsrc
/*35573*/         OPC_RecordChild3, // #2 = $sampler
/*35574*/         OPC_RecordChild4, // #3 = $dmask
/*35575*/         OPC_RecordChild5, // #4 = $unorm
/*35576*/         OPC_RecordChild6, // #5 = $r128
/*35577*/         OPC_RecordChild7, // #6 = $da
/*35578*/         OPC_MoveChild, 8,
/*35580*/         OPC_RecordNode, // #7 = $glc
/*35581*/         OPC_MoveParent,
/*35582*/         OPC_MoveChild, 9,
/*35584*/         OPC_RecordNode, // #8 = $slc
/*35585*/         OPC_MoveParent,
/*35586*/         OPC_MoveChild, 10,
/*35588*/         OPC_RecordNode, // #9 = $tfe
/*35589*/         OPC_MoveParent,
/*35590*/         OPC_MoveChild, 11,
/*35592*/         OPC_RecordNode, // #10 = $lwe
/*35593*/         OPC_MoveParent,
/*35594*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35596*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35599*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35602*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35605*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35608*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35611*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35614*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35617*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35620*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5282:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35638*/       /*Scope*/ 68, /*->35707*/
/*35639*/         OPC_CheckChild1Type, MVT::v16i32,
/*35641*/         OPC_RecordChild2, // #1 = $rsrc
/*35642*/         OPC_RecordChild3, // #2 = $sampler
/*35643*/         OPC_RecordChild4, // #3 = $dmask
/*35644*/         OPC_RecordChild5, // #4 = $unorm
/*35645*/         OPC_RecordChild6, // #5 = $r128
/*35646*/         OPC_RecordChild7, // #6 = $da
/*35647*/         OPC_MoveChild, 8,
/*35649*/         OPC_RecordNode, // #7 = $glc
/*35650*/         OPC_MoveParent,
/*35651*/         OPC_MoveChild, 9,
/*35653*/         OPC_RecordNode, // #8 = $slc
/*35654*/         OPC_MoveParent,
/*35655*/         OPC_MoveChild, 10,
/*35657*/         OPC_RecordNode, // #9 = $tfe
/*35658*/         OPC_MoveParent,
/*35659*/         OPC_MoveChild, 11,
/*35661*/         OPC_RecordNode, // #10 = $lwe
/*35662*/         OPC_MoveParent,
/*35663*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35665*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35668*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35671*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35674*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35677*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35680*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35683*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35686*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35689*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5282:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35707*/       0, /*End of Scope*/
/*35708*/     /*Scope*/ 95|128,2/*351*/, /*->36061*/
/*35710*/       OPC_CheckChild0Integer, 38|128,41/*5286*/, 
/*35713*/       OPC_RecordChild1, // #0 = $addr
/*35714*/       OPC_Scope, 68, /*->35784*/ // 5 children in Scope
/*35716*/         OPC_CheckChild1Type, MVT::i32,
/*35718*/         OPC_RecordChild2, // #1 = $rsrc
/*35719*/         OPC_RecordChild3, // #2 = $sampler
/*35720*/         OPC_RecordChild4, // #3 = $dmask
/*35721*/         OPC_RecordChild5, // #4 = $unorm
/*35722*/         OPC_RecordChild6, // #5 = $r128
/*35723*/         OPC_RecordChild7, // #6 = $da
/*35724*/         OPC_MoveChild, 8,
/*35726*/         OPC_RecordNode, // #7 = $glc
/*35727*/         OPC_MoveParent,
/*35728*/         OPC_MoveChild, 9,
/*35730*/         OPC_RecordNode, // #8 = $slc
/*35731*/         OPC_MoveParent,
/*35732*/         OPC_MoveChild, 10,
/*35734*/         OPC_RecordNode, // #9 = $tfe
/*35735*/         OPC_MoveParent,
/*35736*/         OPC_MoveChild, 11,
/*35738*/         OPC_RecordNode, // #10 = $lwe
/*35739*/         OPC_MoveParent,
/*35740*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35742*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35745*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35748*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35751*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35754*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35757*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35760*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35763*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35766*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5286:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35784*/       /*Scope*/ 68, /*->35853*/
/*35785*/         OPC_CheckChild1Type, MVT::v2i32,
/*35787*/         OPC_RecordChild2, // #1 = $rsrc
/*35788*/         OPC_RecordChild3, // #2 = $sampler
/*35789*/         OPC_RecordChild4, // #3 = $dmask
/*35790*/         OPC_RecordChild5, // #4 = $unorm
/*35791*/         OPC_RecordChild6, // #5 = $r128
/*35792*/         OPC_RecordChild7, // #6 = $da
/*35793*/         OPC_MoveChild, 8,
/*35795*/         OPC_RecordNode, // #7 = $glc
/*35796*/         OPC_MoveParent,
/*35797*/         OPC_MoveChild, 9,
/*35799*/         OPC_RecordNode, // #8 = $slc
/*35800*/         OPC_MoveParent,
/*35801*/         OPC_MoveChild, 10,
/*35803*/         OPC_RecordNode, // #9 = $tfe
/*35804*/         OPC_MoveParent,
/*35805*/         OPC_MoveChild, 11,
/*35807*/         OPC_RecordNode, // #10 = $lwe
/*35808*/         OPC_MoveParent,
/*35809*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35811*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35814*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35817*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35820*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35823*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35826*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35829*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35832*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35835*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5286:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35853*/       /*Scope*/ 68, /*->35922*/
/*35854*/         OPC_CheckChild1Type, MVT::v4i32,
/*35856*/         OPC_RecordChild2, // #1 = $rsrc
/*35857*/         OPC_RecordChild3, // #2 = $sampler
/*35858*/         OPC_RecordChild4, // #3 = $dmask
/*35859*/         OPC_RecordChild5, // #4 = $unorm
/*35860*/         OPC_RecordChild6, // #5 = $r128
/*35861*/         OPC_RecordChild7, // #6 = $da
/*35862*/         OPC_MoveChild, 8,
/*35864*/         OPC_RecordNode, // #7 = $glc
/*35865*/         OPC_MoveParent,
/*35866*/         OPC_MoveChild, 9,
/*35868*/         OPC_RecordNode, // #8 = $slc
/*35869*/         OPC_MoveParent,
/*35870*/         OPC_MoveChild, 10,
/*35872*/         OPC_RecordNode, // #9 = $tfe
/*35873*/         OPC_MoveParent,
/*35874*/         OPC_MoveChild, 11,
/*35876*/         OPC_RecordNode, // #10 = $lwe
/*35877*/         OPC_MoveParent,
/*35878*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35880*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35883*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35886*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35889*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35892*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35895*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35898*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35901*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35904*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5286:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35922*/       /*Scope*/ 68, /*->35991*/
/*35923*/         OPC_CheckChild1Type, MVT::v8i32,
/*35925*/         OPC_RecordChild2, // #1 = $rsrc
/*35926*/         OPC_RecordChild3, // #2 = $sampler
/*35927*/         OPC_RecordChild4, // #3 = $dmask
/*35928*/         OPC_RecordChild5, // #4 = $unorm
/*35929*/         OPC_RecordChild6, // #5 = $r128
/*35930*/         OPC_RecordChild7, // #6 = $da
/*35931*/         OPC_MoveChild, 8,
/*35933*/         OPC_RecordNode, // #7 = $glc
/*35934*/         OPC_MoveParent,
/*35935*/         OPC_MoveChild, 9,
/*35937*/         OPC_RecordNode, // #8 = $slc
/*35938*/         OPC_MoveParent,
/*35939*/         OPC_MoveChild, 10,
/*35941*/         OPC_RecordNode, // #9 = $tfe
/*35942*/         OPC_MoveParent,
/*35943*/         OPC_MoveChild, 11,
/*35945*/         OPC_RecordNode, // #10 = $lwe
/*35946*/         OPC_MoveParent,
/*35947*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35949*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35952*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35955*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35958*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35961*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35964*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35967*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35970*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35973*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5286:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35991*/       /*Scope*/ 68, /*->36060*/
/*35992*/         OPC_CheckChild1Type, MVT::v16i32,
/*35994*/         OPC_RecordChild2, // #1 = $rsrc
/*35995*/         OPC_RecordChild3, // #2 = $sampler
/*35996*/         OPC_RecordChild4, // #3 = $dmask
/*35997*/         OPC_RecordChild5, // #4 = $unorm
/*35998*/         OPC_RecordChild6, // #5 = $r128
/*35999*/         OPC_RecordChild7, // #6 = $da
/*36000*/         OPC_MoveChild, 8,
/*36002*/         OPC_RecordNode, // #7 = $glc
/*36003*/         OPC_MoveParent,
/*36004*/         OPC_MoveChild, 9,
/*36006*/         OPC_RecordNode, // #8 = $slc
/*36007*/         OPC_MoveParent,
/*36008*/         OPC_MoveChild, 10,
/*36010*/         OPC_RecordNode, // #9 = $tfe
/*36011*/         OPC_MoveParent,
/*36012*/         OPC_MoveChild, 11,
/*36014*/         OPC_RecordNode, // #10 = $lwe
/*36015*/         OPC_MoveParent,
/*36016*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36018*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36021*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36024*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36027*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36030*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36033*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36036*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36039*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36042*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5286:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36060*/       0, /*End of Scope*/
/*36061*/     /*Scope*/ 95|128,2/*351*/, /*->36414*/
/*36063*/       OPC_CheckChild0Integer, 37|128,41/*5285*/, 
/*36066*/       OPC_RecordChild1, // #0 = $addr
/*36067*/       OPC_Scope, 68, /*->36137*/ // 5 children in Scope
/*36069*/         OPC_CheckChild1Type, MVT::i32,
/*36071*/         OPC_RecordChild2, // #1 = $rsrc
/*36072*/         OPC_RecordChild3, // #2 = $sampler
/*36073*/         OPC_RecordChild4, // #3 = $dmask
/*36074*/         OPC_RecordChild5, // #4 = $unorm
/*36075*/         OPC_RecordChild6, // #5 = $r128
/*36076*/         OPC_RecordChild7, // #6 = $da
/*36077*/         OPC_MoveChild, 8,
/*36079*/         OPC_RecordNode, // #7 = $glc
/*36080*/         OPC_MoveParent,
/*36081*/         OPC_MoveChild, 9,
/*36083*/         OPC_RecordNode, // #8 = $slc
/*36084*/         OPC_MoveParent,
/*36085*/         OPC_MoveChild, 10,
/*36087*/         OPC_RecordNode, // #9 = $tfe
/*36088*/         OPC_MoveParent,
/*36089*/         OPC_MoveChild, 11,
/*36091*/         OPC_RecordNode, // #10 = $lwe
/*36092*/         OPC_MoveParent,
/*36093*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36095*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36098*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36101*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36104*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36107*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36110*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36113*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36116*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36119*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5285:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36137*/       /*Scope*/ 68, /*->36206*/
/*36138*/         OPC_CheckChild1Type, MVT::v2i32,
/*36140*/         OPC_RecordChild2, // #1 = $rsrc
/*36141*/         OPC_RecordChild3, // #2 = $sampler
/*36142*/         OPC_RecordChild4, // #3 = $dmask
/*36143*/         OPC_RecordChild5, // #4 = $unorm
/*36144*/         OPC_RecordChild6, // #5 = $r128
/*36145*/         OPC_RecordChild7, // #6 = $da
/*36146*/         OPC_MoveChild, 8,
/*36148*/         OPC_RecordNode, // #7 = $glc
/*36149*/         OPC_MoveParent,
/*36150*/         OPC_MoveChild, 9,
/*36152*/         OPC_RecordNode, // #8 = $slc
/*36153*/         OPC_MoveParent,
/*36154*/         OPC_MoveChild, 10,
/*36156*/         OPC_RecordNode, // #9 = $tfe
/*36157*/         OPC_MoveParent,
/*36158*/         OPC_MoveChild, 11,
/*36160*/         OPC_RecordNode, // #10 = $lwe
/*36161*/         OPC_MoveParent,
/*36162*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36164*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36167*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36170*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36173*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36176*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36179*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36182*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36185*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36188*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5285:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36206*/       /*Scope*/ 68, /*->36275*/
/*36207*/         OPC_CheckChild1Type, MVT::v4i32,
/*36209*/         OPC_RecordChild2, // #1 = $rsrc
/*36210*/         OPC_RecordChild3, // #2 = $sampler
/*36211*/         OPC_RecordChild4, // #3 = $dmask
/*36212*/         OPC_RecordChild5, // #4 = $unorm
/*36213*/         OPC_RecordChild6, // #5 = $r128
/*36214*/         OPC_RecordChild7, // #6 = $da
/*36215*/         OPC_MoveChild, 8,
/*36217*/         OPC_RecordNode, // #7 = $glc
/*36218*/         OPC_MoveParent,
/*36219*/         OPC_MoveChild, 9,
/*36221*/         OPC_RecordNode, // #8 = $slc
/*36222*/         OPC_MoveParent,
/*36223*/         OPC_MoveChild, 10,
/*36225*/         OPC_RecordNode, // #9 = $tfe
/*36226*/         OPC_MoveParent,
/*36227*/         OPC_MoveChild, 11,
/*36229*/         OPC_RecordNode, // #10 = $lwe
/*36230*/         OPC_MoveParent,
/*36231*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36233*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36236*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36239*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36242*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36245*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36248*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36251*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36254*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36257*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5285:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36275*/       /*Scope*/ 68, /*->36344*/
/*36276*/         OPC_CheckChild1Type, MVT::v8i32,
/*36278*/         OPC_RecordChild2, // #1 = $rsrc
/*36279*/         OPC_RecordChild3, // #2 = $sampler
/*36280*/         OPC_RecordChild4, // #3 = $dmask
/*36281*/         OPC_RecordChild5, // #4 = $unorm
/*36282*/         OPC_RecordChild6, // #5 = $r128
/*36283*/         OPC_RecordChild7, // #6 = $da
/*36284*/         OPC_MoveChild, 8,
/*36286*/         OPC_RecordNode, // #7 = $glc
/*36287*/         OPC_MoveParent,
/*36288*/         OPC_MoveChild, 9,
/*36290*/         OPC_RecordNode, // #8 = $slc
/*36291*/         OPC_MoveParent,
/*36292*/         OPC_MoveChild, 10,
/*36294*/         OPC_RecordNode, // #9 = $tfe
/*36295*/         OPC_MoveParent,
/*36296*/         OPC_MoveChild, 11,
/*36298*/         OPC_RecordNode, // #10 = $lwe
/*36299*/         OPC_MoveParent,
/*36300*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36302*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36305*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36308*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36311*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36314*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36317*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36320*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36323*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36326*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5285:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36344*/       /*Scope*/ 68, /*->36413*/
/*36345*/         OPC_CheckChild1Type, MVT::v16i32,
/*36347*/         OPC_RecordChild2, // #1 = $rsrc
/*36348*/         OPC_RecordChild3, // #2 = $sampler
/*36349*/         OPC_RecordChild4, // #3 = $dmask
/*36350*/         OPC_RecordChild5, // #4 = $unorm
/*36351*/         OPC_RecordChild6, // #5 = $r128
/*36352*/         OPC_RecordChild7, // #6 = $da
/*36353*/         OPC_MoveChild, 8,
/*36355*/         OPC_RecordNode, // #7 = $glc
/*36356*/         OPC_MoveParent,
/*36357*/         OPC_MoveChild, 9,
/*36359*/         OPC_RecordNode, // #8 = $slc
/*36360*/         OPC_MoveParent,
/*36361*/         OPC_MoveChild, 10,
/*36363*/         OPC_RecordNode, // #9 = $tfe
/*36364*/         OPC_MoveParent,
/*36365*/         OPC_MoveChild, 11,
/*36367*/         OPC_RecordNode, // #10 = $lwe
/*36368*/         OPC_MoveParent,
/*36369*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36371*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36374*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36377*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36380*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36383*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36386*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36389*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36392*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36395*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5285:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36413*/       0, /*End of Scope*/
/*36414*/     /*Scope*/ 95|128,2/*351*/, /*->36767*/
/*36416*/       OPC_CheckChild0Integer, 40|128,41/*5288*/, 
/*36419*/       OPC_RecordChild1, // #0 = $addr
/*36420*/       OPC_Scope, 68, /*->36490*/ // 5 children in Scope
/*36422*/         OPC_CheckChild1Type, MVT::i32,
/*36424*/         OPC_RecordChild2, // #1 = $rsrc
/*36425*/         OPC_RecordChild3, // #2 = $sampler
/*36426*/         OPC_RecordChild4, // #3 = $dmask
/*36427*/         OPC_RecordChild5, // #4 = $unorm
/*36428*/         OPC_RecordChild6, // #5 = $r128
/*36429*/         OPC_RecordChild7, // #6 = $da
/*36430*/         OPC_MoveChild, 8,
/*36432*/         OPC_RecordNode, // #7 = $glc
/*36433*/         OPC_MoveParent,
/*36434*/         OPC_MoveChild, 9,
/*36436*/         OPC_RecordNode, // #8 = $slc
/*36437*/         OPC_MoveParent,
/*36438*/         OPC_MoveChild, 10,
/*36440*/         OPC_RecordNode, // #9 = $tfe
/*36441*/         OPC_MoveParent,
/*36442*/         OPC_MoveChild, 11,
/*36444*/         OPC_RecordNode, // #10 = $lwe
/*36445*/         OPC_MoveParent,
/*36446*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36448*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36451*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36454*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36457*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36460*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36463*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36466*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36469*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36472*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5288:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36490*/       /*Scope*/ 68, /*->36559*/
/*36491*/         OPC_CheckChild1Type, MVT::v2i32,
/*36493*/         OPC_RecordChild2, // #1 = $rsrc
/*36494*/         OPC_RecordChild3, // #2 = $sampler
/*36495*/         OPC_RecordChild4, // #3 = $dmask
/*36496*/         OPC_RecordChild5, // #4 = $unorm
/*36497*/         OPC_RecordChild6, // #5 = $r128
/*36498*/         OPC_RecordChild7, // #6 = $da
/*36499*/         OPC_MoveChild, 8,
/*36501*/         OPC_RecordNode, // #7 = $glc
/*36502*/         OPC_MoveParent,
/*36503*/         OPC_MoveChild, 9,
/*36505*/         OPC_RecordNode, // #8 = $slc
/*36506*/         OPC_MoveParent,
/*36507*/         OPC_MoveChild, 10,
/*36509*/         OPC_RecordNode, // #9 = $tfe
/*36510*/         OPC_MoveParent,
/*36511*/         OPC_MoveChild, 11,
/*36513*/         OPC_RecordNode, // #10 = $lwe
/*36514*/         OPC_MoveParent,
/*36515*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36517*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36520*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36523*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36526*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36529*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36532*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36535*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36538*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36541*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5288:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36559*/       /*Scope*/ 68, /*->36628*/
/*36560*/         OPC_CheckChild1Type, MVT::v4i32,
/*36562*/         OPC_RecordChild2, // #1 = $rsrc
/*36563*/         OPC_RecordChild3, // #2 = $sampler
/*36564*/         OPC_RecordChild4, // #3 = $dmask
/*36565*/         OPC_RecordChild5, // #4 = $unorm
/*36566*/         OPC_RecordChild6, // #5 = $r128
/*36567*/         OPC_RecordChild7, // #6 = $da
/*36568*/         OPC_MoveChild, 8,
/*36570*/         OPC_RecordNode, // #7 = $glc
/*36571*/         OPC_MoveParent,
/*36572*/         OPC_MoveChild, 9,
/*36574*/         OPC_RecordNode, // #8 = $slc
/*36575*/         OPC_MoveParent,
/*36576*/         OPC_MoveChild, 10,
/*36578*/         OPC_RecordNode, // #9 = $tfe
/*36579*/         OPC_MoveParent,
/*36580*/         OPC_MoveChild, 11,
/*36582*/         OPC_RecordNode, // #10 = $lwe
/*36583*/         OPC_MoveParent,
/*36584*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36586*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36589*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36592*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36595*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36598*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36601*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36604*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36607*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36610*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5288:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36628*/       /*Scope*/ 68, /*->36697*/
/*36629*/         OPC_CheckChild1Type, MVT::v8i32,
/*36631*/         OPC_RecordChild2, // #1 = $rsrc
/*36632*/         OPC_RecordChild3, // #2 = $sampler
/*36633*/         OPC_RecordChild4, // #3 = $dmask
/*36634*/         OPC_RecordChild5, // #4 = $unorm
/*36635*/         OPC_RecordChild6, // #5 = $r128
/*36636*/         OPC_RecordChild7, // #6 = $da
/*36637*/         OPC_MoveChild, 8,
/*36639*/         OPC_RecordNode, // #7 = $glc
/*36640*/         OPC_MoveParent,
/*36641*/         OPC_MoveChild, 9,
/*36643*/         OPC_RecordNode, // #8 = $slc
/*36644*/         OPC_MoveParent,
/*36645*/         OPC_MoveChild, 10,
/*36647*/         OPC_RecordNode, // #9 = $tfe
/*36648*/         OPC_MoveParent,
/*36649*/         OPC_MoveChild, 11,
/*36651*/         OPC_RecordNode, // #10 = $lwe
/*36652*/         OPC_MoveParent,
/*36653*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36655*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36658*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36661*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36664*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36667*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36670*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36673*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36676*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36679*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5288:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36697*/       /*Scope*/ 68, /*->36766*/
/*36698*/         OPC_CheckChild1Type, MVT::v16i32,
/*36700*/         OPC_RecordChild2, // #1 = $rsrc
/*36701*/         OPC_RecordChild3, // #2 = $sampler
/*36702*/         OPC_RecordChild4, // #3 = $dmask
/*36703*/         OPC_RecordChild5, // #4 = $unorm
/*36704*/         OPC_RecordChild6, // #5 = $r128
/*36705*/         OPC_RecordChild7, // #6 = $da
/*36706*/         OPC_MoveChild, 8,
/*36708*/         OPC_RecordNode, // #7 = $glc
/*36709*/         OPC_MoveParent,
/*36710*/         OPC_MoveChild, 9,
/*36712*/         OPC_RecordNode, // #8 = $slc
/*36713*/         OPC_MoveParent,
/*36714*/         OPC_MoveChild, 10,
/*36716*/         OPC_RecordNode, // #9 = $tfe
/*36717*/         OPC_MoveParent,
/*36718*/         OPC_MoveChild, 11,
/*36720*/         OPC_RecordNode, // #10 = $lwe
/*36721*/         OPC_MoveParent,
/*36722*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36724*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36727*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36730*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36733*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36736*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36739*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36742*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36745*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36748*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5288:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36766*/       0, /*End of Scope*/
/*36767*/     /*Scope*/ 95|128,2/*351*/, /*->37120*/
/*36769*/       OPC_CheckChild0Integer, 28|128,41/*5276*/, 
/*36772*/       OPC_RecordChild1, // #0 = $addr
/*36773*/       OPC_Scope, 68, /*->36843*/ // 5 children in Scope
/*36775*/         OPC_CheckChild1Type, MVT::i32,
/*36777*/         OPC_RecordChild2, // #1 = $rsrc
/*36778*/         OPC_RecordChild3, // #2 = $sampler
/*36779*/         OPC_RecordChild4, // #3 = $dmask
/*36780*/         OPC_RecordChild5, // #4 = $unorm
/*36781*/         OPC_RecordChild6, // #5 = $r128
/*36782*/         OPC_RecordChild7, // #6 = $da
/*36783*/         OPC_MoveChild, 8,
/*36785*/         OPC_RecordNode, // #7 = $glc
/*36786*/         OPC_MoveParent,
/*36787*/         OPC_MoveChild, 9,
/*36789*/         OPC_RecordNode, // #8 = $slc
/*36790*/         OPC_MoveParent,
/*36791*/         OPC_MoveChild, 10,
/*36793*/         OPC_RecordNode, // #9 = $tfe
/*36794*/         OPC_MoveParent,
/*36795*/         OPC_MoveChild, 11,
/*36797*/         OPC_RecordNode, // #10 = $lwe
/*36798*/         OPC_MoveParent,
/*36799*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36801*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36804*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36807*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36810*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36813*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36816*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36819*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36822*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36825*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5276:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36843*/       /*Scope*/ 68, /*->36912*/
/*36844*/         OPC_CheckChild1Type, MVT::v2i32,
/*36846*/         OPC_RecordChild2, // #1 = $rsrc
/*36847*/         OPC_RecordChild3, // #2 = $sampler
/*36848*/         OPC_RecordChild4, // #3 = $dmask
/*36849*/         OPC_RecordChild5, // #4 = $unorm
/*36850*/         OPC_RecordChild6, // #5 = $r128
/*36851*/         OPC_RecordChild7, // #6 = $da
/*36852*/         OPC_MoveChild, 8,
/*36854*/         OPC_RecordNode, // #7 = $glc
/*36855*/         OPC_MoveParent,
/*36856*/         OPC_MoveChild, 9,
/*36858*/         OPC_RecordNode, // #8 = $slc
/*36859*/         OPC_MoveParent,
/*36860*/         OPC_MoveChild, 10,
/*36862*/         OPC_RecordNode, // #9 = $tfe
/*36863*/         OPC_MoveParent,
/*36864*/         OPC_MoveChild, 11,
/*36866*/         OPC_RecordNode, // #10 = $lwe
/*36867*/         OPC_MoveParent,
/*36868*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36870*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36873*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36876*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36879*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36882*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36885*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36888*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36891*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36894*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5276:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36912*/       /*Scope*/ 68, /*->36981*/
/*36913*/         OPC_CheckChild1Type, MVT::v4i32,
/*36915*/         OPC_RecordChild2, // #1 = $rsrc
/*36916*/         OPC_RecordChild3, // #2 = $sampler
/*36917*/         OPC_RecordChild4, // #3 = $dmask
/*36918*/         OPC_RecordChild5, // #4 = $unorm
/*36919*/         OPC_RecordChild6, // #5 = $r128
/*36920*/         OPC_RecordChild7, // #6 = $da
/*36921*/         OPC_MoveChild, 8,
/*36923*/         OPC_RecordNode, // #7 = $glc
/*36924*/         OPC_MoveParent,
/*36925*/         OPC_MoveChild, 9,
/*36927*/         OPC_RecordNode, // #8 = $slc
/*36928*/         OPC_MoveParent,
/*36929*/         OPC_MoveChild, 10,
/*36931*/         OPC_RecordNode, // #9 = $tfe
/*36932*/         OPC_MoveParent,
/*36933*/         OPC_MoveChild, 11,
/*36935*/         OPC_RecordNode, // #10 = $lwe
/*36936*/         OPC_MoveParent,
/*36937*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36939*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36942*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36945*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36948*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36951*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36954*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36957*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36960*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36963*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5276:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36981*/       /*Scope*/ 68, /*->37050*/
/*36982*/         OPC_CheckChild1Type, MVT::v8i32,
/*36984*/         OPC_RecordChild2, // #1 = $rsrc
/*36985*/         OPC_RecordChild3, // #2 = $sampler
/*36986*/         OPC_RecordChild4, // #3 = $dmask
/*36987*/         OPC_RecordChild5, // #4 = $unorm
/*36988*/         OPC_RecordChild6, // #5 = $r128
/*36989*/         OPC_RecordChild7, // #6 = $da
/*36990*/         OPC_MoveChild, 8,
/*36992*/         OPC_RecordNode, // #7 = $glc
/*36993*/         OPC_MoveParent,
/*36994*/         OPC_MoveChild, 9,
/*36996*/         OPC_RecordNode, // #8 = $slc
/*36997*/         OPC_MoveParent,
/*36998*/         OPC_MoveChild, 10,
/*37000*/         OPC_RecordNode, // #9 = $tfe
/*37001*/         OPC_MoveParent,
/*37002*/         OPC_MoveChild, 11,
/*37004*/         OPC_RecordNode, // #10 = $lwe
/*37005*/         OPC_MoveParent,
/*37006*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37008*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37011*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37014*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37017*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37020*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37023*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37026*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37029*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37032*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5276:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37050*/       /*Scope*/ 68, /*->37119*/
/*37051*/         OPC_CheckChild1Type, MVT::v16i32,
/*37053*/         OPC_RecordChild2, // #1 = $rsrc
/*37054*/         OPC_RecordChild3, // #2 = $sampler
/*37055*/         OPC_RecordChild4, // #3 = $dmask
/*37056*/         OPC_RecordChild5, // #4 = $unorm
/*37057*/         OPC_RecordChild6, // #5 = $r128
/*37058*/         OPC_RecordChild7, // #6 = $da
/*37059*/         OPC_MoveChild, 8,
/*37061*/         OPC_RecordNode, // #7 = $glc
/*37062*/         OPC_MoveParent,
/*37063*/         OPC_MoveChild, 9,
/*37065*/         OPC_RecordNode, // #8 = $slc
/*37066*/         OPC_MoveParent,
/*37067*/         OPC_MoveChild, 10,
/*37069*/         OPC_RecordNode, // #9 = $tfe
/*37070*/         OPC_MoveParent,
/*37071*/         OPC_MoveChild, 11,
/*37073*/         OPC_RecordNode, // #10 = $lwe
/*37074*/         OPC_MoveParent,
/*37075*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37077*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37080*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37083*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37086*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37089*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37092*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37095*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37098*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37101*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5276:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37119*/       0, /*End of Scope*/
/*37120*/     /*Scope*/ 95|128,2/*351*/, /*->37473*/
/*37122*/       OPC_CheckChild0Integer, 27|128,41/*5275*/, 
/*37125*/       OPC_RecordChild1, // #0 = $addr
/*37126*/       OPC_Scope, 68, /*->37196*/ // 5 children in Scope
/*37128*/         OPC_CheckChild1Type, MVT::i32,
/*37130*/         OPC_RecordChild2, // #1 = $rsrc
/*37131*/         OPC_RecordChild3, // #2 = $sampler
/*37132*/         OPC_RecordChild4, // #3 = $dmask
/*37133*/         OPC_RecordChild5, // #4 = $unorm
/*37134*/         OPC_RecordChild6, // #5 = $r128
/*37135*/         OPC_RecordChild7, // #6 = $da
/*37136*/         OPC_MoveChild, 8,
/*37138*/         OPC_RecordNode, // #7 = $glc
/*37139*/         OPC_MoveParent,
/*37140*/         OPC_MoveChild, 9,
/*37142*/         OPC_RecordNode, // #8 = $slc
/*37143*/         OPC_MoveParent,
/*37144*/         OPC_MoveChild, 10,
/*37146*/         OPC_RecordNode, // #9 = $tfe
/*37147*/         OPC_MoveParent,
/*37148*/         OPC_MoveChild, 11,
/*37150*/         OPC_RecordNode, // #10 = $lwe
/*37151*/         OPC_MoveParent,
/*37152*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37154*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37157*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37160*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37163*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37166*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37169*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37172*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37175*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37178*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5275:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37196*/       /*Scope*/ 68, /*->37265*/
/*37197*/         OPC_CheckChild1Type, MVT::v2i32,
/*37199*/         OPC_RecordChild2, // #1 = $rsrc
/*37200*/         OPC_RecordChild3, // #2 = $sampler
/*37201*/         OPC_RecordChild4, // #3 = $dmask
/*37202*/         OPC_RecordChild5, // #4 = $unorm
/*37203*/         OPC_RecordChild6, // #5 = $r128
/*37204*/         OPC_RecordChild7, // #6 = $da
/*37205*/         OPC_MoveChild, 8,
/*37207*/         OPC_RecordNode, // #7 = $glc
/*37208*/         OPC_MoveParent,
/*37209*/         OPC_MoveChild, 9,
/*37211*/         OPC_RecordNode, // #8 = $slc
/*37212*/         OPC_MoveParent,
/*37213*/         OPC_MoveChild, 10,
/*37215*/         OPC_RecordNode, // #9 = $tfe
/*37216*/         OPC_MoveParent,
/*37217*/         OPC_MoveChild, 11,
/*37219*/         OPC_RecordNode, // #10 = $lwe
/*37220*/         OPC_MoveParent,
/*37221*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37223*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37226*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37229*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37232*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37235*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37238*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37241*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37244*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37247*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5275:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37265*/       /*Scope*/ 68, /*->37334*/
/*37266*/         OPC_CheckChild1Type, MVT::v4i32,
/*37268*/         OPC_RecordChild2, // #1 = $rsrc
/*37269*/         OPC_RecordChild3, // #2 = $sampler
/*37270*/         OPC_RecordChild4, // #3 = $dmask
/*37271*/         OPC_RecordChild5, // #4 = $unorm
/*37272*/         OPC_RecordChild6, // #5 = $r128
/*37273*/         OPC_RecordChild7, // #6 = $da
/*37274*/         OPC_MoveChild, 8,
/*37276*/         OPC_RecordNode, // #7 = $glc
/*37277*/         OPC_MoveParent,
/*37278*/         OPC_MoveChild, 9,
/*37280*/         OPC_RecordNode, // #8 = $slc
/*37281*/         OPC_MoveParent,
/*37282*/         OPC_MoveChild, 10,
/*37284*/         OPC_RecordNode, // #9 = $tfe
/*37285*/         OPC_MoveParent,
/*37286*/         OPC_MoveChild, 11,
/*37288*/         OPC_RecordNode, // #10 = $lwe
/*37289*/         OPC_MoveParent,
/*37290*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37292*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37295*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37298*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37301*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37304*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37307*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37310*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37313*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37316*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5275:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37334*/       /*Scope*/ 68, /*->37403*/
/*37335*/         OPC_CheckChild1Type, MVT::v8i32,
/*37337*/         OPC_RecordChild2, // #1 = $rsrc
/*37338*/         OPC_RecordChild3, // #2 = $sampler
/*37339*/         OPC_RecordChild4, // #3 = $dmask
/*37340*/         OPC_RecordChild5, // #4 = $unorm
/*37341*/         OPC_RecordChild6, // #5 = $r128
/*37342*/         OPC_RecordChild7, // #6 = $da
/*37343*/         OPC_MoveChild, 8,
/*37345*/         OPC_RecordNode, // #7 = $glc
/*37346*/         OPC_MoveParent,
/*37347*/         OPC_MoveChild, 9,
/*37349*/         OPC_RecordNode, // #8 = $slc
/*37350*/         OPC_MoveParent,
/*37351*/         OPC_MoveChild, 10,
/*37353*/         OPC_RecordNode, // #9 = $tfe
/*37354*/         OPC_MoveParent,
/*37355*/         OPC_MoveChild, 11,
/*37357*/         OPC_RecordNode, // #10 = $lwe
/*37358*/         OPC_MoveParent,
/*37359*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37361*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37364*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37367*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37370*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37373*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37376*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37379*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37382*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37385*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5275:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37403*/       /*Scope*/ 68, /*->37472*/
/*37404*/         OPC_CheckChild1Type, MVT::v16i32,
/*37406*/         OPC_RecordChild2, // #1 = $rsrc
/*37407*/         OPC_RecordChild3, // #2 = $sampler
/*37408*/         OPC_RecordChild4, // #3 = $dmask
/*37409*/         OPC_RecordChild5, // #4 = $unorm
/*37410*/         OPC_RecordChild6, // #5 = $r128
/*37411*/         OPC_RecordChild7, // #6 = $da
/*37412*/         OPC_MoveChild, 8,
/*37414*/         OPC_RecordNode, // #7 = $glc
/*37415*/         OPC_MoveParent,
/*37416*/         OPC_MoveChild, 9,
/*37418*/         OPC_RecordNode, // #8 = $slc
/*37419*/         OPC_MoveParent,
/*37420*/         OPC_MoveChild, 10,
/*37422*/         OPC_RecordNode, // #9 = $tfe
/*37423*/         OPC_MoveParent,
/*37424*/         OPC_MoveChild, 11,
/*37426*/         OPC_RecordNode, // #10 = $lwe
/*37427*/         OPC_MoveParent,
/*37428*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37430*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37433*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37436*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37439*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37442*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37445*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37448*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37451*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37454*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5275:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37472*/       0, /*End of Scope*/
/*37473*/     /*Scope*/ 95|128,2/*351*/, /*->37826*/
/*37475*/       OPC_CheckChild0Integer, 42|128,41/*5290*/, 
/*37478*/       OPC_RecordChild1, // #0 = $addr
/*37479*/       OPC_Scope, 68, /*->37549*/ // 5 children in Scope
/*37481*/         OPC_CheckChild1Type, MVT::i32,
/*37483*/         OPC_RecordChild2, // #1 = $rsrc
/*37484*/         OPC_RecordChild3, // #2 = $sampler
/*37485*/         OPC_RecordChild4, // #3 = $dmask
/*37486*/         OPC_RecordChild5, // #4 = $unorm
/*37487*/         OPC_RecordChild6, // #5 = $r128
/*37488*/         OPC_RecordChild7, // #6 = $da
/*37489*/         OPC_MoveChild, 8,
/*37491*/         OPC_RecordNode, // #7 = $glc
/*37492*/         OPC_MoveParent,
/*37493*/         OPC_MoveChild, 9,
/*37495*/         OPC_RecordNode, // #8 = $slc
/*37496*/         OPC_MoveParent,
/*37497*/         OPC_MoveChild, 10,
/*37499*/         OPC_RecordNode, // #9 = $tfe
/*37500*/         OPC_MoveParent,
/*37501*/         OPC_MoveChild, 11,
/*37503*/         OPC_RecordNode, // #10 = $lwe
/*37504*/         OPC_MoveParent,
/*37505*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37507*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37510*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37513*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37516*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37519*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37522*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37525*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37528*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37531*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5290:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37549*/       /*Scope*/ 68, /*->37618*/
/*37550*/         OPC_CheckChild1Type, MVT::v2i32,
/*37552*/         OPC_RecordChild2, // #1 = $rsrc
/*37553*/         OPC_RecordChild3, // #2 = $sampler
/*37554*/         OPC_RecordChild4, // #3 = $dmask
/*37555*/         OPC_RecordChild5, // #4 = $unorm
/*37556*/         OPC_RecordChild6, // #5 = $r128
/*37557*/         OPC_RecordChild7, // #6 = $da
/*37558*/         OPC_MoveChild, 8,
/*37560*/         OPC_RecordNode, // #7 = $glc
/*37561*/         OPC_MoveParent,
/*37562*/         OPC_MoveChild, 9,
/*37564*/         OPC_RecordNode, // #8 = $slc
/*37565*/         OPC_MoveParent,
/*37566*/         OPC_MoveChild, 10,
/*37568*/         OPC_RecordNode, // #9 = $tfe
/*37569*/         OPC_MoveParent,
/*37570*/         OPC_MoveChild, 11,
/*37572*/         OPC_RecordNode, // #10 = $lwe
/*37573*/         OPC_MoveParent,
/*37574*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37576*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37579*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37582*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37585*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37588*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37591*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37594*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37597*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37600*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5290:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37618*/       /*Scope*/ 68, /*->37687*/
/*37619*/         OPC_CheckChild1Type, MVT::v4i32,
/*37621*/         OPC_RecordChild2, // #1 = $rsrc
/*37622*/         OPC_RecordChild3, // #2 = $sampler
/*37623*/         OPC_RecordChild4, // #3 = $dmask
/*37624*/         OPC_RecordChild5, // #4 = $unorm
/*37625*/         OPC_RecordChild6, // #5 = $r128
/*37626*/         OPC_RecordChild7, // #6 = $da
/*37627*/         OPC_MoveChild, 8,
/*37629*/         OPC_RecordNode, // #7 = $glc
/*37630*/         OPC_MoveParent,
/*37631*/         OPC_MoveChild, 9,
/*37633*/         OPC_RecordNode, // #8 = $slc
/*37634*/         OPC_MoveParent,
/*37635*/         OPC_MoveChild, 10,
/*37637*/         OPC_RecordNode, // #9 = $tfe
/*37638*/         OPC_MoveParent,
/*37639*/         OPC_MoveChild, 11,
/*37641*/         OPC_RecordNode, // #10 = $lwe
/*37642*/         OPC_MoveParent,
/*37643*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37645*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37648*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37651*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37654*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37657*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37660*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37663*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37666*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37669*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5290:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37687*/       /*Scope*/ 68, /*->37756*/
/*37688*/         OPC_CheckChild1Type, MVT::v8i32,
/*37690*/         OPC_RecordChild2, // #1 = $rsrc
/*37691*/         OPC_RecordChild3, // #2 = $sampler
/*37692*/         OPC_RecordChild4, // #3 = $dmask
/*37693*/         OPC_RecordChild5, // #4 = $unorm
/*37694*/         OPC_RecordChild6, // #5 = $r128
/*37695*/         OPC_RecordChild7, // #6 = $da
/*37696*/         OPC_MoveChild, 8,
/*37698*/         OPC_RecordNode, // #7 = $glc
/*37699*/         OPC_MoveParent,
/*37700*/         OPC_MoveChild, 9,
/*37702*/         OPC_RecordNode, // #8 = $slc
/*37703*/         OPC_MoveParent,
/*37704*/         OPC_MoveChild, 10,
/*37706*/         OPC_RecordNode, // #9 = $tfe
/*37707*/         OPC_MoveParent,
/*37708*/         OPC_MoveChild, 11,
/*37710*/         OPC_RecordNode, // #10 = $lwe
/*37711*/         OPC_MoveParent,
/*37712*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37714*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37717*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37720*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37723*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37726*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37729*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37732*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37735*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37738*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5290:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37756*/       /*Scope*/ 68, /*->37825*/
/*37757*/         OPC_CheckChild1Type, MVT::v16i32,
/*37759*/         OPC_RecordChild2, // #1 = $rsrc
/*37760*/         OPC_RecordChild3, // #2 = $sampler
/*37761*/         OPC_RecordChild4, // #3 = $dmask
/*37762*/         OPC_RecordChild5, // #4 = $unorm
/*37763*/         OPC_RecordChild6, // #5 = $r128
/*37764*/         OPC_RecordChild7, // #6 = $da
/*37765*/         OPC_MoveChild, 8,
/*37767*/         OPC_RecordNode, // #7 = $glc
/*37768*/         OPC_MoveParent,
/*37769*/         OPC_MoveChild, 9,
/*37771*/         OPC_RecordNode, // #8 = $slc
/*37772*/         OPC_MoveParent,
/*37773*/         OPC_MoveChild, 10,
/*37775*/         OPC_RecordNode, // #9 = $tfe
/*37776*/         OPC_MoveParent,
/*37777*/         OPC_MoveChild, 11,
/*37779*/         OPC_RecordNode, // #10 = $lwe
/*37780*/         OPC_MoveParent,
/*37781*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37783*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37786*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37789*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37792*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37795*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37798*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37801*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37804*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37807*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5290:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37825*/       0, /*End of Scope*/
/*37826*/     /*Scope*/ 95|128,2/*351*/, /*->38179*/
/*37828*/       OPC_CheckChild0Integer, 32|128,41/*5280*/, 
/*37831*/       OPC_RecordChild1, // #0 = $addr
/*37832*/       OPC_Scope, 68, /*->37902*/ // 5 children in Scope
/*37834*/         OPC_CheckChild1Type, MVT::i32,
/*37836*/         OPC_RecordChild2, // #1 = $rsrc
/*37837*/         OPC_RecordChild3, // #2 = $sampler
/*37838*/         OPC_RecordChild4, // #3 = $dmask
/*37839*/         OPC_RecordChild5, // #4 = $unorm
/*37840*/         OPC_RecordChild6, // #5 = $r128
/*37841*/         OPC_RecordChild7, // #6 = $da
/*37842*/         OPC_MoveChild, 8,
/*37844*/         OPC_RecordNode, // #7 = $glc
/*37845*/         OPC_MoveParent,
/*37846*/         OPC_MoveChild, 9,
/*37848*/         OPC_RecordNode, // #8 = $slc
/*37849*/         OPC_MoveParent,
/*37850*/         OPC_MoveChild, 10,
/*37852*/         OPC_RecordNode, // #9 = $tfe
/*37853*/         OPC_MoveParent,
/*37854*/         OPC_MoveChild, 11,
/*37856*/         OPC_RecordNode, // #10 = $lwe
/*37857*/         OPC_MoveParent,
/*37858*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37860*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37863*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37866*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37869*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37872*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37875*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37878*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37881*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37884*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5280:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37902*/       /*Scope*/ 68, /*->37971*/
/*37903*/         OPC_CheckChild1Type, MVT::v2i32,
/*37905*/         OPC_RecordChild2, // #1 = $rsrc
/*37906*/         OPC_RecordChild3, // #2 = $sampler
/*37907*/         OPC_RecordChild4, // #3 = $dmask
/*37908*/         OPC_RecordChild5, // #4 = $unorm
/*37909*/         OPC_RecordChild6, // #5 = $r128
/*37910*/         OPC_RecordChild7, // #6 = $da
/*37911*/         OPC_MoveChild, 8,
/*37913*/         OPC_RecordNode, // #7 = $glc
/*37914*/         OPC_MoveParent,
/*37915*/         OPC_MoveChild, 9,
/*37917*/         OPC_RecordNode, // #8 = $slc
/*37918*/         OPC_MoveParent,
/*37919*/         OPC_MoveChild, 10,
/*37921*/         OPC_RecordNode, // #9 = $tfe
/*37922*/         OPC_MoveParent,
/*37923*/         OPC_MoveChild, 11,
/*37925*/         OPC_RecordNode, // #10 = $lwe
/*37926*/         OPC_MoveParent,
/*37927*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37929*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37932*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37935*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37938*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37941*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37944*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37947*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37950*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37953*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5280:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37971*/       /*Scope*/ 68, /*->38040*/
/*37972*/         OPC_CheckChild1Type, MVT::v4i32,
/*37974*/         OPC_RecordChild2, // #1 = $rsrc
/*37975*/         OPC_RecordChild3, // #2 = $sampler
/*37976*/         OPC_RecordChild4, // #3 = $dmask
/*37977*/         OPC_RecordChild5, // #4 = $unorm
/*37978*/         OPC_RecordChild6, // #5 = $r128
/*37979*/         OPC_RecordChild7, // #6 = $da
/*37980*/         OPC_MoveChild, 8,
/*37982*/         OPC_RecordNode, // #7 = $glc
/*37983*/         OPC_MoveParent,
/*37984*/         OPC_MoveChild, 9,
/*37986*/         OPC_RecordNode, // #8 = $slc
/*37987*/         OPC_MoveParent,
/*37988*/         OPC_MoveChild, 10,
/*37990*/         OPC_RecordNode, // #9 = $tfe
/*37991*/         OPC_MoveParent,
/*37992*/         OPC_MoveChild, 11,
/*37994*/         OPC_RecordNode, // #10 = $lwe
/*37995*/         OPC_MoveParent,
/*37996*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37998*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38001*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38004*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38007*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38010*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38013*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38016*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38019*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38022*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5280:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38040*/       /*Scope*/ 68, /*->38109*/
/*38041*/         OPC_CheckChild1Type, MVT::v8i32,
/*38043*/         OPC_RecordChild2, // #1 = $rsrc
/*38044*/         OPC_RecordChild3, // #2 = $sampler
/*38045*/         OPC_RecordChild4, // #3 = $dmask
/*38046*/         OPC_RecordChild5, // #4 = $unorm
/*38047*/         OPC_RecordChild6, // #5 = $r128
/*38048*/         OPC_RecordChild7, // #6 = $da
/*38049*/         OPC_MoveChild, 8,
/*38051*/         OPC_RecordNode, // #7 = $glc
/*38052*/         OPC_MoveParent,
/*38053*/         OPC_MoveChild, 9,
/*38055*/         OPC_RecordNode, // #8 = $slc
/*38056*/         OPC_MoveParent,
/*38057*/         OPC_MoveChild, 10,
/*38059*/         OPC_RecordNode, // #9 = $tfe
/*38060*/         OPC_MoveParent,
/*38061*/         OPC_MoveChild, 11,
/*38063*/         OPC_RecordNode, // #10 = $lwe
/*38064*/         OPC_MoveParent,
/*38065*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38067*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38070*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38073*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38076*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38079*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38082*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38085*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38088*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38091*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5280:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38109*/       /*Scope*/ 68, /*->38178*/
/*38110*/         OPC_CheckChild1Type, MVT::v16i32,
/*38112*/         OPC_RecordChild2, // #1 = $rsrc
/*38113*/         OPC_RecordChild3, // #2 = $sampler
/*38114*/         OPC_RecordChild4, // #3 = $dmask
/*38115*/         OPC_RecordChild5, // #4 = $unorm
/*38116*/         OPC_RecordChild6, // #5 = $r128
/*38117*/         OPC_RecordChild7, // #6 = $da
/*38118*/         OPC_MoveChild, 8,
/*38120*/         OPC_RecordNode, // #7 = $glc
/*38121*/         OPC_MoveParent,
/*38122*/         OPC_MoveChild, 9,
/*38124*/         OPC_RecordNode, // #8 = $slc
/*38125*/         OPC_MoveParent,
/*38126*/         OPC_MoveChild, 10,
/*38128*/         OPC_RecordNode, // #9 = $tfe
/*38129*/         OPC_MoveParent,
/*38130*/         OPC_MoveChild, 11,
/*38132*/         OPC_RecordNode, // #10 = $lwe
/*38133*/         OPC_MoveParent,
/*38134*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38136*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38139*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38142*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38145*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38148*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38151*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38154*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38157*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38160*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5280:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38178*/       0, /*End of Scope*/
/*38179*/     /*Scope*/ 95|128,2/*351*/, /*->38532*/
/*38181*/       OPC_CheckChild0Integer, 31|128,41/*5279*/, 
/*38184*/       OPC_RecordChild1, // #0 = $addr
/*38185*/       OPC_Scope, 68, /*->38255*/ // 5 children in Scope
/*38187*/         OPC_CheckChild1Type, MVT::i32,
/*38189*/         OPC_RecordChild2, // #1 = $rsrc
/*38190*/         OPC_RecordChild3, // #2 = $sampler
/*38191*/         OPC_RecordChild4, // #3 = $dmask
/*38192*/         OPC_RecordChild5, // #4 = $unorm
/*38193*/         OPC_RecordChild6, // #5 = $r128
/*38194*/         OPC_RecordChild7, // #6 = $da
/*38195*/         OPC_MoveChild, 8,
/*38197*/         OPC_RecordNode, // #7 = $glc
/*38198*/         OPC_MoveParent,
/*38199*/         OPC_MoveChild, 9,
/*38201*/         OPC_RecordNode, // #8 = $slc
/*38202*/         OPC_MoveParent,
/*38203*/         OPC_MoveChild, 10,
/*38205*/         OPC_RecordNode, // #9 = $tfe
/*38206*/         OPC_MoveParent,
/*38207*/         OPC_MoveChild, 11,
/*38209*/         OPC_RecordNode, // #10 = $lwe
/*38210*/         OPC_MoveParent,
/*38211*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38213*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38216*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38219*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38222*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38225*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38228*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38231*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38234*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38237*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5279:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38255*/       /*Scope*/ 68, /*->38324*/
/*38256*/         OPC_CheckChild1Type, MVT::v2i32,
/*38258*/         OPC_RecordChild2, // #1 = $rsrc
/*38259*/         OPC_RecordChild3, // #2 = $sampler
/*38260*/         OPC_RecordChild4, // #3 = $dmask
/*38261*/         OPC_RecordChild5, // #4 = $unorm
/*38262*/         OPC_RecordChild6, // #5 = $r128
/*38263*/         OPC_RecordChild7, // #6 = $da
/*38264*/         OPC_MoveChild, 8,
/*38266*/         OPC_RecordNode, // #7 = $glc
/*38267*/         OPC_MoveParent,
/*38268*/         OPC_MoveChild, 9,
/*38270*/         OPC_RecordNode, // #8 = $slc
/*38271*/         OPC_MoveParent,
/*38272*/         OPC_MoveChild, 10,
/*38274*/         OPC_RecordNode, // #9 = $tfe
/*38275*/         OPC_MoveParent,
/*38276*/         OPC_MoveChild, 11,
/*38278*/         OPC_RecordNode, // #10 = $lwe
/*38279*/         OPC_MoveParent,
/*38280*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38282*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38285*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38288*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38291*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38294*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38297*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38300*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38303*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38306*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5279:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38324*/       /*Scope*/ 68, /*->38393*/
/*38325*/         OPC_CheckChild1Type, MVT::v4i32,
/*38327*/         OPC_RecordChild2, // #1 = $rsrc
/*38328*/         OPC_RecordChild3, // #2 = $sampler
/*38329*/         OPC_RecordChild4, // #3 = $dmask
/*38330*/         OPC_RecordChild5, // #4 = $unorm
/*38331*/         OPC_RecordChild6, // #5 = $r128
/*38332*/         OPC_RecordChild7, // #6 = $da
/*38333*/         OPC_MoveChild, 8,
/*38335*/         OPC_RecordNode, // #7 = $glc
/*38336*/         OPC_MoveParent,
/*38337*/         OPC_MoveChild, 9,
/*38339*/         OPC_RecordNode, // #8 = $slc
/*38340*/         OPC_MoveParent,
/*38341*/         OPC_MoveChild, 10,
/*38343*/         OPC_RecordNode, // #9 = $tfe
/*38344*/         OPC_MoveParent,
/*38345*/         OPC_MoveChild, 11,
/*38347*/         OPC_RecordNode, // #10 = $lwe
/*38348*/         OPC_MoveParent,
/*38349*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38351*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38354*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38357*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38360*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38363*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38366*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38369*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38372*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38375*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5279:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38393*/       /*Scope*/ 68, /*->38462*/
/*38394*/         OPC_CheckChild1Type, MVT::v8i32,
/*38396*/         OPC_RecordChild2, // #1 = $rsrc
/*38397*/         OPC_RecordChild3, // #2 = $sampler
/*38398*/         OPC_RecordChild4, // #3 = $dmask
/*38399*/         OPC_RecordChild5, // #4 = $unorm
/*38400*/         OPC_RecordChild6, // #5 = $r128
/*38401*/         OPC_RecordChild7, // #6 = $da
/*38402*/         OPC_MoveChild, 8,
/*38404*/         OPC_RecordNode, // #7 = $glc
/*38405*/         OPC_MoveParent,
/*38406*/         OPC_MoveChild, 9,
/*38408*/         OPC_RecordNode, // #8 = $slc
/*38409*/         OPC_MoveParent,
/*38410*/         OPC_MoveChild, 10,
/*38412*/         OPC_RecordNode, // #9 = $tfe
/*38413*/         OPC_MoveParent,
/*38414*/         OPC_MoveChild, 11,
/*38416*/         OPC_RecordNode, // #10 = $lwe
/*38417*/         OPC_MoveParent,
/*38418*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38420*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38423*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38426*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38429*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38432*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38435*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38438*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38441*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38444*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5279:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38462*/       /*Scope*/ 68, /*->38531*/
/*38463*/         OPC_CheckChild1Type, MVT::v16i32,
/*38465*/         OPC_RecordChild2, // #1 = $rsrc
/*38466*/         OPC_RecordChild3, // #2 = $sampler
/*38467*/         OPC_RecordChild4, // #3 = $dmask
/*38468*/         OPC_RecordChild5, // #4 = $unorm
/*38469*/         OPC_RecordChild6, // #5 = $r128
/*38470*/         OPC_RecordChild7, // #6 = $da
/*38471*/         OPC_MoveChild, 8,
/*38473*/         OPC_RecordNode, // #7 = $glc
/*38474*/         OPC_MoveParent,
/*38475*/         OPC_MoveChild, 9,
/*38477*/         OPC_RecordNode, // #8 = $slc
/*38478*/         OPC_MoveParent,
/*38479*/         OPC_MoveChild, 10,
/*38481*/         OPC_RecordNode, // #9 = $tfe
/*38482*/         OPC_MoveParent,
/*38483*/         OPC_MoveChild, 11,
/*38485*/         OPC_RecordNode, // #10 = $lwe
/*38486*/         OPC_MoveParent,
/*38487*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38489*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38492*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38495*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38498*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38501*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38504*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38507*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38510*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38513*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5279:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38531*/       0, /*End of Scope*/
/*38532*/     /*Scope*/ 16|128,1/*144*/, /*->38678*/
/*38534*/       OPC_CheckChild0Integer, 117|128,40/*5237*/, 
/*38537*/       OPC_RecordChild1, // #0 = $addr
/*38538*/       OPC_Scope, 68, /*->38608*/ // 2 children in Scope
/*38540*/         OPC_CheckChild1Type, MVT::v2i32,
/*38542*/         OPC_RecordChild2, // #1 = $rsrc
/*38543*/         OPC_RecordChild3, // #2 = $sampler
/*38544*/         OPC_RecordChild4, // #3 = $dmask
/*38545*/         OPC_RecordChild5, // #4 = $unorm
/*38546*/         OPC_RecordChild6, // #5 = $r128
/*38547*/         OPC_RecordChild7, // #6 = $da
/*38548*/         OPC_MoveChild, 8,
/*38550*/         OPC_RecordNode, // #7 = $glc
/*38551*/         OPC_MoveParent,
/*38552*/         OPC_MoveChild, 9,
/*38554*/         OPC_RecordNode, // #8 = $slc
/*38555*/         OPC_MoveParent,
/*38556*/         OPC_MoveChild, 10,
/*38558*/         OPC_RecordNode, // #9 = $tfe
/*38559*/         OPC_MoveParent,
/*38560*/         OPC_MoveChild, 11,
/*38562*/         OPC_RecordNode, // #10 = $lwe
/*38563*/         OPC_MoveParent,
/*38564*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38566*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38569*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38572*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38575*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38578*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38581*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38584*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38587*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38590*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5237:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38608*/       /*Scope*/ 68, /*->38677*/
/*38609*/         OPC_CheckChild1Type, MVT::v4i32,
/*38611*/         OPC_RecordChild2, // #1 = $rsrc
/*38612*/         OPC_RecordChild3, // #2 = $sampler
/*38613*/         OPC_RecordChild4, // #3 = $dmask
/*38614*/         OPC_RecordChild5, // #4 = $unorm
/*38615*/         OPC_RecordChild6, // #5 = $r128
/*38616*/         OPC_RecordChild7, // #6 = $da
/*38617*/         OPC_MoveChild, 8,
/*38619*/         OPC_RecordNode, // #7 = $glc
/*38620*/         OPC_MoveParent,
/*38621*/         OPC_MoveChild, 9,
/*38623*/         OPC_RecordNode, // #8 = $slc
/*38624*/         OPC_MoveParent,
/*38625*/         OPC_MoveChild, 10,
/*38627*/         OPC_RecordNode, // #9 = $tfe
/*38628*/         OPC_MoveParent,
/*38629*/         OPC_MoveChild, 11,
/*38631*/         OPC_RecordNode, // #10 = $lwe
/*38632*/         OPC_MoveParent,
/*38633*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38635*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38638*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38641*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38644*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38647*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38650*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38653*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38656*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38659*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5237:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38677*/       0, /*End of Scope*/
/*38678*/     /*Scope*/ 72, /*->38751*/
/*38679*/       OPC_CheckChild0Integer, 6|128,41/*5254*/, 
/*38682*/       OPC_RecordChild1, // #0 = $addr
/*38683*/       OPC_CheckChild1Type, MVT::v4i32,
/*38685*/       OPC_RecordChild2, // #1 = $rsrc
/*38686*/       OPC_RecordChild3, // #2 = $sampler
/*38687*/       OPC_RecordChild4, // #3 = $dmask
/*38688*/       OPC_RecordChild5, // #4 = $unorm
/*38689*/       OPC_RecordChild6, // #5 = $r128
/*38690*/       OPC_RecordChild7, // #6 = $da
/*38691*/       OPC_MoveChild, 8,
/*38693*/       OPC_RecordNode, // #7 = $glc
/*38694*/       OPC_MoveParent,
/*38695*/       OPC_MoveChild, 9,
/*38697*/       OPC_RecordNode, // #8 = $slc
/*38698*/       OPC_MoveParent,
/*38699*/       OPC_MoveChild, 10,
/*38701*/       OPC_RecordNode, // #9 = $tfe
/*38702*/       OPC_MoveParent,
/*38703*/       OPC_MoveChild, 11,
/*38705*/       OPC_RecordNode, // #10 = $lwe
/*38706*/       OPC_MoveParent,
/*38707*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38709*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38712*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38715*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38718*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38721*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38724*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38727*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38730*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38733*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5254:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38751*/     /*Scope*/ 72, /*->38824*/
/*38752*/       OPC_CheckChild0Integer, 8|128,41/*5256*/, 
/*38755*/       OPC_RecordChild1, // #0 = $addr
/*38756*/       OPC_CheckChild1Type, MVT::v4i32,
/*38758*/       OPC_RecordChild2, // #1 = $rsrc
/*38759*/       OPC_RecordChild3, // #2 = $sampler
/*38760*/       OPC_RecordChild4, // #3 = $dmask
/*38761*/       OPC_RecordChild5, // #4 = $unorm
/*38762*/       OPC_RecordChild6, // #5 = $r128
/*38763*/       OPC_RecordChild7, // #6 = $da
/*38764*/       OPC_MoveChild, 8,
/*38766*/       OPC_RecordNode, // #7 = $glc
/*38767*/       OPC_MoveParent,
/*38768*/       OPC_MoveChild, 9,
/*38770*/       OPC_RecordNode, // #8 = $slc
/*38771*/       OPC_MoveParent,
/*38772*/       OPC_MoveChild, 10,
/*38774*/       OPC_RecordNode, // #9 = $tfe
/*38775*/       OPC_MoveParent,
/*38776*/       OPC_MoveChild, 11,
/*38778*/       OPC_RecordNode, // #10 = $lwe
/*38779*/       OPC_MoveParent,
/*38780*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38782*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38785*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38788*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38791*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38794*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38797*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38800*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38803*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38806*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5256:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38824*/     /*Scope*/ 72, /*->38897*/
/*38825*/       OPC_CheckChild0Integer, 118|128,40/*5238*/, 
/*38828*/       OPC_RecordChild1, // #0 = $addr
/*38829*/       OPC_CheckChild1Type, MVT::v4i32,
/*38831*/       OPC_RecordChild2, // #1 = $rsrc
/*38832*/       OPC_RecordChild3, // #2 = $sampler
/*38833*/       OPC_RecordChild4, // #3 = $dmask
/*38834*/       OPC_RecordChild5, // #4 = $unorm
/*38835*/       OPC_RecordChild6, // #5 = $r128
/*38836*/       OPC_RecordChild7, // #6 = $da
/*38837*/       OPC_MoveChild, 8,
/*38839*/       OPC_RecordNode, // #7 = $glc
/*38840*/       OPC_MoveParent,
/*38841*/       OPC_MoveChild, 9,
/*38843*/       OPC_RecordNode, // #8 = $slc
/*38844*/       OPC_MoveParent,
/*38845*/       OPC_MoveChild, 10,
/*38847*/       OPC_RecordNode, // #9 = $tfe
/*38848*/       OPC_MoveParent,
/*38849*/       OPC_MoveChild, 11,
/*38851*/       OPC_RecordNode, // #10 = $lwe
/*38852*/       OPC_MoveParent,
/*38853*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38855*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38858*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38861*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38864*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38867*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38870*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38873*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38876*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38879*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5238:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38897*/     /*Scope*/ 16|128,1/*144*/, /*->39043*/
/*38899*/       OPC_CheckChild0Integer, 119|128,40/*5239*/, 
/*38902*/       OPC_RecordChild1, // #0 = $addr
/*38903*/       OPC_Scope, 68, /*->38973*/ // 2 children in Scope
/*38905*/         OPC_CheckChild1Type, MVT::v4i32,
/*38907*/         OPC_RecordChild2, // #1 = $rsrc
/*38908*/         OPC_RecordChild3, // #2 = $sampler
/*38909*/         OPC_RecordChild4, // #3 = $dmask
/*38910*/         OPC_RecordChild5, // #4 = $unorm
/*38911*/         OPC_RecordChild6, // #5 = $r128
/*38912*/         OPC_RecordChild7, // #6 = $da
/*38913*/         OPC_MoveChild, 8,
/*38915*/         OPC_RecordNode, // #7 = $glc
/*38916*/         OPC_MoveParent,
/*38917*/         OPC_MoveChild, 9,
/*38919*/         OPC_RecordNode, // #8 = $slc
/*38920*/         OPC_MoveParent,
/*38921*/         OPC_MoveChild, 10,
/*38923*/         OPC_RecordNode, // #9 = $tfe
/*38924*/         OPC_MoveParent,
/*38925*/         OPC_MoveChild, 11,
/*38927*/         OPC_RecordNode, // #10 = $lwe
/*38928*/         OPC_MoveParent,
/*38929*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38931*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38934*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38937*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38940*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38943*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38946*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38949*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38952*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38955*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5239:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38973*/       /*Scope*/ 68, /*->39042*/
/*38974*/         OPC_CheckChild1Type, MVT::v8i32,
/*38976*/         OPC_RecordChild2, // #1 = $rsrc
/*38977*/         OPC_RecordChild3, // #2 = $sampler
/*38978*/         OPC_RecordChild4, // #3 = $dmask
/*38979*/         OPC_RecordChild5, // #4 = $unorm
/*38980*/         OPC_RecordChild6, // #5 = $r128
/*38981*/         OPC_RecordChild7, // #6 = $da
/*38982*/         OPC_MoveChild, 8,
/*38984*/         OPC_RecordNode, // #7 = $glc
/*38985*/         OPC_MoveParent,
/*38986*/         OPC_MoveChild, 9,
/*38988*/         OPC_RecordNode, // #8 = $slc
/*38989*/         OPC_MoveParent,
/*38990*/         OPC_MoveChild, 10,
/*38992*/         OPC_RecordNode, // #9 = $tfe
/*38993*/         OPC_MoveParent,
/*38994*/         OPC_MoveChild, 11,
/*38996*/         OPC_RecordNode, // #10 = $lwe
/*38997*/         OPC_MoveParent,
/*38998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39000*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39003*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39006*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39009*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39012*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39015*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39018*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39021*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39024*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5239:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39042*/       0, /*End of Scope*/
/*39043*/     /*Scope*/ 16|128,1/*144*/, /*->39189*/
/*39045*/       OPC_CheckChild0Integer, 10|128,41/*5258*/, 
/*39048*/       OPC_RecordChild1, // #0 = $addr
/*39049*/       OPC_Scope, 68, /*->39119*/ // 2 children in Scope
/*39051*/         OPC_CheckChild1Type, MVT::v2i32,
/*39053*/         OPC_RecordChild2, // #1 = $rsrc
/*39054*/         OPC_RecordChild3, // #2 = $sampler
/*39055*/         OPC_RecordChild4, // #3 = $dmask
/*39056*/         OPC_RecordChild5, // #4 = $unorm
/*39057*/         OPC_RecordChild6, // #5 = $r128
/*39058*/         OPC_RecordChild7, // #6 = $da
/*39059*/         OPC_MoveChild, 8,
/*39061*/         OPC_RecordNode, // #7 = $glc
/*39062*/         OPC_MoveParent,
/*39063*/         OPC_MoveChild, 9,
/*39065*/         OPC_RecordNode, // #8 = $slc
/*39066*/         OPC_MoveParent,
/*39067*/         OPC_MoveChild, 10,
/*39069*/         OPC_RecordNode, // #9 = $tfe
/*39070*/         OPC_MoveParent,
/*39071*/         OPC_MoveChild, 11,
/*39073*/         OPC_RecordNode, // #10 = $lwe
/*39074*/         OPC_MoveParent,
/*39075*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39077*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39080*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39083*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39086*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39089*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39092*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39095*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39098*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39101*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5258:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39119*/       /*Scope*/ 68, /*->39188*/
/*39120*/         OPC_CheckChild1Type, MVT::v4i32,
/*39122*/         OPC_RecordChild2, // #1 = $rsrc
/*39123*/         OPC_RecordChild3, // #2 = $sampler
/*39124*/         OPC_RecordChild4, // #3 = $dmask
/*39125*/         OPC_RecordChild5, // #4 = $unorm
/*39126*/         OPC_RecordChild6, // #5 = $r128
/*39127*/         OPC_RecordChild7, // #6 = $da
/*39128*/         OPC_MoveChild, 8,
/*39130*/         OPC_RecordNode, // #7 = $glc
/*39131*/         OPC_MoveParent,
/*39132*/         OPC_MoveChild, 9,
/*39134*/         OPC_RecordNode, // #8 = $slc
/*39135*/         OPC_MoveParent,
/*39136*/         OPC_MoveChild, 10,
/*39138*/         OPC_RecordNode, // #9 = $tfe
/*39139*/         OPC_MoveParent,
/*39140*/         OPC_MoveChild, 11,
/*39142*/         OPC_RecordNode, // #10 = $lwe
/*39143*/         OPC_MoveParent,
/*39144*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39146*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39149*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39152*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39155*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39158*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39161*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39164*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39167*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39170*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5258:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39188*/       0, /*End of Scope*/
/*39189*/     /*Scope*/ 72, /*->39262*/
/*39190*/       OPC_CheckChild0Integer, 122|128,40/*5242*/, 
/*39193*/       OPC_RecordChild1, // #0 = $addr
/*39194*/       OPC_CheckChild1Type, MVT::v4i32,
/*39196*/       OPC_RecordChild2, // #1 = $rsrc
/*39197*/       OPC_RecordChild3, // #2 = $sampler
/*39198*/       OPC_RecordChild4, // #3 = $dmask
/*39199*/       OPC_RecordChild5, // #4 = $unorm
/*39200*/       OPC_RecordChild6, // #5 = $r128
/*39201*/       OPC_RecordChild7, // #6 = $da
/*39202*/       OPC_MoveChild, 8,
/*39204*/       OPC_RecordNode, // #7 = $glc
/*39205*/       OPC_MoveParent,
/*39206*/       OPC_MoveChild, 9,
/*39208*/       OPC_RecordNode, // #8 = $slc
/*39209*/       OPC_MoveParent,
/*39210*/       OPC_MoveChild, 10,
/*39212*/       OPC_RecordNode, // #9 = $tfe
/*39213*/       OPC_MoveParent,
/*39214*/       OPC_MoveChild, 11,
/*39216*/       OPC_RecordNode, // #10 = $lwe
/*39217*/       OPC_MoveParent,
/*39218*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39220*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39223*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39226*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39229*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39232*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39235*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39238*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39241*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39244*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5242:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39262*/     /*Scope*/ 16|128,1/*144*/, /*->39408*/
/*39264*/       OPC_CheckChild0Integer, 127|128,40/*5247*/, 
/*39267*/       OPC_RecordChild1, // #0 = $addr
/*39268*/       OPC_Scope, 68, /*->39338*/ // 2 children in Scope
/*39270*/         OPC_CheckChild1Type, MVT::v4i32,
/*39272*/         OPC_RecordChild2, // #1 = $rsrc
/*39273*/         OPC_RecordChild3, // #2 = $sampler
/*39274*/         OPC_RecordChild4, // #3 = $dmask
/*39275*/         OPC_RecordChild5, // #4 = $unorm
/*39276*/         OPC_RecordChild6, // #5 = $r128
/*39277*/         OPC_RecordChild7, // #6 = $da
/*39278*/         OPC_MoveChild, 8,
/*39280*/         OPC_RecordNode, // #7 = $glc
/*39281*/         OPC_MoveParent,
/*39282*/         OPC_MoveChild, 9,
/*39284*/         OPC_RecordNode, // #8 = $slc
/*39285*/         OPC_MoveParent,
/*39286*/         OPC_MoveChild, 10,
/*39288*/         OPC_RecordNode, // #9 = $tfe
/*39289*/         OPC_MoveParent,
/*39290*/         OPC_MoveChild, 11,
/*39292*/         OPC_RecordNode, // #10 = $lwe
/*39293*/         OPC_MoveParent,
/*39294*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39296*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39299*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39302*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39305*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39308*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39311*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39314*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39317*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39320*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5247:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39338*/       /*Scope*/ 68, /*->39407*/
/*39339*/         OPC_CheckChild1Type, MVT::v8i32,
/*39341*/         OPC_RecordChild2, // #1 = $rsrc
/*39342*/         OPC_RecordChild3, // #2 = $sampler
/*39343*/         OPC_RecordChild4, // #3 = $dmask
/*39344*/         OPC_RecordChild5, // #4 = $unorm
/*39345*/         OPC_RecordChild6, // #5 = $r128
/*39346*/         OPC_RecordChild7, // #6 = $da
/*39347*/         OPC_MoveChild, 8,
/*39349*/         OPC_RecordNode, // #7 = $glc
/*39350*/         OPC_MoveParent,
/*39351*/         OPC_MoveChild, 9,
/*39353*/         OPC_RecordNode, // #8 = $slc
/*39354*/         OPC_MoveParent,
/*39355*/         OPC_MoveChild, 10,
/*39357*/         OPC_RecordNode, // #9 = $tfe
/*39358*/         OPC_MoveParent,
/*39359*/         OPC_MoveChild, 11,
/*39361*/         OPC_RecordNode, // #10 = $lwe
/*39362*/         OPC_MoveParent,
/*39363*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39365*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39368*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39371*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39374*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39377*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39380*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39383*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39386*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39389*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5247:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39407*/       0, /*End of Scope*/
/*39408*/     /*Scope*/ 16|128,1/*144*/, /*->39554*/
/*39410*/       OPC_CheckChild0Integer, 1|128,41/*5249*/, 
/*39413*/       OPC_RecordChild1, // #0 = $addr
/*39414*/       OPC_Scope, 68, /*->39484*/ // 2 children in Scope
/*39416*/         OPC_CheckChild1Type, MVT::v4i32,
/*39418*/         OPC_RecordChild2, // #1 = $rsrc
/*39419*/         OPC_RecordChild3, // #2 = $sampler
/*39420*/         OPC_RecordChild4, // #3 = $dmask
/*39421*/         OPC_RecordChild5, // #4 = $unorm
/*39422*/         OPC_RecordChild6, // #5 = $r128
/*39423*/         OPC_RecordChild7, // #6 = $da
/*39424*/         OPC_MoveChild, 8,
/*39426*/         OPC_RecordNode, // #7 = $glc
/*39427*/         OPC_MoveParent,
/*39428*/         OPC_MoveChild, 9,
/*39430*/         OPC_RecordNode, // #8 = $slc
/*39431*/         OPC_MoveParent,
/*39432*/         OPC_MoveChild, 10,
/*39434*/         OPC_RecordNode, // #9 = $tfe
/*39435*/         OPC_MoveParent,
/*39436*/         OPC_MoveChild, 11,
/*39438*/         OPC_RecordNode, // #10 = $lwe
/*39439*/         OPC_MoveParent,
/*39440*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39442*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39445*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39448*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39451*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39454*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39457*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39460*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39463*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39466*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5249:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39484*/       /*Scope*/ 68, /*->39553*/
/*39485*/         OPC_CheckChild1Type, MVT::v8i32,
/*39487*/         OPC_RecordChild2, // #1 = $rsrc
/*39488*/         OPC_RecordChild3, // #2 = $sampler
/*39489*/         OPC_RecordChild4, // #3 = $dmask
/*39490*/         OPC_RecordChild5, // #4 = $unorm
/*39491*/         OPC_RecordChild6, // #5 = $r128
/*39492*/         OPC_RecordChild7, // #6 = $da
/*39493*/         OPC_MoveChild, 8,
/*39495*/         OPC_RecordNode, // #7 = $glc
/*39496*/         OPC_MoveParent,
/*39497*/         OPC_MoveChild, 9,
/*39499*/         OPC_RecordNode, // #8 = $slc
/*39500*/         OPC_MoveParent,
/*39501*/         OPC_MoveChild, 10,
/*39503*/         OPC_RecordNode, // #9 = $tfe
/*39504*/         OPC_MoveParent,
/*39505*/         OPC_MoveChild, 11,
/*39507*/         OPC_RecordNode, // #10 = $lwe
/*39508*/         OPC_MoveParent,
/*39509*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39511*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39514*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39517*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39520*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39523*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39526*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39529*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39532*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39535*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5249:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39553*/       0, /*End of Scope*/
/*39554*/     /*Scope*/ 16|128,1/*144*/, /*->39700*/
/*39556*/       OPC_CheckChild0Integer, 123|128,40/*5243*/, 
/*39559*/       OPC_RecordChild1, // #0 = $addr
/*39560*/       OPC_Scope, 68, /*->39630*/ // 2 children in Scope
/*39562*/         OPC_CheckChild1Type, MVT::v4i32,
/*39564*/         OPC_RecordChild2, // #1 = $rsrc
/*39565*/         OPC_RecordChild3, // #2 = $sampler
/*39566*/         OPC_RecordChild4, // #3 = $dmask
/*39567*/         OPC_RecordChild5, // #4 = $unorm
/*39568*/         OPC_RecordChild6, // #5 = $r128
/*39569*/         OPC_RecordChild7, // #6 = $da
/*39570*/         OPC_MoveChild, 8,
/*39572*/         OPC_RecordNode, // #7 = $glc
/*39573*/         OPC_MoveParent,
/*39574*/         OPC_MoveChild, 9,
/*39576*/         OPC_RecordNode, // #8 = $slc
/*39577*/         OPC_MoveParent,
/*39578*/         OPC_MoveChild, 10,
/*39580*/         OPC_RecordNode, // #9 = $tfe
/*39581*/         OPC_MoveParent,
/*39582*/         OPC_MoveChild, 11,
/*39584*/         OPC_RecordNode, // #10 = $lwe
/*39585*/         OPC_MoveParent,
/*39586*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39588*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39591*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39594*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39597*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39600*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39603*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39606*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39609*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39612*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5243:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39630*/       /*Scope*/ 68, /*->39699*/
/*39631*/         OPC_CheckChild1Type, MVT::v8i32,
/*39633*/         OPC_RecordChild2, // #1 = $rsrc
/*39634*/         OPC_RecordChild3, // #2 = $sampler
/*39635*/         OPC_RecordChild4, // #3 = $dmask
/*39636*/         OPC_RecordChild5, // #4 = $unorm
/*39637*/         OPC_RecordChild6, // #5 = $r128
/*39638*/         OPC_RecordChild7, // #6 = $da
/*39639*/         OPC_MoveChild, 8,
/*39641*/         OPC_RecordNode, // #7 = $glc
/*39642*/         OPC_MoveParent,
/*39643*/         OPC_MoveChild, 9,
/*39645*/         OPC_RecordNode, // #8 = $slc
/*39646*/         OPC_MoveParent,
/*39647*/         OPC_MoveChild, 10,
/*39649*/         OPC_RecordNode, // #9 = $tfe
/*39650*/         OPC_MoveParent,
/*39651*/         OPC_MoveChild, 11,
/*39653*/         OPC_RecordNode, // #10 = $lwe
/*39654*/         OPC_MoveParent,
/*39655*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39657*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39660*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39663*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39666*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39669*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39672*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39675*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39678*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39681*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5243:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39699*/       0, /*End of Scope*/
/*39700*/     /*Scope*/ 72, /*->39773*/
/*39701*/       OPC_CheckChild0Integer, 124|128,40/*5244*/, 
/*39704*/       OPC_RecordChild1, // #0 = $addr
/*39705*/       OPC_CheckChild1Type, MVT::v8i32,
/*39707*/       OPC_RecordChild2, // #1 = $rsrc
/*39708*/       OPC_RecordChild3, // #2 = $sampler
/*39709*/       OPC_RecordChild4, // #3 = $dmask
/*39710*/       OPC_RecordChild5, // #4 = $unorm
/*39711*/       OPC_RecordChild6, // #5 = $r128
/*39712*/       OPC_RecordChild7, // #6 = $da
/*39713*/       OPC_MoveChild, 8,
/*39715*/       OPC_RecordNode, // #7 = $glc
/*39716*/       OPC_MoveParent,
/*39717*/       OPC_MoveChild, 9,
/*39719*/       OPC_RecordNode, // #8 = $slc
/*39720*/       OPC_MoveParent,
/*39721*/       OPC_MoveChild, 10,
/*39723*/       OPC_RecordNode, // #9 = $tfe
/*39724*/       OPC_MoveParent,
/*39725*/       OPC_MoveChild, 11,
/*39727*/       OPC_RecordNode, // #10 = $lwe
/*39728*/       OPC_MoveParent,
/*39729*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39731*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39734*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39737*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39740*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39743*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39746*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39749*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39752*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39755*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5244:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39773*/     /*Scope*/ 72, /*->39846*/
/*39774*/       OPC_CheckChild0Integer, 3|128,41/*5251*/, 
/*39777*/       OPC_RecordChild1, // #0 = $addr
/*39778*/       OPC_CheckChild1Type, MVT::v4i32,
/*39780*/       OPC_RecordChild2, // #1 = $rsrc
/*39781*/       OPC_RecordChild3, // #2 = $sampler
/*39782*/       OPC_RecordChild4, // #3 = $dmask
/*39783*/       OPC_RecordChild5, // #4 = $unorm
/*39784*/       OPC_RecordChild6, // #5 = $r128
/*39785*/       OPC_RecordChild7, // #6 = $da
/*39786*/       OPC_MoveChild, 8,
/*39788*/       OPC_RecordNode, // #7 = $glc
/*39789*/       OPC_MoveParent,
/*39790*/       OPC_MoveChild, 9,
/*39792*/       OPC_RecordNode, // #8 = $slc
/*39793*/       OPC_MoveParent,
/*39794*/       OPC_MoveChild, 10,
/*39796*/       OPC_RecordNode, // #9 = $tfe
/*39797*/       OPC_MoveParent,
/*39798*/       OPC_MoveChild, 11,
/*39800*/       OPC_RecordNode, // #10 = $lwe
/*39801*/       OPC_MoveParent,
/*39802*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39804*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39807*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39810*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39813*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39816*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39819*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39822*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39825*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39828*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5251:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39846*/     /*Scope*/ 72, /*->39919*/
/*39847*/       OPC_CheckChild0Integer, 12|128,41/*5260*/, 
/*39850*/       OPC_RecordChild1, // #0 = $addr
/*39851*/       OPC_CheckChild1Type, MVT::v4i32,
/*39853*/       OPC_RecordChild2, // #1 = $rsrc
/*39854*/       OPC_RecordChild3, // #2 = $sampler
/*39855*/       OPC_RecordChild4, // #3 = $dmask
/*39856*/       OPC_RecordChild5, // #4 = $unorm
/*39857*/       OPC_RecordChild6, // #5 = $r128
/*39858*/       OPC_RecordChild7, // #6 = $da
/*39859*/       OPC_MoveChild, 8,
/*39861*/       OPC_RecordNode, // #7 = $glc
/*39862*/       OPC_MoveParent,
/*39863*/       OPC_MoveChild, 9,
/*39865*/       OPC_RecordNode, // #8 = $slc
/*39866*/       OPC_MoveParent,
/*39867*/       OPC_MoveChild, 10,
/*39869*/       OPC_RecordNode, // #9 = $tfe
/*39870*/       OPC_MoveParent,
/*39871*/       OPC_MoveChild, 11,
/*39873*/       OPC_RecordNode, // #10 = $lwe
/*39874*/       OPC_MoveParent,
/*39875*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39877*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39880*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39883*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39886*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39889*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39892*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39895*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39898*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39901*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5260:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39919*/     /*Scope*/ 16|128,1/*144*/, /*->40065*/
/*39921*/       OPC_CheckChild0Integer, 7|128,41/*5255*/, 
/*39924*/       OPC_RecordChild1, // #0 = $addr
/*39925*/       OPC_Scope, 68, /*->39995*/ // 2 children in Scope
/*39927*/         OPC_CheckChild1Type, MVT::v4i32,
/*39929*/         OPC_RecordChild2, // #1 = $rsrc
/*39930*/         OPC_RecordChild3, // #2 = $sampler
/*39931*/         OPC_RecordChild4, // #3 = $dmask
/*39932*/         OPC_RecordChild5, // #4 = $unorm
/*39933*/         OPC_RecordChild6, // #5 = $r128
/*39934*/         OPC_RecordChild7, // #6 = $da
/*39935*/         OPC_MoveChild, 8,
/*39937*/         OPC_RecordNode, // #7 = $glc
/*39938*/         OPC_MoveParent,
/*39939*/         OPC_MoveChild, 9,
/*39941*/         OPC_RecordNode, // #8 = $slc
/*39942*/         OPC_MoveParent,
/*39943*/         OPC_MoveChild, 10,
/*39945*/         OPC_RecordNode, // #9 = $tfe
/*39946*/         OPC_MoveParent,
/*39947*/         OPC_MoveChild, 11,
/*39949*/         OPC_RecordNode, // #10 = $lwe
/*39950*/         OPC_MoveParent,
/*39951*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39953*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39956*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39959*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39962*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39965*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39968*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39971*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39974*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39977*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5255:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39995*/       /*Scope*/ 68, /*->40064*/
/*39996*/         OPC_CheckChild1Type, MVT::v8i32,
/*39998*/         OPC_RecordChild2, // #1 = $rsrc
/*39999*/         OPC_RecordChild3, // #2 = $sampler
/*40000*/         OPC_RecordChild4, // #3 = $dmask
/*40001*/         OPC_RecordChild5, // #4 = $unorm
/*40002*/         OPC_RecordChild6, // #5 = $r128
/*40003*/         OPC_RecordChild7, // #6 = $da
/*40004*/         OPC_MoveChild, 8,
/*40006*/         OPC_RecordNode, // #7 = $glc
/*40007*/         OPC_MoveParent,
/*40008*/         OPC_MoveChild, 9,
/*40010*/         OPC_RecordNode, // #8 = $slc
/*40011*/         OPC_MoveParent,
/*40012*/         OPC_MoveChild, 10,
/*40014*/         OPC_RecordNode, // #9 = $tfe
/*40015*/         OPC_MoveParent,
/*40016*/         OPC_MoveChild, 11,
/*40018*/         OPC_RecordNode, // #10 = $lwe
/*40019*/         OPC_MoveParent,
/*40020*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40022*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40025*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40028*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40031*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40034*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40037*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40040*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40043*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40046*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5255:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40064*/       0, /*End of Scope*/
/*40065*/     /*Scope*/ 16|128,1/*144*/, /*->40211*/
/*40067*/       OPC_CheckChild0Integer, 9|128,41/*5257*/, 
/*40070*/       OPC_RecordChild1, // #0 = $addr
/*40071*/       OPC_Scope, 68, /*->40141*/ // 2 children in Scope
/*40073*/         OPC_CheckChild1Type, MVT::v4i32,
/*40075*/         OPC_RecordChild2, // #1 = $rsrc
/*40076*/         OPC_RecordChild3, // #2 = $sampler
/*40077*/         OPC_RecordChild4, // #3 = $dmask
/*40078*/         OPC_RecordChild5, // #4 = $unorm
/*40079*/         OPC_RecordChild6, // #5 = $r128
/*40080*/         OPC_RecordChild7, // #6 = $da
/*40081*/         OPC_MoveChild, 8,
/*40083*/         OPC_RecordNode, // #7 = $glc
/*40084*/         OPC_MoveParent,
/*40085*/         OPC_MoveChild, 9,
/*40087*/         OPC_RecordNode, // #8 = $slc
/*40088*/         OPC_MoveParent,
/*40089*/         OPC_MoveChild, 10,
/*40091*/         OPC_RecordNode, // #9 = $tfe
/*40092*/         OPC_MoveParent,
/*40093*/         OPC_MoveChild, 11,
/*40095*/         OPC_RecordNode, // #10 = $lwe
/*40096*/         OPC_MoveParent,
/*40097*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40099*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40102*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40105*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40108*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40111*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40114*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40117*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40120*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5257:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40141*/       /*Scope*/ 68, /*->40210*/
/*40142*/         OPC_CheckChild1Type, MVT::v8i32,
/*40144*/         OPC_RecordChild2, // #1 = $rsrc
/*40145*/         OPC_RecordChild3, // #2 = $sampler
/*40146*/         OPC_RecordChild4, // #3 = $dmask
/*40147*/         OPC_RecordChild5, // #4 = $unorm
/*40148*/         OPC_RecordChild6, // #5 = $r128
/*40149*/         OPC_RecordChild7, // #6 = $da
/*40150*/         OPC_MoveChild, 8,
/*40152*/         OPC_RecordNode, // #7 = $glc
/*40153*/         OPC_MoveParent,
/*40154*/         OPC_MoveChild, 9,
/*40156*/         OPC_RecordNode, // #8 = $slc
/*40157*/         OPC_MoveParent,
/*40158*/         OPC_MoveChild, 10,
/*40160*/         OPC_RecordNode, // #9 = $tfe
/*40161*/         OPC_MoveParent,
/*40162*/         OPC_MoveChild, 11,
/*40164*/         OPC_RecordNode, // #10 = $lwe
/*40165*/         OPC_MoveParent,
/*40166*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40168*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40171*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40174*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40177*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40180*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40183*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40186*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40189*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40192*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5257:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40210*/       0, /*End of Scope*/
/*40211*/     /*Scope*/ 16|128,1/*144*/, /*->40357*/
/*40213*/       OPC_CheckChild0Integer, 121|128,40/*5241*/, 
/*40216*/       OPC_RecordChild1, // #0 = $addr
/*40217*/       OPC_Scope, 68, /*->40287*/ // 2 children in Scope
/*40219*/         OPC_CheckChild1Type, MVT::v4i32,
/*40221*/         OPC_RecordChild2, // #1 = $rsrc
/*40222*/         OPC_RecordChild3, // #2 = $sampler
/*40223*/         OPC_RecordChild4, // #3 = $dmask
/*40224*/         OPC_RecordChild5, // #4 = $unorm
/*40225*/         OPC_RecordChild6, // #5 = $r128
/*40226*/         OPC_RecordChild7, // #6 = $da
/*40227*/         OPC_MoveChild, 8,
/*40229*/         OPC_RecordNode, // #7 = $glc
/*40230*/         OPC_MoveParent,
/*40231*/         OPC_MoveChild, 9,
/*40233*/         OPC_RecordNode, // #8 = $slc
/*40234*/         OPC_MoveParent,
/*40235*/         OPC_MoveChild, 10,
/*40237*/         OPC_RecordNode, // #9 = $tfe
/*40238*/         OPC_MoveParent,
/*40239*/         OPC_MoveChild, 11,
/*40241*/         OPC_RecordNode, // #10 = $lwe
/*40242*/         OPC_MoveParent,
/*40243*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40245*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40248*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40251*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40254*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40257*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40260*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40263*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40266*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40269*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5241:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40287*/       /*Scope*/ 68, /*->40356*/
/*40288*/         OPC_CheckChild1Type, MVT::v8i32,
/*40290*/         OPC_RecordChild2, // #1 = $rsrc
/*40291*/         OPC_RecordChild3, // #2 = $sampler
/*40292*/         OPC_RecordChild4, // #3 = $dmask
/*40293*/         OPC_RecordChild5, // #4 = $unorm
/*40294*/         OPC_RecordChild6, // #5 = $r128
/*40295*/         OPC_RecordChild7, // #6 = $da
/*40296*/         OPC_MoveChild, 8,
/*40298*/         OPC_RecordNode, // #7 = $glc
/*40299*/         OPC_MoveParent,
/*40300*/         OPC_MoveChild, 9,
/*40302*/         OPC_RecordNode, // #8 = $slc
/*40303*/         OPC_MoveParent,
/*40304*/         OPC_MoveChild, 10,
/*40306*/         OPC_RecordNode, // #9 = $tfe
/*40307*/         OPC_MoveParent,
/*40308*/         OPC_MoveChild, 11,
/*40310*/         OPC_RecordNode, // #10 = $lwe
/*40311*/         OPC_MoveParent,
/*40312*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40314*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40317*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40320*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40323*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40326*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40329*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40332*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40335*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40338*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5241:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40356*/       0, /*End of Scope*/
/*40357*/     /*Scope*/ 72, /*->40430*/
/*40358*/       OPC_CheckChild0Integer, 120|128,40/*5240*/, 
/*40361*/       OPC_RecordChild1, // #0 = $addr
/*40362*/       OPC_CheckChild1Type, MVT::v8i32,
/*40364*/       OPC_RecordChild2, // #1 = $rsrc
/*40365*/       OPC_RecordChild3, // #2 = $sampler
/*40366*/       OPC_RecordChild4, // #3 = $dmask
/*40367*/       OPC_RecordChild5, // #4 = $unorm
/*40368*/       OPC_RecordChild6, // #5 = $r128
/*40369*/       OPC_RecordChild7, // #6 = $da
/*40370*/       OPC_MoveChild, 8,
/*40372*/       OPC_RecordNode, // #7 = $glc
/*40373*/       OPC_MoveParent,
/*40374*/       OPC_MoveChild, 9,
/*40376*/       OPC_RecordNode, // #8 = $slc
/*40377*/       OPC_MoveParent,
/*40378*/       OPC_MoveChild, 10,
/*40380*/       OPC_RecordNode, // #9 = $tfe
/*40381*/       OPC_MoveParent,
/*40382*/       OPC_MoveChild, 11,
/*40384*/       OPC_RecordNode, // #10 = $lwe
/*40385*/       OPC_MoveParent,
/*40386*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40388*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40391*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40394*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40397*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40400*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40403*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40406*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40409*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40412*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5240:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40430*/     /*Scope*/ 72, /*->40503*/
/*40431*/       OPC_CheckChild0Integer, 11|128,41/*5259*/, 
/*40434*/       OPC_RecordChild1, // #0 = $addr
/*40435*/       OPC_CheckChild1Type, MVT::v4i32,
/*40437*/       OPC_RecordChild2, // #1 = $rsrc
/*40438*/       OPC_RecordChild3, // #2 = $sampler
/*40439*/       OPC_RecordChild4, // #3 = $dmask
/*40440*/       OPC_RecordChild5, // #4 = $unorm
/*40441*/       OPC_RecordChild6, // #5 = $r128
/*40442*/       OPC_RecordChild7, // #6 = $da
/*40443*/       OPC_MoveChild, 8,
/*40445*/       OPC_RecordNode, // #7 = $glc
/*40446*/       OPC_MoveParent,
/*40447*/       OPC_MoveChild, 9,
/*40449*/       OPC_RecordNode, // #8 = $slc
/*40450*/       OPC_MoveParent,
/*40451*/       OPC_MoveChild, 10,
/*40453*/       OPC_RecordNode, // #9 = $tfe
/*40454*/       OPC_MoveParent,
/*40455*/       OPC_MoveChild, 11,
/*40457*/       OPC_RecordNode, // #10 = $lwe
/*40458*/       OPC_MoveParent,
/*40459*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40461*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40464*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40467*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40470*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40473*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40476*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40479*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40482*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40485*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5259:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40503*/     /*Scope*/ 16|128,1/*144*/, /*->40649*/
/*40505*/       OPC_CheckChild0Integer, 5|128,41/*5253*/, 
/*40508*/       OPC_RecordChild1, // #0 = $addr
/*40509*/       OPC_Scope, 68, /*->40579*/ // 2 children in Scope
/*40511*/         OPC_CheckChild1Type, MVT::v4i32,
/*40513*/         OPC_RecordChild2, // #1 = $rsrc
/*40514*/         OPC_RecordChild3, // #2 = $sampler
/*40515*/         OPC_RecordChild4, // #3 = $dmask
/*40516*/         OPC_RecordChild5, // #4 = $unorm
/*40517*/         OPC_RecordChild6, // #5 = $r128
/*40518*/         OPC_RecordChild7, // #6 = $da
/*40519*/         OPC_MoveChild, 8,
/*40521*/         OPC_RecordNode, // #7 = $glc
/*40522*/         OPC_MoveParent,
/*40523*/         OPC_MoveChild, 9,
/*40525*/         OPC_RecordNode, // #8 = $slc
/*40526*/         OPC_MoveParent,
/*40527*/         OPC_MoveChild, 10,
/*40529*/         OPC_RecordNode, // #9 = $tfe
/*40530*/         OPC_MoveParent,
/*40531*/         OPC_MoveChild, 11,
/*40533*/         OPC_RecordNode, // #10 = $lwe
/*40534*/         OPC_MoveParent,
/*40535*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40537*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40540*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40543*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40546*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40549*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40552*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40555*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40558*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40561*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5253:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40579*/       /*Scope*/ 68, /*->40648*/
/*40580*/         OPC_CheckChild1Type, MVT::v8i32,
/*40582*/         OPC_RecordChild2, // #1 = $rsrc
/*40583*/         OPC_RecordChild3, // #2 = $sampler
/*40584*/         OPC_RecordChild4, // #3 = $dmask
/*40585*/         OPC_RecordChild5, // #4 = $unorm
/*40586*/         OPC_RecordChild6, // #5 = $r128
/*40587*/         OPC_RecordChild7, // #6 = $da
/*40588*/         OPC_MoveChild, 8,
/*40590*/         OPC_RecordNode, // #7 = $glc
/*40591*/         OPC_MoveParent,
/*40592*/         OPC_MoveChild, 9,
/*40594*/         OPC_RecordNode, // #8 = $slc
/*40595*/         OPC_MoveParent,
/*40596*/         OPC_MoveChild, 10,
/*40598*/         OPC_RecordNode, // #9 = $tfe
/*40599*/         OPC_MoveParent,
/*40600*/         OPC_MoveChild, 11,
/*40602*/         OPC_RecordNode, // #10 = $lwe
/*40603*/         OPC_MoveParent,
/*40604*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40606*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40609*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40612*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40615*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40618*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40621*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40624*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40627*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40630*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5253:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40648*/       0, /*End of Scope*/
/*40649*/     /*Scope*/ 72, /*->40722*/
/*40650*/       OPC_CheckChild0Integer, 0|128,41/*5248*/, 
/*40653*/       OPC_RecordChild1, // #0 = $addr
/*40654*/       OPC_CheckChild1Type, MVT::v8i32,
/*40656*/       OPC_RecordChild2, // #1 = $rsrc
/*40657*/       OPC_RecordChild3, // #2 = $sampler
/*40658*/       OPC_RecordChild4, // #3 = $dmask
/*40659*/       OPC_RecordChild5, // #4 = $unorm
/*40660*/       OPC_RecordChild6, // #5 = $r128
/*40661*/       OPC_RecordChild7, // #6 = $da
/*40662*/       OPC_MoveChild, 8,
/*40664*/       OPC_RecordNode, // #7 = $glc
/*40665*/       OPC_MoveParent,
/*40666*/       OPC_MoveChild, 9,
/*40668*/       OPC_RecordNode, // #8 = $slc
/*40669*/       OPC_MoveParent,
/*40670*/       OPC_MoveChild, 10,
/*40672*/       OPC_RecordNode, // #9 = $tfe
/*40673*/       OPC_MoveParent,
/*40674*/       OPC_MoveChild, 11,
/*40676*/       OPC_RecordNode, // #10 = $lwe
/*40677*/       OPC_MoveParent,
/*40678*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40680*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40683*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40686*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40689*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40692*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40695*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40698*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40701*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40704*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5248:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40722*/     /*Scope*/ 72, /*->40795*/
/*40723*/       OPC_CheckChild0Integer, 2|128,41/*5250*/, 
/*40726*/       OPC_RecordChild1, // #0 = $addr
/*40727*/       OPC_CheckChild1Type, MVT::v8i32,
/*40729*/       OPC_RecordChild2, // #1 = $rsrc
/*40730*/       OPC_RecordChild3, // #2 = $sampler
/*40731*/       OPC_RecordChild4, // #3 = $dmask
/*40732*/       OPC_RecordChild5, // #4 = $unorm
/*40733*/       OPC_RecordChild6, // #5 = $r128
/*40734*/       OPC_RecordChild7, // #6 = $da
/*40735*/       OPC_MoveChild, 8,
/*40737*/       OPC_RecordNode, // #7 = $glc
/*40738*/       OPC_MoveParent,
/*40739*/       OPC_MoveChild, 9,
/*40741*/       OPC_RecordNode, // #8 = $slc
/*40742*/       OPC_MoveParent,
/*40743*/       OPC_MoveChild, 10,
/*40745*/       OPC_RecordNode, // #9 = $tfe
/*40746*/       OPC_MoveParent,
/*40747*/       OPC_MoveChild, 11,
/*40749*/       OPC_RecordNode, // #10 = $lwe
/*40750*/       OPC_MoveParent,
/*40751*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40753*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40756*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40759*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40762*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40765*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40768*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40771*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40774*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40777*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5250:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40795*/     /*Scope*/ 72, /*->40868*/
/*40796*/       OPC_CheckChild0Integer, 126|128,40/*5246*/, 
/*40799*/       OPC_RecordChild1, // #0 = $addr
/*40800*/       OPC_CheckChild1Type, MVT::v8i32,
/*40802*/       OPC_RecordChild2, // #1 = $rsrc
/*40803*/       OPC_RecordChild3, // #2 = $sampler
/*40804*/       OPC_RecordChild4, // #3 = $dmask
/*40805*/       OPC_RecordChild5, // #4 = $unorm
/*40806*/       OPC_RecordChild6, // #5 = $r128
/*40807*/       OPC_RecordChild7, // #6 = $da
/*40808*/       OPC_MoveChild, 8,
/*40810*/       OPC_RecordNode, // #7 = $glc
/*40811*/       OPC_MoveParent,
/*40812*/       OPC_MoveChild, 9,
/*40814*/       OPC_RecordNode, // #8 = $slc
/*40815*/       OPC_MoveParent,
/*40816*/       OPC_MoveChild, 10,
/*40818*/       OPC_RecordNode, // #9 = $tfe
/*40819*/       OPC_MoveParent,
/*40820*/       OPC_MoveChild, 11,
/*40822*/       OPC_RecordNode, // #10 = $lwe
/*40823*/       OPC_MoveParent,
/*40824*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40826*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40829*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40832*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40835*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40838*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40841*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40844*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40847*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40850*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5246:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40868*/     /*Scope*/ 72, /*->40941*/
/*40869*/       OPC_CheckChild0Integer, 125|128,40/*5245*/, 
/*40872*/       OPC_RecordChild1, // #0 = $addr
/*40873*/       OPC_CheckChild1Type, MVT::v8i32,
/*40875*/       OPC_RecordChild2, // #1 = $rsrc
/*40876*/       OPC_RecordChild3, // #2 = $sampler
/*40877*/       OPC_RecordChild4, // #3 = $dmask
/*40878*/       OPC_RecordChild5, // #4 = $unorm
/*40879*/       OPC_RecordChild6, // #5 = $r128
/*40880*/       OPC_RecordChild7, // #6 = $da
/*40881*/       OPC_MoveChild, 8,
/*40883*/       OPC_RecordNode, // #7 = $glc
/*40884*/       OPC_MoveParent,
/*40885*/       OPC_MoveChild, 9,
/*40887*/       OPC_RecordNode, // #8 = $slc
/*40888*/       OPC_MoveParent,
/*40889*/       OPC_MoveChild, 10,
/*40891*/       OPC_RecordNode, // #9 = $tfe
/*40892*/       OPC_MoveParent,
/*40893*/       OPC_MoveChild, 11,
/*40895*/       OPC_RecordNode, // #10 = $lwe
/*40896*/       OPC_MoveParent,
/*40897*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40899*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40902*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40905*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40908*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40911*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40914*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40917*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40920*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40923*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 5245:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40941*/     /*Scope*/ 16|128,1/*144*/, /*->41087*/
/*40943*/       OPC_CheckChild0Integer, 4|128,41/*5252*/, 
/*40946*/       OPC_RecordChild1, // #0 = $addr
/*40947*/       OPC_Scope, 68, /*->41017*/ // 2 children in Scope
/*40949*/         OPC_CheckChild1Type, MVT::v4i32,
/*40951*/         OPC_RecordChild2, // #1 = $rsrc
/*40952*/         OPC_RecordChild3, // #2 = $sampler
/*40953*/         OPC_RecordChild4, // #3 = $dmask
/*40954*/         OPC_RecordChild5, // #4 = $unorm
/*40955*/         OPC_RecordChild6, // #5 = $r128
/*40956*/         OPC_RecordChild7, // #6 = $da
/*40957*/         OPC_MoveChild, 8,
/*40959*/         OPC_RecordNode, // #7 = $glc
/*40960*/         OPC_MoveParent,
/*40961*/         OPC_MoveChild, 9,
/*40963*/         OPC_RecordNode, // #8 = $slc
/*40964*/         OPC_MoveParent,
/*40965*/         OPC_MoveChild, 10,
/*40967*/         OPC_RecordNode, // #9 = $tfe
/*40968*/         OPC_MoveParent,
/*40969*/         OPC_MoveChild, 11,
/*40971*/         OPC_RecordNode, // #10 = $lwe
/*40972*/         OPC_MoveParent,
/*40973*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40975*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40978*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40981*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40984*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40987*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40990*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40993*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40996*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40999*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5252:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41017*/       /*Scope*/ 68, /*->41086*/
/*41018*/         OPC_CheckChild1Type, MVT::v8i32,
/*41020*/         OPC_RecordChild2, // #1 = $rsrc
/*41021*/         OPC_RecordChild3, // #2 = $sampler
/*41022*/         OPC_RecordChild4, // #3 = $dmask
/*41023*/         OPC_RecordChild5, // #4 = $unorm
/*41024*/         OPC_RecordChild6, // #5 = $r128
/*41025*/         OPC_RecordChild7, // #6 = $da
/*41026*/         OPC_MoveChild, 8,
/*41028*/         OPC_RecordNode, // #7 = $glc
/*41029*/         OPC_MoveParent,
/*41030*/         OPC_MoveChild, 9,
/*41032*/         OPC_RecordNode, // #8 = $slc
/*41033*/         OPC_MoveParent,
/*41034*/         OPC_MoveChild, 10,
/*41036*/         OPC_RecordNode, // #9 = $tfe
/*41037*/         OPC_MoveParent,
/*41038*/         OPC_MoveChild, 11,
/*41040*/         OPC_RecordNode, // #10 = $lwe
/*41041*/         OPC_MoveParent,
/*41042*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41044*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41047*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41050*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41053*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41056*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41059*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41062*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41065*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41068*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5252:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41086*/       0, /*End of Scope*/
/*41087*/     /*Scope*/ 85|128,1/*213*/, /*->41302*/
/*41089*/       OPC_CheckChild0Integer, 13|128,41/*5261*/, 
/*41092*/       OPC_RecordChild1, // #0 = $addr
/*41093*/       OPC_Scope, 68, /*->41163*/ // 3 children in Scope
/*41095*/         OPC_CheckChild1Type, MVT::i32,
/*41097*/         OPC_RecordChild2, // #1 = $rsrc
/*41098*/         OPC_RecordChild3, // #2 = $sampler
/*41099*/         OPC_RecordChild4, // #3 = $dmask
/*41100*/         OPC_RecordChild5, // #4 = $unorm
/*41101*/         OPC_RecordChild6, // #5 = $r128
/*41102*/         OPC_RecordChild7, // #6 = $da
/*41103*/         OPC_MoveChild, 8,
/*41105*/         OPC_RecordNode, // #7 = $glc
/*41106*/         OPC_MoveParent,
/*41107*/         OPC_MoveChild, 9,
/*41109*/         OPC_RecordNode, // #8 = $slc
/*41110*/         OPC_MoveParent,
/*41111*/         OPC_MoveChild, 10,
/*41113*/         OPC_RecordNode, // #9 = $tfe
/*41114*/         OPC_MoveParent,
/*41115*/         OPC_MoveChild, 11,
/*41117*/         OPC_RecordNode, // #10 = $lwe
/*41118*/         OPC_MoveParent,
/*41119*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41121*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41124*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41127*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41130*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41133*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41136*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41139*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41142*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41145*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5261:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41163*/       /*Scope*/ 68, /*->41232*/
/*41164*/         OPC_CheckChild1Type, MVT::v2i32,
/*41166*/         OPC_RecordChild2, // #1 = $rsrc
/*41167*/         OPC_RecordChild3, // #2 = $sampler
/*41168*/         OPC_RecordChild4, // #3 = $dmask
/*41169*/         OPC_RecordChild5, // #4 = $unorm
/*41170*/         OPC_RecordChild6, // #5 = $r128
/*41171*/         OPC_RecordChild7, // #6 = $da
/*41172*/         OPC_MoveChild, 8,
/*41174*/         OPC_RecordNode, // #7 = $glc
/*41175*/         OPC_MoveParent,
/*41176*/         OPC_MoveChild, 9,
/*41178*/         OPC_RecordNode, // #8 = $slc
/*41179*/         OPC_MoveParent,
/*41180*/         OPC_MoveChild, 10,
/*41182*/         OPC_RecordNode, // #9 = $tfe
/*41183*/         OPC_MoveParent,
/*41184*/         OPC_MoveChild, 11,
/*41186*/         OPC_RecordNode, // #10 = $lwe
/*41187*/         OPC_MoveParent,
/*41188*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41190*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41193*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41196*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41199*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41202*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41205*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41208*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41211*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41214*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5261:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41232*/       /*Scope*/ 68, /*->41301*/
/*41233*/         OPC_CheckChild1Type, MVT::v4i32,
/*41235*/         OPC_RecordChild2, // #1 = $rsrc
/*41236*/         OPC_RecordChild3, // #2 = $sampler
/*41237*/         OPC_RecordChild4, // #3 = $dmask
/*41238*/         OPC_RecordChild5, // #4 = $unorm
/*41239*/         OPC_RecordChild6, // #5 = $r128
/*41240*/         OPC_RecordChild7, // #6 = $da
/*41241*/         OPC_MoveChild, 8,
/*41243*/         OPC_RecordNode, // #7 = $glc
/*41244*/         OPC_MoveParent,
/*41245*/         OPC_MoveChild, 9,
/*41247*/         OPC_RecordNode, // #8 = $slc
/*41248*/         OPC_MoveParent,
/*41249*/         OPC_MoveChild, 10,
/*41251*/         OPC_RecordNode, // #9 = $tfe
/*41252*/         OPC_MoveParent,
/*41253*/         OPC_MoveChild, 11,
/*41255*/         OPC_RecordNode, // #10 = $lwe
/*41256*/         OPC_MoveParent,
/*41257*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41259*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41262*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41265*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41268*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41271*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41274*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41277*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41280*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41283*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 5261:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41301*/       0, /*End of Scope*/
/*41302*/     /*Scope*/ 67, /*->41370*/
/*41303*/       OPC_CheckChild0Integer, 14|128,41/*5262*/, 
/*41306*/       OPC_RecordChild1, // #0 = $addr
/*41307*/       OPC_CheckChild1Type, MVT::i32,
/*41309*/       OPC_RecordChild2, // #1 = $rsrc
/*41310*/       OPC_RecordChild3, // #2 = $dmask
/*41311*/       OPC_RecordChild4, // #3 = $unorm
/*41312*/       OPC_RecordChild5, // #4 = $r128
/*41313*/       OPC_RecordChild6, // #5 = $da
/*41314*/       OPC_RecordChild7, // #6 = $glc
/*41315*/       OPC_MoveChild, 8,
/*41317*/       OPC_RecordNode, // #7 = $slc
/*41318*/       OPC_MoveParent,
/*41319*/       OPC_MoveChild, 9,
/*41321*/       OPC_RecordNode, // #8 = $tfe
/*41322*/       OPC_MoveParent,
/*41323*/       OPC_MoveChild, 10,
/*41325*/       OPC_RecordNode, // #9 = $lwe
/*41326*/       OPC_MoveParent,
/*41327*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41329*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41332*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41335*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41338*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41341*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41344*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41347*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41350*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41353*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 5262:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41370*/     /*Scope*/ 70|128,1/*198*/, /*->41570*/
/*41372*/       OPC_CheckChild0Integer, 17|128,41/*5265*/, 
/*41375*/       OPC_RecordChild1, // #0 = $addr
/*41376*/       OPC_Scope, 63, /*->41441*/ // 3 children in Scope
/*41378*/         OPC_CheckChild1Type, MVT::i32,
/*41380*/         OPC_RecordChild2, // #1 = $rsrc
/*41381*/         OPC_RecordChild3, // #2 = $dmask
/*41382*/         OPC_RecordChild4, // #3 = $unorm
/*41383*/         OPC_RecordChild5, // #4 = $r128
/*41384*/         OPC_RecordChild6, // #5 = $da
/*41385*/         OPC_RecordChild7, // #6 = $glc
/*41386*/         OPC_MoveChild, 8,
/*41388*/         OPC_RecordNode, // #7 = $slc
/*41389*/         OPC_MoveParent,
/*41390*/         OPC_MoveChild, 9,
/*41392*/         OPC_RecordNode, // #8 = $tfe
/*41393*/         OPC_MoveParent,
/*41394*/         OPC_MoveChild, 10,
/*41396*/         OPC_RecordNode, // #9 = $lwe
/*41397*/         OPC_MoveParent,
/*41398*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41400*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41403*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41406*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41409*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41412*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41415*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41418*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41421*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41424*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5265:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41441*/       /*Scope*/ 63, /*->41505*/
/*41442*/         OPC_CheckChild1Type, MVT::v2i32,
/*41444*/         OPC_RecordChild2, // #1 = $rsrc
/*41445*/         OPC_RecordChild3, // #2 = $dmask
/*41446*/         OPC_RecordChild4, // #3 = $unorm
/*41447*/         OPC_RecordChild5, // #4 = $r128
/*41448*/         OPC_RecordChild6, // #5 = $da
/*41449*/         OPC_RecordChild7, // #6 = $glc
/*41450*/         OPC_MoveChild, 8,
/*41452*/         OPC_RecordNode, // #7 = $slc
/*41453*/         OPC_MoveParent,
/*41454*/         OPC_MoveChild, 9,
/*41456*/         OPC_RecordNode, // #8 = $tfe
/*41457*/         OPC_MoveParent,
/*41458*/         OPC_MoveChild, 10,
/*41460*/         OPC_RecordNode, // #9 = $lwe
/*41461*/         OPC_MoveParent,
/*41462*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41464*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41467*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41470*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41473*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41476*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41479*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41482*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41485*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41488*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5265:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41505*/       /*Scope*/ 63, /*->41569*/
/*41506*/         OPC_CheckChild1Type, MVT::v4i32,
/*41508*/         OPC_RecordChild2, // #1 = $rsrc
/*41509*/         OPC_RecordChild3, // #2 = $dmask
/*41510*/         OPC_RecordChild4, // #3 = $unorm
/*41511*/         OPC_RecordChild5, // #4 = $r128
/*41512*/         OPC_RecordChild6, // #5 = $da
/*41513*/         OPC_RecordChild7, // #6 = $glc
/*41514*/         OPC_MoveChild, 8,
/*41516*/         OPC_RecordNode, // #7 = $slc
/*41517*/         OPC_MoveParent,
/*41518*/         OPC_MoveChild, 9,
/*41520*/         OPC_RecordNode, // #8 = $tfe
/*41521*/         OPC_MoveParent,
/*41522*/         OPC_MoveChild, 10,
/*41524*/         OPC_RecordNode, // #9 = $lwe
/*41525*/         OPC_MoveParent,
/*41526*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41528*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41531*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41534*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41537*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41540*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41543*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41546*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41549*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41552*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5265:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41569*/       0, /*End of Scope*/
/*41570*/     /*Scope*/ 70|128,1/*198*/, /*->41770*/
/*41572*/       OPC_CheckChild0Integer, 18|128,41/*5266*/, 
/*41575*/       OPC_RecordChild1, // #0 = $addr
/*41576*/       OPC_Scope, 63, /*->41641*/ // 3 children in Scope
/*41578*/         OPC_CheckChild1Type, MVT::i32,
/*41580*/         OPC_RecordChild2, // #1 = $rsrc
/*41581*/         OPC_RecordChild3, // #2 = $dmask
/*41582*/         OPC_RecordChild4, // #3 = $unorm
/*41583*/         OPC_RecordChild5, // #4 = $r128
/*41584*/         OPC_RecordChild6, // #5 = $da
/*41585*/         OPC_RecordChild7, // #6 = $glc
/*41586*/         OPC_MoveChild, 8,
/*41588*/         OPC_RecordNode, // #7 = $slc
/*41589*/         OPC_MoveParent,
/*41590*/         OPC_MoveChild, 9,
/*41592*/         OPC_RecordNode, // #8 = $tfe
/*41593*/         OPC_MoveParent,
/*41594*/         OPC_MoveChild, 10,
/*41596*/         OPC_RecordNode, // #9 = $lwe
/*41597*/         OPC_MoveParent,
/*41598*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41600*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41603*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41606*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41609*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41612*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41615*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41618*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41621*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41624*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5266:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41641*/       /*Scope*/ 63, /*->41705*/
/*41642*/         OPC_CheckChild1Type, MVT::v2i32,
/*41644*/         OPC_RecordChild2, // #1 = $rsrc
/*41645*/         OPC_RecordChild3, // #2 = $dmask
/*41646*/         OPC_RecordChild4, // #3 = $unorm
/*41647*/         OPC_RecordChild5, // #4 = $r128
/*41648*/         OPC_RecordChild6, // #5 = $da
/*41649*/         OPC_RecordChild7, // #6 = $glc
/*41650*/         OPC_MoveChild, 8,
/*41652*/         OPC_RecordNode, // #7 = $slc
/*41653*/         OPC_MoveParent,
/*41654*/         OPC_MoveChild, 9,
/*41656*/         OPC_RecordNode, // #8 = $tfe
/*41657*/         OPC_MoveParent,
/*41658*/         OPC_MoveChild, 10,
/*41660*/         OPC_RecordNode, // #9 = $lwe
/*41661*/         OPC_MoveParent,
/*41662*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41664*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41667*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41670*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41673*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41676*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41679*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41682*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41685*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41688*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5266:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41705*/       /*Scope*/ 63, /*->41769*/
/*41706*/         OPC_CheckChild1Type, MVT::v4i32,
/*41708*/         OPC_RecordChild2, // #1 = $rsrc
/*41709*/         OPC_RecordChild3, // #2 = $dmask
/*41710*/         OPC_RecordChild4, // #3 = $unorm
/*41711*/         OPC_RecordChild5, // #4 = $r128
/*41712*/         OPC_RecordChild6, // #5 = $da
/*41713*/         OPC_RecordChild7, // #6 = $glc
/*41714*/         OPC_MoveChild, 8,
/*41716*/         OPC_RecordNode, // #7 = $slc
/*41717*/         OPC_MoveParent,
/*41718*/         OPC_MoveChild, 9,
/*41720*/         OPC_RecordNode, // #8 = $tfe
/*41721*/         OPC_MoveParent,
/*41722*/         OPC_MoveChild, 10,
/*41724*/         OPC_RecordNode, // #9 = $lwe
/*41725*/         OPC_MoveParent,
/*41726*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41728*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41731*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41734*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41737*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41740*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41743*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41746*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41749*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41752*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 5266:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41769*/       0, /*End of Scope*/
/*41770*/     0, /*End of Scope*/
/*41771*/   /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SENDMSG),// ->41797
/*41774*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*41775*/     OPC_CaptureGlueInput,
/*41776*/     OPC_RecordChild1, // #1 = $simm16
/*41777*/     OPC_MoveChild, 1,
/*41779*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41782*/     OPC_CheckType, MVT::i32,
/*41784*/     OPC_MoveParent,
/*41785*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*41787*/     OPC_EmitMergeInputChains1_0,
/*41788*/     OPC_EmitConvertToTarget, 1,
/*41790*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*41797*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->41821
/*41800*/     OPC_RecordMemRef,
/*41801*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*41802*/     OPC_RecordChild1, // #1 = $rw_gpr
/*41803*/     OPC_CheckChild1Type, MVT::v4i32,
/*41805*/     OPC_RecordChild2, // #2 = $index_gpr
/*41806*/     OPC_CheckChild2Type, MVT::i32,
/*41808*/     OPC_CheckPredicate, 117, // Predicate_mskor_global
/*41810*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41812*/     OPC_EmitMergeInputChains1_0,
/*41813*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*41821*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRL),// ->42065
/*41825*/     OPC_RecordChild0, // #0 = $src0
/*41826*/     OPC_RecordChild1, // #1 = $src1
/*41827*/     OPC_CheckChild1Type, MVT::i32,
/*41829*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42051
/*41833*/       OPC_Scope, 11, /*->41846*/ // 3 children in Scope
/*41835*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*41837*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*41846*/       /*Scope*/ 101, /*->41948*/
/*41847*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*41849*/         OPC_EmitInteger, MVT::i32, 0, 
/*41852*/         OPC_EmitInteger, MVT::i32, 0, 
/*41855*/         OPC_EmitInteger, MVT::i32, 1, 
/*41858*/         OPC_EmitInteger, MVT::i32, 0, 
/*41861*/         OPC_EmitInteger, MVT::i32, 0, 
/*41864*/         OPC_EmitInteger, MVT::i32, 0, 
/*41867*/         OPC_EmitInteger, MVT::i32, 0, 
/*41870*/         OPC_EmitInteger, MVT::i32, 0, 
/*41873*/         OPC_EmitInteger, MVT::i32, 0, 
/*41876*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41888*/         OPC_EmitInteger, MVT::i32, 0, 
/*41891*/         OPC_EmitInteger, MVT::i32, 0, 
/*41894*/         OPC_EmitInteger, MVT::i32, 0, 
/*41897*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41909*/         OPC_EmitInteger, MVT::i32, 1, 
/*41912*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41915*/         OPC_EmitInteger, MVT::i32, 0, 
/*41918*/         OPC_EmitInteger, MVT::i32, 0, 
/*41921*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41948*/       /*Scope*/ 101, /*->42050*/
/*41949*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41951*/         OPC_EmitInteger, MVT::i32, 0, 
/*41954*/         OPC_EmitInteger, MVT::i32, 0, 
/*41957*/         OPC_EmitInteger, MVT::i32, 1, 
/*41960*/         OPC_EmitInteger, MVT::i32, 0, 
/*41963*/         OPC_EmitInteger, MVT::i32, 0, 
/*41966*/         OPC_EmitInteger, MVT::i32, 0, 
/*41969*/         OPC_EmitInteger, MVT::i32, 0, 
/*41972*/         OPC_EmitInteger, MVT::i32, 0, 
/*41975*/         OPC_EmitInteger, MVT::i32, 0, 
/*41978*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41990*/         OPC_EmitInteger, MVT::i32, 0, 
/*41993*/         OPC_EmitInteger, MVT::i32, 0, 
/*41996*/         OPC_EmitInteger, MVT::i32, 0, 
/*41999*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42011*/         OPC_EmitInteger, MVT::i32, 1, 
/*42014*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42017*/         OPC_EmitInteger, MVT::i32, 0, 
/*42020*/         OPC_EmitInteger, MVT::i32, 0, 
/*42023*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42050*/       0, /*End of Scope*/
/*42051*/     /*SwitchType*/ 11, MVT::i64,// ->42064
/*42053*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42055*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42064*/     0, // EndSwitchType
/*42065*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRA),// ->42309
/*42069*/     OPC_RecordChild0, // #0 = $src0
/*42070*/     OPC_RecordChild1, // #1 = $src1
/*42071*/     OPC_CheckChild1Type, MVT::i32,
/*42073*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42295
/*42077*/       OPC_Scope, 11, /*->42090*/ // 3 children in Scope
/*42079*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42081*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42090*/       /*Scope*/ 101, /*->42192*/
/*42091*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42093*/         OPC_EmitInteger, MVT::i32, 0, 
/*42096*/         OPC_EmitInteger, MVT::i32, 0, 
/*42099*/         OPC_EmitInteger, MVT::i32, 1, 
/*42102*/         OPC_EmitInteger, MVT::i32, 0, 
/*42105*/         OPC_EmitInteger, MVT::i32, 0, 
/*42108*/         OPC_EmitInteger, MVT::i32, 0, 
/*42111*/         OPC_EmitInteger, MVT::i32, 0, 
/*42114*/         OPC_EmitInteger, MVT::i32, 0, 
/*42117*/         OPC_EmitInteger, MVT::i32, 0, 
/*42120*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42132*/         OPC_EmitInteger, MVT::i32, 0, 
/*42135*/         OPC_EmitInteger, MVT::i32, 0, 
/*42138*/         OPC_EmitInteger, MVT::i32, 0, 
/*42141*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42153*/         OPC_EmitInteger, MVT::i32, 1, 
/*42156*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42159*/         OPC_EmitInteger, MVT::i32, 0, 
/*42162*/         OPC_EmitInteger, MVT::i32, 0, 
/*42165*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42192*/       /*Scope*/ 101, /*->42294*/
/*42193*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42195*/         OPC_EmitInteger, MVT::i32, 0, 
/*42198*/         OPC_EmitInteger, MVT::i32, 0, 
/*42201*/         OPC_EmitInteger, MVT::i32, 1, 
/*42204*/         OPC_EmitInteger, MVT::i32, 0, 
/*42207*/         OPC_EmitInteger, MVT::i32, 0, 
/*42210*/         OPC_EmitInteger, MVT::i32, 0, 
/*42213*/         OPC_EmitInteger, MVT::i32, 0, 
/*42216*/         OPC_EmitInteger, MVT::i32, 0, 
/*42219*/         OPC_EmitInteger, MVT::i32, 0, 
/*42222*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42234*/         OPC_EmitInteger, MVT::i32, 0, 
/*42237*/         OPC_EmitInteger, MVT::i32, 0, 
/*42240*/         OPC_EmitInteger, MVT::i32, 0, 
/*42243*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42255*/         OPC_EmitInteger, MVT::i32, 1, 
/*42258*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42261*/         OPC_EmitInteger, MVT::i32, 0, 
/*42264*/         OPC_EmitInteger, MVT::i32, 0, 
/*42267*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42294*/       0, /*End of Scope*/
/*42295*/     /*SwitchType*/ 11, MVT::i64,// ->42308
/*42297*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42299*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*42308*/     0, // EndSwitchType
/*42309*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->42432
/*42312*/     OPC_RecordChild0, // #0 = $src0
/*42313*/     OPC_RecordChild1, // #1 = $src1
/*42314*/     OPC_CheckType, MVT::i32,
/*42316*/     OPC_Scope, 11, /*->42329*/ // 2 children in Scope
/*42318*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42320*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42329*/     /*Scope*/ 101, /*->42431*/
/*42330*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42332*/       OPC_EmitInteger, MVT::i32, 0, 
/*42335*/       OPC_EmitInteger, MVT::i32, 0, 
/*42338*/       OPC_EmitInteger, MVT::i32, 1, 
/*42341*/       OPC_EmitInteger, MVT::i32, 0, 
/*42344*/       OPC_EmitInteger, MVT::i32, 0, 
/*42347*/       OPC_EmitInteger, MVT::i32, 0, 
/*42350*/       OPC_EmitInteger, MVT::i32, 0, 
/*42353*/       OPC_EmitInteger, MVT::i32, 0, 
/*42356*/       OPC_EmitInteger, MVT::i32, 0, 
/*42359*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42371*/       OPC_EmitInteger, MVT::i32, 0, 
/*42374*/       OPC_EmitInteger, MVT::i32, 0, 
/*42377*/       OPC_EmitInteger, MVT::i32, 0, 
/*42380*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42392*/       OPC_EmitInteger, MVT::i32, 1, 
/*42395*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42398*/       OPC_EmitInteger, MVT::i32, 0, 
/*42401*/       OPC_EmitInteger, MVT::i32, 0, 
/*42404*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*42431*/     0, /*End of Scope*/
/*42432*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MUL),// ->42760
/*42436*/     OPC_RecordChild0, // #0 = $src0
/*42437*/     OPC_RecordChild1, // #1 = $src1
/*42438*/     OPC_CheckType, MVT::i32,
/*42440*/     OPC_Scope, 11, /*->42453*/ // 4 children in Scope
/*42442*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*42444*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42453*/     /*Scope*/ 101, /*->42555*/
/*42454*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42456*/       OPC_EmitInteger, MVT::i32, 0, 
/*42459*/       OPC_EmitInteger, MVT::i32, 0, 
/*42462*/       OPC_EmitInteger, MVT::i32, 1, 
/*42465*/       OPC_EmitInteger, MVT::i32, 0, 
/*42468*/       OPC_EmitInteger, MVT::i32, 0, 
/*42471*/       OPC_EmitInteger, MVT::i32, 0, 
/*42474*/       OPC_EmitInteger, MVT::i32, 0, 
/*42477*/       OPC_EmitInteger, MVT::i32, 0, 
/*42480*/       OPC_EmitInteger, MVT::i32, 0, 
/*42483*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42495*/       OPC_EmitInteger, MVT::i32, 0, 
/*42498*/       OPC_EmitInteger, MVT::i32, 0, 
/*42501*/       OPC_EmitInteger, MVT::i32, 0, 
/*42504*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42516*/       OPC_EmitInteger, MVT::i32, 1, 
/*42519*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42522*/       OPC_EmitInteger, MVT::i32, 0, 
/*42525*/       OPC_EmitInteger, MVT::i32, 0, 
/*42528*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42555*/     /*Scope*/ 101, /*->42657*/
/*42556*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*42558*/       OPC_EmitInteger, MVT::i32, 0, 
/*42561*/       OPC_EmitInteger, MVT::i32, 0, 
/*42564*/       OPC_EmitInteger, MVT::i32, 1, 
/*42567*/       OPC_EmitInteger, MVT::i32, 0, 
/*42570*/       OPC_EmitInteger, MVT::i32, 0, 
/*42573*/       OPC_EmitInteger, MVT::i32, 0, 
/*42576*/       OPC_EmitInteger, MVT::i32, 0, 
/*42579*/       OPC_EmitInteger, MVT::i32, 0, 
/*42582*/       OPC_EmitInteger, MVT::i32, 0, 
/*42585*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42597*/       OPC_EmitInteger, MVT::i32, 0, 
/*42600*/       OPC_EmitInteger, MVT::i32, 0, 
/*42603*/       OPC_EmitInteger, MVT::i32, 0, 
/*42606*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42618*/       OPC_EmitInteger, MVT::i32, 1, 
/*42621*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42624*/       OPC_EmitInteger, MVT::i32, 0, 
/*42627*/       OPC_EmitInteger, MVT::i32, 0, 
/*42630*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42657*/     /*Scope*/ 101, /*->42759*/
/*42658*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*42660*/       OPC_EmitInteger, MVT::i32, 0, 
/*42663*/       OPC_EmitInteger, MVT::i32, 0, 
/*42666*/       OPC_EmitInteger, MVT::i32, 1, 
/*42669*/       OPC_EmitInteger, MVT::i32, 0, 
/*42672*/       OPC_EmitInteger, MVT::i32, 0, 
/*42675*/       OPC_EmitInteger, MVT::i32, 0, 
/*42678*/       OPC_EmitInteger, MVT::i32, 0, 
/*42681*/       OPC_EmitInteger, MVT::i32, 0, 
/*42684*/       OPC_EmitInteger, MVT::i32, 0, 
/*42687*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42699*/       OPC_EmitInteger, MVT::i32, 0, 
/*42702*/       OPC_EmitInteger, MVT::i32, 0, 
/*42705*/       OPC_EmitInteger, MVT::i32, 0, 
/*42708*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42720*/       OPC_EmitInteger, MVT::i32, 1, 
/*42723*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42726*/       OPC_EmitInteger, MVT::i32, 0, 
/*42729*/       OPC_EmitInteger, MVT::i32, 0, 
/*42732*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42759*/     0, /*End of Scope*/
/*42760*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::Constant),// ->42845
/*42763*/     OPC_RecordNode, // #0 = $imm
/*42764*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->42813
/*42767*/       OPC_Scope, 14, /*->42783*/ // 2 children in Scope
/*42769*/         OPC_CheckPredicate, 118, // Predicate_anonymous_1468
/*42771*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42773*/         OPC_EmitConvertToTarget, 0,
/*42775*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1468>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*42783*/       /*Scope*/ 28, /*->42812*/
/*42784*/         OPC_Scope, 12, /*->42798*/ // 2 children in Scope
/*42786*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42788*/           OPC_EmitConvertToTarget, 0,
/*42790*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*42798*/         /*Scope*/ 12, /*->42811*/
/*42799*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42801*/           OPC_EmitConvertToTarget, 0,
/*42803*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*42811*/         0, /*End of Scope*/
/*42812*/       0, /*End of Scope*/
/*42813*/     /*SwitchType*/ 14, MVT::i64,// ->42829
/*42815*/       OPC_CheckPredicate, 119, // Predicate_anonymous_1474
/*42817*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42819*/       OPC_EmitConvertToTarget, 0,
/*42821*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1474>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1475>>:$imm)
/*42829*/     /*SwitchType*/ 13, MVT::i1,// ->42844
/*42831*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42833*/       OPC_EmitNodeXForm, 5, 0, // as_i64imm
/*42836*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*42844*/     0, // EndSwitchType
/*42845*/   /*SwitchOpcode*/ 32|128,2/*288*/, TARGET_VAL(ISD::BITCAST),// ->43137
/*42849*/     OPC_RecordChild0, // #0 = $src0
/*42850*/     OPC_Scope, 25, /*->42877*/ // 13 children in Scope
/*42852*/       OPC_CheckChild0Type, MVT::f32,
/*42854*/       OPC_CheckType, MVT::i32,
/*42856*/       OPC_Scope, 5, /*->42863*/ // 2 children in Scope
/*42858*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42860*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*42863*/       /*Scope*/ 12, /*->42876*/
/*42864*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42866*/         OPC_Scope, 3, /*->42871*/ // 2 children in Scope
/*42868*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*42871*/         /*Scope*/ 3, /*->42875*/
/*42872*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*42875*/         0, /*End of Scope*/
/*42876*/       0, /*End of Scope*/
/*42877*/     /*Scope*/ 18, /*->42896*/
/*42878*/       OPC_CheckChild0Type, MVT::f64,
/*42880*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->42888
/*42883*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42885*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42888*/       /*SwitchType*/ 5, MVT::v2i32,// ->42895
/*42890*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42892*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*42895*/       0, // EndSwitchType
/*42896*/     /*Scope*/ 34, /*->42931*/
/*42897*/       OPC_CheckChild0Type, MVT::v2i32,
/*42899*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->42907
/*42902*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42904*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42907*/       /*SwitchType*/ 5, MVT::f64,// ->42914
/*42909*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42911*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*42914*/       /*SwitchType*/ 14, MVT::v2f32,// ->42930
/*42916*/         OPC_Scope, 5, /*->42923*/ // 2 children in Scope
/*42918*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42920*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*42923*/         /*Scope*/ 5, /*->42929*/
/*42924*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42926*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*42929*/         0, /*End of Scope*/
/*42930*/       0, // EndSwitchType
/*42931*/     /*Scope*/ 27, /*->42959*/
/*42932*/       OPC_CheckChild0Type, MVT::v2f32,
/*42934*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->42942
/*42937*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42939*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*42942*/       /*SwitchType*/ 14, MVT::v2i32,// ->42958
/*42944*/         OPC_Scope, 5, /*->42951*/ // 2 children in Scope
/*42946*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42948*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*42951*/         /*Scope*/ 5, /*->42957*/
/*42952*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42954*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*42957*/         0, /*End of Scope*/
/*42958*/       0, // EndSwitchType
/*42959*/     /*Scope*/ 25, /*->42985*/
/*42960*/       OPC_CheckChild0Type, MVT::i32,
/*42962*/       OPC_CheckType, MVT::f32,
/*42964*/       OPC_Scope, 5, /*->42971*/ // 2 children in Scope
/*42966*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42968*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*42971*/       /*Scope*/ 12, /*->42984*/
/*42972*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42974*/         OPC_Scope, 3, /*->42979*/ // 2 children in Scope
/*42976*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*42979*/         /*Scope*/ 3, /*->42983*/
/*42980*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*42983*/         0, /*End of Scope*/
/*42984*/       0, /*End of Scope*/
/*42985*/     /*Scope*/ 25, /*->43011*/
/*42986*/       OPC_CheckChild0Type, MVT::i64,
/*42988*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->42996
/*42991*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42993*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*42996*/       /*SwitchType*/ 5, MVT::v2i32,// ->43003
/*42998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43000*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43003*/       /*SwitchType*/ 5, MVT::v2f32,// ->43010
/*43005*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43007*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*43010*/       0, // EndSwitchType
/*43011*/     /*Scope*/ 18, /*->43030*/
/*43012*/       OPC_CheckChild0Type, MVT::v4f32,
/*43014*/       OPC_CheckType, MVT::v4i32,
/*43016*/       OPC_Scope, 5, /*->43023*/ // 2 children in Scope
/*43018*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43020*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4i32:$src0
/*43023*/       /*Scope*/ 5, /*->43029*/
/*43024*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43026*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*43029*/       0, /*End of Scope*/
/*43030*/     /*Scope*/ 16, /*->43047*/
/*43031*/       OPC_CheckChild0Type, MVT::v8f32,
/*43033*/       OPC_CheckType, MVT::v8i32,
/*43035*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43037*/       OPC_Scope, 3, /*->43042*/ // 2 children in Scope
/*43039*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43042*/       /*Scope*/ 3, /*->43046*/
/*43043*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43046*/       0, /*End of Scope*/
/*43047*/     /*Scope*/ 16, /*->43064*/
/*43048*/       OPC_CheckChild0Type, MVT::v32i8,
/*43050*/       OPC_CheckType, MVT::v8i32,
/*43052*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43054*/       OPC_Scope, 3, /*->43059*/ // 2 children in Scope
/*43056*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43059*/       /*Scope*/ 3, /*->43063*/
/*43060*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43063*/       0, /*End of Scope*/
/*43064*/     /*Scope*/ 32, /*->43097*/
/*43065*/       OPC_CheckChild0Type, MVT::v8i32,
/*43067*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->43082
/*43070*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43072*/         OPC_Scope, 3, /*->43077*/ // 2 children in Scope
/*43074*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*43077*/         /*Scope*/ 3, /*->43081*/
/*43078*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*43081*/         0, /*End of Scope*/
/*43082*/       /*SwitchType*/ 12, MVT::v8f32,// ->43096
/*43084*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43086*/         OPC_Scope, 3, /*->43091*/ // 2 children in Scope
/*43088*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*43091*/         /*Scope*/ 3, /*->43095*/
/*43092*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*43095*/         0, /*End of Scope*/
/*43096*/       0, // EndSwitchType
/*43097*/     /*Scope*/ 9, /*->43107*/
/*43098*/       OPC_CheckChild0Type, MVT::v16f32,
/*43100*/       OPC_CheckType, MVT::v16i32,
/*43102*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43104*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*43107*/     /*Scope*/ 18, /*->43126*/
/*43108*/       OPC_CheckChild0Type, MVT::v4i32,
/*43110*/       OPC_CheckType, MVT::v4f32,
/*43112*/       OPC_Scope, 5, /*->43119*/ // 2 children in Scope
/*43114*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43116*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4f32:$src0
/*43119*/       /*Scope*/ 5, /*->43125*/
/*43120*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43122*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*43125*/       0, /*End of Scope*/
/*43126*/     /*Scope*/ 9, /*->43136*/
/*43127*/       OPC_CheckChild0Type, MVT::v16i32,
/*43129*/       OPC_CheckType, MVT::v16f32,
/*43131*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43133*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*43136*/     0, /*End of Scope*/
/*43137*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->43148
/*43140*/     OPC_RecordChild0, // #0 = $addr
/*43141*/     OPC_CheckType, MVT::i32,
/*43143*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43145*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*43148*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SUB),// ->43271
/*43151*/     OPC_RecordChild0, // #0 = $src0
/*43152*/     OPC_RecordChild1, // #1 = $src1
/*43153*/     OPC_CheckType, MVT::i32,
/*43155*/     OPC_Scope, 101, /*->43258*/ // 2 children in Scope
/*43157*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43159*/       OPC_EmitInteger, MVT::i32, 0, 
/*43162*/       OPC_EmitInteger, MVT::i32, 0, 
/*43165*/       OPC_EmitInteger, MVT::i32, 1, 
/*43168*/       OPC_EmitInteger, MVT::i32, 0, 
/*43171*/       OPC_EmitInteger, MVT::i32, 0, 
/*43174*/       OPC_EmitInteger, MVT::i32, 0, 
/*43177*/       OPC_EmitInteger, MVT::i32, 0, 
/*43180*/       OPC_EmitInteger, MVT::i32, 0, 
/*43183*/       OPC_EmitInteger, MVT::i32, 0, 
/*43186*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43198*/       OPC_EmitInteger, MVT::i32, 0, 
/*43201*/       OPC_EmitInteger, MVT::i32, 0, 
/*43204*/       OPC_EmitInteger, MVT::i32, 0, 
/*43207*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43219*/       OPC_EmitInteger, MVT::i32, 1, 
/*43222*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43225*/       OPC_EmitInteger, MVT::i32, 0, 
/*43228*/       OPC_EmitInteger, MVT::i32, 0, 
/*43231*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43258*/     /*Scope*/ 11, /*->43270*/
/*43259*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43261*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*43270*/     0, /*End of Scope*/
/*43271*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SMAX),// ->43394
/*43274*/     OPC_RecordChild0, // #0 = $src0
/*43275*/     OPC_RecordChild1, // #1 = $src1
/*43276*/     OPC_CheckType, MVT::i32,
/*43278*/     OPC_Scope, 101, /*->43381*/ // 2 children in Scope
/*43280*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43282*/       OPC_EmitInteger, MVT::i32, 0, 
/*43285*/       OPC_EmitInteger, MVT::i32, 0, 
/*43288*/       OPC_EmitInteger, MVT::i32, 1, 
/*43291*/       OPC_EmitInteger, MVT::i32, 0, 
/*43294*/       OPC_EmitInteger, MVT::i32, 0, 
/*43297*/       OPC_EmitInteger, MVT::i32, 0, 
/*43300*/       OPC_EmitInteger, MVT::i32, 0, 
/*43303*/       OPC_EmitInteger, MVT::i32, 0, 
/*43306*/       OPC_EmitInteger, MVT::i32, 0, 
/*43309*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43321*/       OPC_EmitInteger, MVT::i32, 0, 
/*43324*/       OPC_EmitInteger, MVT::i32, 0, 
/*43327*/       OPC_EmitInteger, MVT::i32, 0, 
/*43330*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43342*/       OPC_EmitInteger, MVT::i32, 1, 
/*43345*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43348*/       OPC_EmitInteger, MVT::i32, 0, 
/*43351*/       OPC_EmitInteger, MVT::i32, 0, 
/*43354*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43381*/     /*Scope*/ 11, /*->43393*/
/*43382*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43384*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43393*/     0, /*End of Scope*/
/*43394*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SMIN),// ->43517
/*43397*/     OPC_RecordChild0, // #0 = $src0
/*43398*/     OPC_RecordChild1, // #1 = $src1
/*43399*/     OPC_CheckType, MVT::i32,
/*43401*/     OPC_Scope, 101, /*->43504*/ // 2 children in Scope
/*43403*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43405*/       OPC_EmitInteger, MVT::i32, 0, 
/*43408*/       OPC_EmitInteger, MVT::i32, 0, 
/*43411*/       OPC_EmitInteger, MVT::i32, 1, 
/*43414*/       OPC_EmitInteger, MVT::i32, 0, 
/*43417*/       OPC_EmitInteger, MVT::i32, 0, 
/*43420*/       OPC_EmitInteger, MVT::i32, 0, 
/*43423*/       OPC_EmitInteger, MVT::i32, 0, 
/*43426*/       OPC_EmitInteger, MVT::i32, 0, 
/*43429*/       OPC_EmitInteger, MVT::i32, 0, 
/*43432*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43444*/       OPC_EmitInteger, MVT::i32, 0, 
/*43447*/       OPC_EmitInteger, MVT::i32, 0, 
/*43450*/       OPC_EmitInteger, MVT::i32, 0, 
/*43453*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43465*/       OPC_EmitInteger, MVT::i32, 1, 
/*43468*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43471*/       OPC_EmitInteger, MVT::i32, 0, 
/*43474*/       OPC_EmitInteger, MVT::i32, 0, 
/*43477*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43504*/     /*Scope*/ 11, /*->43516*/
/*43505*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43507*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43516*/     0, /*End of Scope*/
/*43517*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMAX),// ->43640
/*43520*/     OPC_RecordChild0, // #0 = $src0
/*43521*/     OPC_RecordChild1, // #1 = $src1
/*43522*/     OPC_CheckType, MVT::i32,
/*43524*/     OPC_Scope, 101, /*->43627*/ // 2 children in Scope
/*43526*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43528*/       OPC_EmitInteger, MVT::i32, 0, 
/*43531*/       OPC_EmitInteger, MVT::i32, 0, 
/*43534*/       OPC_EmitInteger, MVT::i32, 1, 
/*43537*/       OPC_EmitInteger, MVT::i32, 0, 
/*43540*/       OPC_EmitInteger, MVT::i32, 0, 
/*43543*/       OPC_EmitInteger, MVT::i32, 0, 
/*43546*/       OPC_EmitInteger, MVT::i32, 0, 
/*43549*/       OPC_EmitInteger, MVT::i32, 0, 
/*43552*/       OPC_EmitInteger, MVT::i32, 0, 
/*43555*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43567*/       OPC_EmitInteger, MVT::i32, 0, 
/*43570*/       OPC_EmitInteger, MVT::i32, 0, 
/*43573*/       OPC_EmitInteger, MVT::i32, 0, 
/*43576*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43588*/       OPC_EmitInteger, MVT::i32, 1, 
/*43591*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43594*/       OPC_EmitInteger, MVT::i32, 0, 
/*43597*/       OPC_EmitInteger, MVT::i32, 0, 
/*43600*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43627*/     /*Scope*/ 11, /*->43639*/
/*43628*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43630*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43639*/     0, /*End of Scope*/
/*43640*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMIN),// ->43763
/*43643*/     OPC_RecordChild0, // #0 = $src0
/*43644*/     OPC_RecordChild1, // #1 = $src1
/*43645*/     OPC_CheckType, MVT::i32,
/*43647*/     OPC_Scope, 101, /*->43750*/ // 2 children in Scope
/*43649*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43651*/       OPC_EmitInteger, MVT::i32, 0, 
/*43654*/       OPC_EmitInteger, MVT::i32, 0, 
/*43657*/       OPC_EmitInteger, MVT::i32, 1, 
/*43660*/       OPC_EmitInteger, MVT::i32, 0, 
/*43663*/       OPC_EmitInteger, MVT::i32, 0, 
/*43666*/       OPC_EmitInteger, MVT::i32, 0, 
/*43669*/       OPC_EmitInteger, MVT::i32, 0, 
/*43672*/       OPC_EmitInteger, MVT::i32, 0, 
/*43675*/       OPC_EmitInteger, MVT::i32, 0, 
/*43678*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43690*/       OPC_EmitInteger, MVT::i32, 0, 
/*43693*/       OPC_EmitInteger, MVT::i32, 0, 
/*43696*/       OPC_EmitInteger, MVT::i32, 0, 
/*43699*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43711*/       OPC_EmitInteger, MVT::i32, 1, 
/*43714*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43717*/       OPC_EmitInteger, MVT::i32, 0, 
/*43720*/       OPC_EmitInteger, MVT::i32, 0, 
/*43723*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43750*/     /*Scope*/ 11, /*->43762*/
/*43751*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*43753*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43762*/     0, /*End of Scope*/
/*43763*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::FP_TO_SINT),// ->44123
/*43767*/     OPC_Scope, 81|128,1/*209*/, /*->43979*/ // 3 children in Scope
/*43770*/       OPC_RecordChild0, // #0 = $src0
/*43771*/       OPC_CheckChild0Type, MVT::f32,
/*43773*/       OPC_CheckType, MVT::i32,
/*43775*/       OPC_Scope, 67, /*->43844*/ // 2 children in Scope
/*43777*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*43779*/         OPC_EmitInteger, MVT::i32, 1, 
/*43782*/         OPC_EmitInteger, MVT::i32, 0, 
/*43785*/         OPC_EmitInteger, MVT::i32, 0, 
/*43788*/         OPC_EmitInteger, MVT::i32, 0, 
/*43791*/         OPC_EmitInteger, MVT::i32, 0, 
/*43794*/         OPC_EmitInteger, MVT::i32, 0, 
/*43797*/         OPC_EmitInteger, MVT::i32, 0, 
/*43800*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43812*/         OPC_EmitInteger, MVT::i32, 1, 
/*43815*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43818*/         OPC_EmitInteger, MVT::i32, 0, 
/*43821*/         OPC_EmitInteger, MVT::i32, 0, 
/*43824*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*43844*/       /*Scope*/ 4|128,1/*132*/, /*->43978*/
/*43846*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43848*/         OPC_EmitInteger, MVT::i32, 1, 
/*43851*/         OPC_EmitInteger, MVT::i32, 0, 
/*43854*/         OPC_EmitInteger, MVT::i32, 0, 
/*43857*/         OPC_EmitInteger, MVT::i32, 0, 
/*43860*/         OPC_EmitInteger, MVT::i32, 1, 
/*43863*/         OPC_EmitInteger, MVT::i32, 0, 
/*43866*/         OPC_EmitInteger, MVT::i32, 0, 
/*43869*/         OPC_EmitInteger, MVT::i32, 0, 
/*43872*/         OPC_EmitInteger, MVT::i32, 0, 
/*43875*/         OPC_EmitInteger, MVT::i32, 0, 
/*43878*/         OPC_EmitInteger, MVT::i32, 0, 
/*43881*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43893*/         OPC_EmitInteger, MVT::i32, 1, 
/*43896*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43899*/         OPC_EmitInteger, MVT::i32, 0, 
/*43902*/         OPC_EmitInteger, MVT::i32, 0, 
/*43905*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*43925*/         OPC_EmitInteger, MVT::i32, 0, 
/*43928*/         OPC_EmitInteger, MVT::i32, 0, 
/*43931*/         OPC_EmitInteger, MVT::i32, 0, 
/*43934*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43946*/         OPC_EmitInteger, MVT::i32, 1, 
/*43949*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43952*/         OPC_EmitInteger, MVT::i32, 0, 
/*43955*/         OPC_EmitInteger, MVT::i32, 0, 
/*43958*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*43978*/       0, /*End of Scope*/
/*43979*/     /*Scope*/ 102, /*->44082*/
/*43980*/       OPC_MoveChild, 0,
/*43982*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*43985*/       OPC_Scope, 71, /*->44058*/ // 2 children in Scope
/*43987*/         OPC_MoveChild, 0,
/*43989*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*43992*/         OPC_Scope, 31, /*->44025*/ // 2 children in Scope
/*43994*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*43995*/           OPC_MoveChild, 1,
/*43997*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44000*/           OPC_CheckPredicate, 120, // Predicate_FP_HALF
/*44002*/           OPC_MoveParent,
/*44003*/           OPC_MoveParent,
/*44004*/           OPC_CheckType, MVT::f32,
/*44006*/           OPC_MoveParent,
/*44007*/           OPC_CheckPredicate, 121, // Predicate_cvt_rpi_i32_f32
/*44009*/           OPC_CheckType, MVT::i32,
/*44011*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44014*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44025*/         /*Scope*/ 31, /*->44057*/
/*44026*/           OPC_MoveChild, 0,
/*44028*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44031*/           OPC_CheckPredicate, 120, // Predicate_FP_HALF
/*44033*/           OPC_MoveParent,
/*44034*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44035*/           OPC_MoveParent,
/*44036*/           OPC_CheckType, MVT::f32,
/*44038*/           OPC_MoveParent,
/*44039*/           OPC_CheckPredicate, 121, // Predicate_cvt_rpi_i32_f32
/*44041*/           OPC_CheckType, MVT::i32,
/*44043*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44046*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44057*/         0, /*End of Scope*/
/*44058*/       /*Scope*/ 22, /*->44081*/
/*44059*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44060*/         OPC_CheckType, MVT::f32,
/*44062*/         OPC_MoveParent,
/*44063*/         OPC_CheckPredicate, 122, // Predicate_cvt_flr_i32_f32
/*44065*/         OPC_CheckType, MVT::i32,
/*44067*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44070*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44081*/       0, /*End of Scope*/
/*44082*/     /*Scope*/ 39, /*->44122*/
/*44083*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44084*/       OPC_CheckType, MVT::i32,
/*44086*/       OPC_Scope, 16, /*->44104*/ // 2 children in Scope
/*44088*/         OPC_CheckChild0Type, MVT::f64,
/*44090*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44093*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44104*/       /*Scope*/ 16, /*->44121*/
/*44105*/         OPC_CheckChild0Type, MVT::f32,
/*44107*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44110*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44121*/       0, /*End of Scope*/
/*44122*/     0, /*End of Scope*/
/*44123*/   /*SwitchOpcode*/ 117|128,1/*245*/, TARGET_VAL(ISD::FP_TO_UINT),// ->44372
/*44127*/     OPC_RecordChild0, // #0 = $src0
/*44128*/     OPC_CheckType, MVT::i32,
/*44130*/     OPC_Scope, 93|128,1/*221*/, /*->44354*/ // 2 children in Scope
/*44133*/       OPC_CheckChild0Type, MVT::f32,
/*44135*/       OPC_Scope, 67, /*->44204*/ // 3 children in Scope
/*44137*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44139*/         OPC_EmitInteger, MVT::i32, 1, 
/*44142*/         OPC_EmitInteger, MVT::i32, 0, 
/*44145*/         OPC_EmitInteger, MVT::i32, 0, 
/*44148*/         OPC_EmitInteger, MVT::i32, 0, 
/*44151*/         OPC_EmitInteger, MVT::i32, 0, 
/*44154*/         OPC_EmitInteger, MVT::i32, 0, 
/*44157*/         OPC_EmitInteger, MVT::i32, 0, 
/*44160*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44172*/         OPC_EmitInteger, MVT::i32, 1, 
/*44175*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44178*/         OPC_EmitInteger, MVT::i32, 0, 
/*44181*/         OPC_EmitInteger, MVT::i32, 0, 
/*44184*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*44204*/       /*Scope*/ 4|128,1/*132*/, /*->44338*/
/*44206*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44208*/         OPC_EmitInteger, MVT::i32, 1, 
/*44211*/         OPC_EmitInteger, MVT::i32, 0, 
/*44214*/         OPC_EmitInteger, MVT::i32, 0, 
/*44217*/         OPC_EmitInteger, MVT::i32, 0, 
/*44220*/         OPC_EmitInteger, MVT::i32, 1, 
/*44223*/         OPC_EmitInteger, MVT::i32, 0, 
/*44226*/         OPC_EmitInteger, MVT::i32, 0, 
/*44229*/         OPC_EmitInteger, MVT::i32, 0, 
/*44232*/         OPC_EmitInteger, MVT::i32, 0, 
/*44235*/         OPC_EmitInteger, MVT::i32, 0, 
/*44238*/         OPC_EmitInteger, MVT::i32, 0, 
/*44241*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44253*/         OPC_EmitInteger, MVT::i32, 1, 
/*44256*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44259*/         OPC_EmitInteger, MVT::i32, 0, 
/*44262*/         OPC_EmitInteger, MVT::i32, 0, 
/*44265*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44285*/         OPC_EmitInteger, MVT::i32, 0, 
/*44288*/         OPC_EmitInteger, MVT::i32, 0, 
/*44291*/         OPC_EmitInteger, MVT::i32, 0, 
/*44294*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44306*/         OPC_EmitInteger, MVT::i32, 1, 
/*44309*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44312*/         OPC_EmitInteger, MVT::i32, 0, 
/*44315*/         OPC_EmitInteger, MVT::i32, 0, 
/*44318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44338*/       /*Scope*/ 14, /*->44353*/
/*44339*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44342*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44353*/       0, /*End of Scope*/
/*44354*/     /*Scope*/ 16, /*->44371*/
/*44355*/       OPC_CheckChild0Type, MVT::f64,
/*44357*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44360*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44371*/     0, /*End of Scope*/
/*44372*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHS),// ->44700
/*44376*/     OPC_RecordChild0, // #0 = $src0
/*44377*/     OPC_RecordChild1, // #1 = $src1
/*44378*/     OPC_CheckType, MVT::i32,
/*44380*/     OPC_Scope, 101, /*->44483*/ // 4 children in Scope
/*44382*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44384*/       OPC_EmitInteger, MVT::i32, 0, 
/*44387*/       OPC_EmitInteger, MVT::i32, 0, 
/*44390*/       OPC_EmitInteger, MVT::i32, 1, 
/*44393*/       OPC_EmitInteger, MVT::i32, 0, 
/*44396*/       OPC_EmitInteger, MVT::i32, 0, 
/*44399*/       OPC_EmitInteger, MVT::i32, 0, 
/*44402*/       OPC_EmitInteger, MVT::i32, 0, 
/*44405*/       OPC_EmitInteger, MVT::i32, 0, 
/*44408*/       OPC_EmitInteger, MVT::i32, 0, 
/*44411*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44423*/       OPC_EmitInteger, MVT::i32, 0, 
/*44426*/       OPC_EmitInteger, MVT::i32, 0, 
/*44429*/       OPC_EmitInteger, MVT::i32, 0, 
/*44432*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44444*/       OPC_EmitInteger, MVT::i32, 1, 
/*44447*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44450*/       OPC_EmitInteger, MVT::i32, 0, 
/*44453*/       OPC_EmitInteger, MVT::i32, 0, 
/*44456*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44483*/     /*Scope*/ 101, /*->44585*/
/*44484*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*44486*/       OPC_EmitInteger, MVT::i32, 0, 
/*44489*/       OPC_EmitInteger, MVT::i32, 0, 
/*44492*/       OPC_EmitInteger, MVT::i32, 1, 
/*44495*/       OPC_EmitInteger, MVT::i32, 0, 
/*44498*/       OPC_EmitInteger, MVT::i32, 0, 
/*44501*/       OPC_EmitInteger, MVT::i32, 0, 
/*44504*/       OPC_EmitInteger, MVT::i32, 0, 
/*44507*/       OPC_EmitInteger, MVT::i32, 0, 
/*44510*/       OPC_EmitInteger, MVT::i32, 0, 
/*44513*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44525*/       OPC_EmitInteger, MVT::i32, 0, 
/*44528*/       OPC_EmitInteger, MVT::i32, 0, 
/*44531*/       OPC_EmitInteger, MVT::i32, 0, 
/*44534*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44546*/       OPC_EmitInteger, MVT::i32, 1, 
/*44549*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44552*/       OPC_EmitInteger, MVT::i32, 0, 
/*44555*/       OPC_EmitInteger, MVT::i32, 0, 
/*44558*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44585*/     /*Scope*/ 101, /*->44687*/
/*44586*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*44588*/       OPC_EmitInteger, MVT::i32, 0, 
/*44591*/       OPC_EmitInteger, MVT::i32, 0, 
/*44594*/       OPC_EmitInteger, MVT::i32, 1, 
/*44597*/       OPC_EmitInteger, MVT::i32, 0, 
/*44600*/       OPC_EmitInteger, MVT::i32, 0, 
/*44603*/       OPC_EmitInteger, MVT::i32, 0, 
/*44606*/       OPC_EmitInteger, MVT::i32, 0, 
/*44609*/       OPC_EmitInteger, MVT::i32, 0, 
/*44612*/       OPC_EmitInteger, MVT::i32, 0, 
/*44615*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44627*/       OPC_EmitInteger, MVT::i32, 0, 
/*44630*/       OPC_EmitInteger, MVT::i32, 0, 
/*44633*/       OPC_EmitInteger, MVT::i32, 0, 
/*44636*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44648*/       OPC_EmitInteger, MVT::i32, 1, 
/*44651*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44654*/       OPC_EmitInteger, MVT::i32, 0, 
/*44657*/       OPC_EmitInteger, MVT::i32, 0, 
/*44660*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44687*/     /*Scope*/ 11, /*->44699*/
/*44688*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44690*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*44699*/     0, /*End of Scope*/
/*44700*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHU),// ->45028
/*44704*/     OPC_RecordChild0, // #0 = $src0
/*44705*/     OPC_RecordChild1, // #1 = $src1
/*44706*/     OPC_CheckType, MVT::i32,
/*44708*/     OPC_Scope, 101, /*->44811*/ // 4 children in Scope
/*44710*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44712*/       OPC_EmitInteger, MVT::i32, 0, 
/*44715*/       OPC_EmitInteger, MVT::i32, 0, 
/*44718*/       OPC_EmitInteger, MVT::i32, 1, 
/*44721*/       OPC_EmitInteger, MVT::i32, 0, 
/*44724*/       OPC_EmitInteger, MVT::i32, 0, 
/*44727*/       OPC_EmitInteger, MVT::i32, 0, 
/*44730*/       OPC_EmitInteger, MVT::i32, 0, 
/*44733*/       OPC_EmitInteger, MVT::i32, 0, 
/*44736*/       OPC_EmitInteger, MVT::i32, 0, 
/*44739*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44751*/       OPC_EmitInteger, MVT::i32, 0, 
/*44754*/       OPC_EmitInteger, MVT::i32, 0, 
/*44757*/       OPC_EmitInteger, MVT::i32, 0, 
/*44760*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44772*/       OPC_EmitInteger, MVT::i32, 1, 
/*44775*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44778*/       OPC_EmitInteger, MVT::i32, 0, 
/*44781*/       OPC_EmitInteger, MVT::i32, 0, 
/*44784*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44811*/     /*Scope*/ 101, /*->44913*/
/*44812*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*44814*/       OPC_EmitInteger, MVT::i32, 0, 
/*44817*/       OPC_EmitInteger, MVT::i32, 0, 
/*44820*/       OPC_EmitInteger, MVT::i32, 1, 
/*44823*/       OPC_EmitInteger, MVT::i32, 0, 
/*44826*/       OPC_EmitInteger, MVT::i32, 0, 
/*44829*/       OPC_EmitInteger, MVT::i32, 0, 
/*44832*/       OPC_EmitInteger, MVT::i32, 0, 
/*44835*/       OPC_EmitInteger, MVT::i32, 0, 
/*44838*/       OPC_EmitInteger, MVT::i32, 0, 
/*44841*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44853*/       OPC_EmitInteger, MVT::i32, 0, 
/*44856*/       OPC_EmitInteger, MVT::i32, 0, 
/*44859*/       OPC_EmitInteger, MVT::i32, 0, 
/*44862*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44874*/       OPC_EmitInteger, MVT::i32, 1, 
/*44877*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44880*/       OPC_EmitInteger, MVT::i32, 0, 
/*44883*/       OPC_EmitInteger, MVT::i32, 0, 
/*44886*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44913*/     /*Scope*/ 101, /*->45015*/
/*44914*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*44916*/       OPC_EmitInteger, MVT::i32, 0, 
/*44919*/       OPC_EmitInteger, MVT::i32, 0, 
/*44922*/       OPC_EmitInteger, MVT::i32, 1, 
/*44925*/       OPC_EmitInteger, MVT::i32, 0, 
/*44928*/       OPC_EmitInteger, MVT::i32, 0, 
/*44931*/       OPC_EmitInteger, MVT::i32, 0, 
/*44934*/       OPC_EmitInteger, MVT::i32, 0, 
/*44937*/       OPC_EmitInteger, MVT::i32, 0, 
/*44940*/       OPC_EmitInteger, MVT::i32, 0, 
/*44943*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44955*/       OPC_EmitInteger, MVT::i32, 0, 
/*44958*/       OPC_EmitInteger, MVT::i32, 0, 
/*44961*/       OPC_EmitInteger, MVT::i32, 0, 
/*44964*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44976*/       OPC_EmitInteger, MVT::i32, 1, 
/*44979*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44982*/       OPC_EmitInteger, MVT::i32, 0, 
/*44985*/       OPC_EmitInteger, MVT::i32, 0, 
/*44988*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45015*/     /*Scope*/ 11, /*->45027*/
/*45016*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45018*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*45027*/     0, /*End of Scope*/
/*45028*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->45529
/*45032*/     OPC_RecordChild0, // #0 = $src0
/*45033*/     OPC_CheckType, MVT::i32,
/*45035*/     OPC_Scope, 67, /*->45104*/ // 4 children in Scope
/*45037*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45039*/       OPC_EmitInteger, MVT::i32, 1, 
/*45042*/       OPC_EmitInteger, MVT::i32, 0, 
/*45045*/       OPC_EmitInteger, MVT::i32, 0, 
/*45048*/       OPC_EmitInteger, MVT::i32, 0, 
/*45051*/       OPC_EmitInteger, MVT::i32, 0, 
/*45054*/       OPC_EmitInteger, MVT::i32, 0, 
/*45057*/       OPC_EmitInteger, MVT::i32, 0, 
/*45060*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45072*/       OPC_EmitInteger, MVT::i32, 1, 
/*45075*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45078*/       OPC_EmitInteger, MVT::i32, 0, 
/*45081*/       OPC_EmitInteger, MVT::i32, 0, 
/*45084*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*45104*/     /*Scope*/ 67, /*->45172*/
/*45105*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45107*/       OPC_EmitInteger, MVT::i32, 1, 
/*45110*/       OPC_EmitInteger, MVT::i32, 0, 
/*45113*/       OPC_EmitInteger, MVT::i32, 0, 
/*45116*/       OPC_EmitInteger, MVT::i32, 0, 
/*45119*/       OPC_EmitInteger, MVT::i32, 0, 
/*45122*/       OPC_EmitInteger, MVT::i32, 0, 
/*45125*/       OPC_EmitInteger, MVT::i32, 0, 
/*45128*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45140*/       OPC_EmitInteger, MVT::i32, 1, 
/*45143*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45146*/       OPC_EmitInteger, MVT::i32, 0, 
/*45149*/       OPC_EmitInteger, MVT::i32, 0, 
/*45152*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*45172*/     /*Scope*/ 42, /*->45215*/
/*45173*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45175*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45182*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*45190*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*45198*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*45207*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*45215*/     /*Scope*/ 55|128,2/*311*/, /*->45528*/
/*45217*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45219*/       OPC_EmitInteger, MVT::i32, 1, 
/*45222*/       OPC_EmitInteger, MVT::i32, 0, 
/*45225*/       OPC_EmitInteger, MVT::i32, 0, 
/*45228*/       OPC_EmitInteger, MVT::i32, 0, 
/*45231*/       OPC_EmitInteger, MVT::i32, 0, 
/*45234*/       OPC_EmitInteger, MVT::i32, 0, 
/*45237*/       OPC_EmitInteger, MVT::i32, 1, 
/*45240*/       OPC_EmitInteger, MVT::i32, 0, 
/*45243*/       OPC_EmitInteger, MVT::i32, 0, 
/*45246*/       OPC_EmitInteger, MVT::i32, 0, 
/*45249*/       OPC_EmitInteger, MVT::i32, 1, 
/*45252*/       OPC_EmitInteger, MVT::i32, 0, 
/*45255*/       OPC_EmitInteger, MVT::i32, 0, 
/*45258*/       OPC_EmitInteger, MVT::i32, 0, 
/*45261*/       OPC_EmitInteger, MVT::i32, 1, 
/*45264*/       OPC_EmitInteger, MVT::i32, 0, 
/*45267*/       OPC_EmitInteger, MVT::i32, 0, 
/*45270*/       OPC_EmitInteger, MVT::i32, 0, 
/*45273*/       OPC_EmitInteger, MVT::i32, 0, 
/*45276*/       OPC_EmitInteger, MVT::i32, 0, 
/*45279*/       OPC_EmitInteger, MVT::i32, 0, 
/*45282*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45294*/       OPC_EmitInteger, MVT::i32, 1, 
/*45297*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45300*/       OPC_EmitInteger, MVT::i32, 0, 
/*45303*/       OPC_EmitInteger, MVT::i32, 0, 
/*45306*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*45326*/       OPC_EmitInteger, MVT::i32, 0, 
/*45329*/       OPC_EmitInteger, MVT::i32, 0, 
/*45332*/       OPC_EmitInteger, MVT::i32, 0, 
/*45335*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45347*/       OPC_EmitInteger, MVT::i32, 1, 
/*45350*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45353*/       OPC_EmitInteger, MVT::i32, 0, 
/*45356*/       OPC_EmitInteger, MVT::i32, 0, 
/*45359*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*45379*/       OPC_EmitInteger, MVT::i32, 0, 
/*45382*/       OPC_EmitInteger, MVT::i32, 0, 
/*45385*/       OPC_EmitInteger, MVT::i32, 0, 
/*45388*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45400*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45407*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*45415*/       OPC_EmitInteger, MVT::i32, 0, 
/*45418*/       OPC_EmitInteger, MVT::i32, 0, 
/*45421*/       OPC_EmitInteger, MVT::i32, 0, 
/*45424*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45436*/       OPC_EmitInteger, MVT::i32, 1, 
/*45439*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45442*/       OPC_EmitInteger, MVT::i32, 0, 
/*45445*/       OPC_EmitInteger, MVT::i32, 0, 
/*45448*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*45475*/       OPC_EmitInteger, MVT::i32, 0, 
/*45478*/       OPC_EmitInteger, MVT::i32, 0, 
/*45481*/       OPC_EmitInteger, MVT::i32, 0, 
/*45484*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45496*/       OPC_EmitInteger, MVT::i32, 1, 
/*45499*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45502*/       OPC_EmitInteger, MVT::i32, 0, 
/*45505*/       OPC_EmitInteger, MVT::i32, 0, 
/*45508*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*45528*/     0, /*End of Scope*/
/*45529*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->45855
/*45533*/     OPC_RecordChild0, // #0 = $src0
/*45534*/     OPC_RecordChild1, // #1 = $src1
/*45535*/     OPC_CheckType, MVT::i32,
/*45537*/     OPC_Scope, 101, /*->45640*/ // 4 children in Scope
/*45539*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45541*/       OPC_EmitInteger, MVT::i32, 0, 
/*45544*/       OPC_EmitInteger, MVT::i32, 0, 
/*45547*/       OPC_EmitInteger, MVT::i32, 1, 
/*45550*/       OPC_EmitInteger, MVT::i32, 0, 
/*45553*/       OPC_EmitInteger, MVT::i32, 0, 
/*45556*/       OPC_EmitInteger, MVT::i32, 0, 
/*45559*/       OPC_EmitInteger, MVT::i32, 0, 
/*45562*/       OPC_EmitInteger, MVT::i32, 0, 
/*45565*/       OPC_EmitInteger, MVT::i32, 0, 
/*45568*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45580*/       OPC_EmitInteger, MVT::i32, 0, 
/*45583*/       OPC_EmitInteger, MVT::i32, 0, 
/*45586*/       OPC_EmitInteger, MVT::i32, 0, 
/*45589*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45601*/       OPC_EmitInteger, MVT::i32, 1, 
/*45604*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45607*/       OPC_EmitInteger, MVT::i32, 0, 
/*45610*/       OPC_EmitInteger, MVT::i32, 0, 
/*45613*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*45640*/     /*Scope*/ 101, /*->45742*/
/*45641*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45643*/       OPC_EmitInteger, MVT::i32, 0, 
/*45646*/       OPC_EmitInteger, MVT::i32, 0, 
/*45649*/       OPC_EmitInteger, MVT::i32, 1, 
/*45652*/       OPC_EmitInteger, MVT::i32, 0, 
/*45655*/       OPC_EmitInteger, MVT::i32, 0, 
/*45658*/       OPC_EmitInteger, MVT::i32, 0, 
/*45661*/       OPC_EmitInteger, MVT::i32, 0, 
/*45664*/       OPC_EmitInteger, MVT::i32, 0, 
/*45667*/       OPC_EmitInteger, MVT::i32, 0, 
/*45670*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45682*/       OPC_EmitInteger, MVT::i32, 0, 
/*45685*/       OPC_EmitInteger, MVT::i32, 0, 
/*45688*/       OPC_EmitInteger, MVT::i32, 0, 
/*45691*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45703*/       OPC_EmitInteger, MVT::i32, 1, 
/*45706*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45709*/       OPC_EmitInteger, MVT::i32, 0, 
/*45712*/       OPC_EmitInteger, MVT::i32, 0, 
/*45715*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*45742*/     /*Scope*/ 101, /*->45844*/
/*45743*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45745*/       OPC_EmitInteger, MVT::i32, 0, 
/*45748*/       OPC_EmitInteger, MVT::i32, 0, 
/*45751*/       OPC_EmitInteger, MVT::i32, 1, 
/*45754*/       OPC_EmitInteger, MVT::i32, 0, 
/*45757*/       OPC_EmitInteger, MVT::i32, 0, 
/*45760*/       OPC_EmitInteger, MVT::i32, 0, 
/*45763*/       OPC_EmitInteger, MVT::i32, 0, 
/*45766*/       OPC_EmitInteger, MVT::i32, 0, 
/*45769*/       OPC_EmitInteger, MVT::i32, 0, 
/*45772*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45784*/       OPC_EmitInteger, MVT::i32, 0, 
/*45787*/       OPC_EmitInteger, MVT::i32, 0, 
/*45790*/       OPC_EmitInteger, MVT::i32, 0, 
/*45793*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45805*/       OPC_EmitInteger, MVT::i32, 1, 
/*45808*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45811*/       OPC_EmitInteger, MVT::i32, 0, 
/*45814*/       OPC_EmitInteger, MVT::i32, 0, 
/*45817*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*45844*/     /*Scope*/ 9, /*->45854*/
/*45845*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*45854*/     0, /*End of Scope*/
/*45855*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->46181
/*45859*/     OPC_RecordChild0, // #0 = $src0
/*45860*/     OPC_RecordChild1, // #1 = $src1
/*45861*/     OPC_CheckType, MVT::i32,
/*45863*/     OPC_Scope, 101, /*->45966*/ // 4 children in Scope
/*45865*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45867*/       OPC_EmitInteger, MVT::i32, 0, 
/*45870*/       OPC_EmitInteger, MVT::i32, 0, 
/*45873*/       OPC_EmitInteger, MVT::i32, 1, 
/*45876*/       OPC_EmitInteger, MVT::i32, 0, 
/*45879*/       OPC_EmitInteger, MVT::i32, 0, 
/*45882*/       OPC_EmitInteger, MVT::i32, 0, 
/*45885*/       OPC_EmitInteger, MVT::i32, 0, 
/*45888*/       OPC_EmitInteger, MVT::i32, 0, 
/*45891*/       OPC_EmitInteger, MVT::i32, 0, 
/*45894*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45906*/       OPC_EmitInteger, MVT::i32, 0, 
/*45909*/       OPC_EmitInteger, MVT::i32, 0, 
/*45912*/       OPC_EmitInteger, MVT::i32, 0, 
/*45915*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45927*/       OPC_EmitInteger, MVT::i32, 1, 
/*45930*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45933*/       OPC_EmitInteger, MVT::i32, 0, 
/*45936*/       OPC_EmitInteger, MVT::i32, 0, 
/*45939*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*45966*/     /*Scope*/ 101, /*->46068*/
/*45967*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45969*/       OPC_EmitInteger, MVT::i32, 0, 
/*45972*/       OPC_EmitInteger, MVT::i32, 0, 
/*45975*/       OPC_EmitInteger, MVT::i32, 1, 
/*45978*/       OPC_EmitInteger, MVT::i32, 0, 
/*45981*/       OPC_EmitInteger, MVT::i32, 0, 
/*45984*/       OPC_EmitInteger, MVT::i32, 0, 
/*45987*/       OPC_EmitInteger, MVT::i32, 0, 
/*45990*/       OPC_EmitInteger, MVT::i32, 0, 
/*45993*/       OPC_EmitInteger, MVT::i32, 0, 
/*45996*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46008*/       OPC_EmitInteger, MVT::i32, 0, 
/*46011*/       OPC_EmitInteger, MVT::i32, 0, 
/*46014*/       OPC_EmitInteger, MVT::i32, 0, 
/*46017*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46029*/       OPC_EmitInteger, MVT::i32, 1, 
/*46032*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46035*/       OPC_EmitInteger, MVT::i32, 0, 
/*46038*/       OPC_EmitInteger, MVT::i32, 0, 
/*46041*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*46068*/     /*Scope*/ 101, /*->46170*/
/*46069*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*46071*/       OPC_EmitInteger, MVT::i32, 0, 
/*46074*/       OPC_EmitInteger, MVT::i32, 0, 
/*46077*/       OPC_EmitInteger, MVT::i32, 1, 
/*46080*/       OPC_EmitInteger, MVT::i32, 0, 
/*46083*/       OPC_EmitInteger, MVT::i32, 0, 
/*46086*/       OPC_EmitInteger, MVT::i32, 0, 
/*46089*/       OPC_EmitInteger, MVT::i32, 0, 
/*46092*/       OPC_EmitInteger, MVT::i32, 0, 
/*46095*/       OPC_EmitInteger, MVT::i32, 0, 
/*46098*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46110*/       OPC_EmitInteger, MVT::i32, 0, 
/*46113*/       OPC_EmitInteger, MVT::i32, 0, 
/*46116*/       OPC_EmitInteger, MVT::i32, 0, 
/*46119*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46131*/       OPC_EmitInteger, MVT::i32, 1, 
/*46134*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46137*/       OPC_EmitInteger, MVT::i32, 0, 
/*46140*/       OPC_EmitInteger, MVT::i32, 0, 
/*46143*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*46170*/     /*Scope*/ 9, /*->46180*/
/*46171*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46180*/     0, /*End of Scope*/
/*46181*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_U32),// ->46304
/*46184*/     OPC_RecordChild0, // #0 = $src0
/*46185*/     OPC_RecordChild1, // #1 = $src1
/*46186*/     OPC_RecordChild2, // #2 = $src2
/*46187*/     OPC_CheckChild2Type, MVT::i32,
/*46189*/     OPC_CheckType, MVT::i32,
/*46191*/     OPC_Scope, 99, /*->46292*/ // 2 children in Scope
/*46193*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46195*/       OPC_EmitInteger, MVT::i32, 0, 
/*46198*/       OPC_EmitInteger, MVT::i32, 0, 
/*46201*/       OPC_EmitInteger, MVT::i32, 0, 
/*46204*/       OPC_EmitInteger, MVT::i32, 0, 
/*46207*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46219*/       OPC_EmitInteger, MVT::i32, 0, 
/*46222*/       OPC_EmitInteger, MVT::i32, 0, 
/*46225*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46237*/       OPC_EmitInteger, MVT::i32, 0, 
/*46240*/       OPC_EmitInteger, MVT::i32, 0, 
/*46243*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46255*/       OPC_EmitInteger, MVT::i32, 1, 
/*46258*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46261*/       OPC_EmitInteger, MVT::i32, 0, 
/*46264*/       OPC_EmitInteger, MVT::i32, 0, 
/*46267*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46292*/     /*Scope*/ 10, /*->46303*/
/*46293*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46303*/     0, /*End of Scope*/
/*46304*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_I32),// ->46427
/*46307*/     OPC_RecordChild0, // #0 = $src0
/*46308*/     OPC_RecordChild1, // #1 = $src1
/*46309*/     OPC_RecordChild2, // #2 = $src2
/*46310*/     OPC_CheckChild2Type, MVT::i32,
/*46312*/     OPC_CheckType, MVT::i32,
/*46314*/     OPC_Scope, 99, /*->46415*/ // 2 children in Scope
/*46316*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46318*/       OPC_EmitInteger, MVT::i32, 0, 
/*46321*/       OPC_EmitInteger, MVT::i32, 0, 
/*46324*/       OPC_EmitInteger, MVT::i32, 0, 
/*46327*/       OPC_EmitInteger, MVT::i32, 0, 
/*46330*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46342*/       OPC_EmitInteger, MVT::i32, 0, 
/*46345*/       OPC_EmitInteger, MVT::i32, 0, 
/*46348*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46360*/       OPC_EmitInteger, MVT::i32, 0, 
/*46363*/       OPC_EmitInteger, MVT::i32, 0, 
/*46366*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46378*/       OPC_EmitInteger, MVT::i32, 1, 
/*46381*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46384*/       OPC_EmitInteger, MVT::i32, 0, 
/*46387*/       OPC_EmitInteger, MVT::i32, 0, 
/*46390*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46415*/     /*Scope*/ 10, /*->46426*/
/*46416*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46426*/     0, /*End of Scope*/
/*46427*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFI),// ->46550
/*46430*/     OPC_RecordChild0, // #0 = $src0
/*46431*/     OPC_RecordChild1, // #1 = $src1
/*46432*/     OPC_RecordChild2, // #2 = $src2
/*46433*/     OPC_CheckChild2Type, MVT::i32,
/*46435*/     OPC_CheckType, MVT::i32,
/*46437*/     OPC_Scope, 99, /*->46538*/ // 2 children in Scope
/*46439*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46441*/       OPC_EmitInteger, MVT::i32, 0, 
/*46444*/       OPC_EmitInteger, MVT::i32, 0, 
/*46447*/       OPC_EmitInteger, MVT::i32, 0, 
/*46450*/       OPC_EmitInteger, MVT::i32, 0, 
/*46453*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46465*/       OPC_EmitInteger, MVT::i32, 0, 
/*46468*/       OPC_EmitInteger, MVT::i32, 0, 
/*46471*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46483*/       OPC_EmitInteger, MVT::i32, 0, 
/*46486*/       OPC_EmitInteger, MVT::i32, 0, 
/*46489*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46501*/       OPC_EmitInteger, MVT::i32, 1, 
/*46504*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46507*/       OPC_EmitInteger, MVT::i32, 0, 
/*46510*/       OPC_EmitInteger, MVT::i32, 0, 
/*46513*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46538*/     /*Scope*/ 10, /*->46549*/
/*46539*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46549*/     0, /*End of Scope*/
/*46550*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->47040
/*46554*/     OPC_RecordChild0, // #0 = $src
/*46555*/     OPC_MoveChild, 1,
/*46557*/     OPC_Scope, 22|128,1/*150*/, /*->46710*/ // 4 children in Scope
/*46560*/       OPC_CheckValueType, MVT::i1,
/*46562*/       OPC_MoveParent,
/*46563*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->46691
/*46566*/         OPC_Scope, 105, /*->46673*/ // 2 children in Scope
/*46568*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46570*/           OPC_EmitInteger, MVT::i32, 0, 
/*46573*/           OPC_EmitInteger, MVT::i32, 0, 
/*46576*/           OPC_EmitInteger, MVT::i32, 0, 
/*46579*/           OPC_EmitInteger, MVT::i32, 0, 
/*46582*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46594*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46597*/           OPC_EmitInteger, MVT::i32, 0, 
/*46600*/           OPC_EmitInteger, MVT::i32, 0, 
/*46603*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46615*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*46618*/           OPC_EmitInteger, MVT::i32, 0, 
/*46621*/           OPC_EmitInteger, MVT::i32, 0, 
/*46624*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46636*/           OPC_EmitInteger, MVT::i32, 1, 
/*46639*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46642*/           OPC_EmitInteger, MVT::i32, 0, 
/*46645*/           OPC_EmitInteger, MVT::i32, 0, 
/*46648*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*46673*/         /*Scope*/ 16, /*->46690*/
/*46674*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46676*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46681*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*46690*/         0, /*End of Scope*/
/*46691*/       /*SwitchType*/ 16, MVT::i64,// ->46709
/*46693*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46695*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46700*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 65536:i32)
/*46709*/       0, // EndSwitchType
/*46710*/     /*Scope*/ 24|128,1/*152*/, /*->46864*/
/*46712*/       OPC_CheckValueType, MVT::i8,
/*46714*/       OPC_MoveParent,
/*46715*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->46845
/*46718*/         OPC_Scope, 10, /*->46730*/ // 2 children in Scope
/*46720*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*46722*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*46730*/         /*Scope*/ 113, /*->46844*/
/*46731*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46733*/           OPC_EmitInteger, MVT::i32, 0, 
/*46736*/           OPC_EmitInteger, MVT::i32, 0, 
/*46739*/           OPC_EmitInteger, MVT::i32, 0, 
/*46742*/           OPC_EmitInteger, MVT::i32, 0, 
/*46745*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46757*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46760*/           OPC_EmitInteger, MVT::i32, 0, 
/*46763*/           OPC_EmitInteger, MVT::i32, 0, 
/*46766*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46778*/           OPC_EmitInteger, MVT::i32, 8, 
/*46781*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46789*/           OPC_EmitInteger, MVT::i32, 0, 
/*46792*/           OPC_EmitInteger, MVT::i32, 0, 
/*46795*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46807*/           OPC_EmitInteger, MVT::i32, 1, 
/*46810*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46813*/           OPC_EmitInteger, MVT::i32, 0, 
/*46816*/           OPC_EmitInteger, MVT::i32, 0, 
/*46819*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*46844*/         0, /*End of Scope*/
/*46845*/       /*SwitchType*/ 16, MVT::i64,// ->46863
/*46847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46849*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*46854*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 524288:i32)
/*46863*/       0, // EndSwitchType
/*46864*/     /*Scope*/ 24|128,1/*152*/, /*->47018*/
/*46866*/       OPC_CheckValueType, MVT::i16,
/*46868*/       OPC_MoveParent,
/*46869*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->46999
/*46872*/         OPC_Scope, 10, /*->46884*/ // 2 children in Scope
/*46874*/           OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*46876*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*46884*/         /*Scope*/ 113, /*->46998*/
/*46885*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46887*/           OPC_EmitInteger, MVT::i32, 0, 
/*46890*/           OPC_EmitInteger, MVT::i32, 0, 
/*46893*/           OPC_EmitInteger, MVT::i32, 0, 
/*46896*/           OPC_EmitInteger, MVT::i32, 0, 
/*46899*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46911*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46914*/           OPC_EmitInteger, MVT::i32, 0, 
/*46917*/           OPC_EmitInteger, MVT::i32, 0, 
/*46920*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46932*/           OPC_EmitInteger, MVT::i32, 16, 
/*46935*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46943*/           OPC_EmitInteger, MVT::i32, 0, 
/*46946*/           OPC_EmitInteger, MVT::i32, 0, 
/*46949*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46961*/           OPC_EmitInteger, MVT::i32, 1, 
/*46964*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46967*/           OPC_EmitInteger, MVT::i32, 0, 
/*46970*/           OPC_EmitInteger, MVT::i32, 0, 
/*46973*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*46998*/         0, /*End of Scope*/
/*46999*/       /*SwitchType*/ 16, MVT::i64,// ->47017
/*47001*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47003*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*47008*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 1048576:i32)
/*47017*/       0, // EndSwitchType
/*47018*/     /*Scope*/ 20, /*->47039*/
/*47019*/       OPC_CheckValueType, MVT::i32,
/*47021*/       OPC_MoveParent,
/*47022*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47024*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*47030*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64 i64:i64:$src, 2097152:i32)
/*47039*/     0, /*End of Scope*/
/*47040*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->47568
/*47044*/     OPC_RecordChild0, // #0 = $src0
/*47045*/     OPC_RecordChild1, // #1 = $src1
/*47046*/     OPC_RecordChild2, // #2 = $src2
/*47047*/     OPC_CheckChild2Type, MVT::i32,
/*47049*/     OPC_CheckType, MVT::i32,
/*47051*/     OPC_Scope, 99, /*->47152*/ // 4 children in Scope
/*47053*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47055*/       OPC_EmitInteger, MVT::i32, 0, 
/*47058*/       OPC_EmitInteger, MVT::i32, 0, 
/*47061*/       OPC_EmitInteger, MVT::i32, 0, 
/*47064*/       OPC_EmitInteger, MVT::i32, 0, 
/*47067*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47079*/       OPC_EmitInteger, MVT::i32, 0, 
/*47082*/       OPC_EmitInteger, MVT::i32, 0, 
/*47085*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47097*/       OPC_EmitInteger, MVT::i32, 0, 
/*47100*/       OPC_EmitInteger, MVT::i32, 0, 
/*47103*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47115*/       OPC_EmitInteger, MVT::i32, 1, 
/*47118*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47121*/       OPC_EmitInteger, MVT::i32, 0, 
/*47124*/       OPC_EmitInteger, MVT::i32, 0, 
/*47127*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47152*/     /*Scope*/ 72|128,1/*200*/, /*->47354*/
/*47154*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*47156*/       OPC_EmitInteger, MVT::i32, 0, 
/*47159*/       OPC_EmitInteger, MVT::i32, 0, 
/*47162*/       OPC_EmitInteger, MVT::i32, 1, 
/*47165*/       OPC_EmitInteger, MVT::i32, 0, 
/*47168*/       OPC_EmitInteger, MVT::i32, 0, 
/*47171*/       OPC_EmitInteger, MVT::i32, 0, 
/*47174*/       OPC_EmitInteger, MVT::i32, 0, 
/*47177*/       OPC_EmitInteger, MVT::i32, 0, 
/*47180*/       OPC_EmitInteger, MVT::i32, 1, 
/*47183*/       OPC_EmitInteger, MVT::i32, 0, 
/*47186*/       OPC_EmitInteger, MVT::i32, 0, 
/*47189*/       OPC_EmitInteger, MVT::i32, 0, 
/*47192*/       OPC_EmitInteger, MVT::i32, 0, 
/*47195*/       OPC_EmitInteger, MVT::i32, 0, 
/*47198*/       OPC_EmitInteger, MVT::i32, 0, 
/*47201*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47213*/       OPC_EmitInteger, MVT::i32, 0, 
/*47216*/       OPC_EmitInteger, MVT::i32, 0, 
/*47219*/       OPC_EmitInteger, MVT::i32, 0, 
/*47222*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47234*/       OPC_EmitInteger, MVT::i32, 1, 
/*47237*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47240*/       OPC_EmitInteger, MVT::i32, 0, 
/*47243*/       OPC_EmitInteger, MVT::i32, 0, 
/*47246*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47273*/       OPC_EmitInteger, MVT::i32, 0, 
/*47276*/       OPC_EmitInteger, MVT::i32, 0, 
/*47279*/       OPC_EmitInteger, MVT::i32, 0, 
/*47282*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47294*/       OPC_EmitInteger, MVT::i32, 0, 
/*47297*/       OPC_EmitInteger, MVT::i32, 0, 
/*47300*/       OPC_EmitInteger, MVT::i32, 0, 
/*47303*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47315*/       OPC_EmitInteger, MVT::i32, 1, 
/*47318*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47321*/       OPC_EmitInteger, MVT::i32, 0, 
/*47324*/       OPC_EmitInteger, MVT::i32, 0, 
/*47327*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47354*/     /*Scope*/ 72|128,1/*200*/, /*->47556*/
/*47356*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*47358*/       OPC_EmitInteger, MVT::i32, 0, 
/*47361*/       OPC_EmitInteger, MVT::i32, 0, 
/*47364*/       OPC_EmitInteger, MVT::i32, 1, 
/*47367*/       OPC_EmitInteger, MVT::i32, 0, 
/*47370*/       OPC_EmitInteger, MVT::i32, 0, 
/*47373*/       OPC_EmitInteger, MVT::i32, 0, 
/*47376*/       OPC_EmitInteger, MVT::i32, 0, 
/*47379*/       OPC_EmitInteger, MVT::i32, 0, 
/*47382*/       OPC_EmitInteger, MVT::i32, 1, 
/*47385*/       OPC_EmitInteger, MVT::i32, 0, 
/*47388*/       OPC_EmitInteger, MVT::i32, 0, 
/*47391*/       OPC_EmitInteger, MVT::i32, 0, 
/*47394*/       OPC_EmitInteger, MVT::i32, 0, 
/*47397*/       OPC_EmitInteger, MVT::i32, 0, 
/*47400*/       OPC_EmitInteger, MVT::i32, 0, 
/*47403*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47415*/       OPC_EmitInteger, MVT::i32, 0, 
/*47418*/       OPC_EmitInteger, MVT::i32, 0, 
/*47421*/       OPC_EmitInteger, MVT::i32, 0, 
/*47424*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47436*/       OPC_EmitInteger, MVT::i32, 1, 
/*47439*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47442*/       OPC_EmitInteger, MVT::i32, 0, 
/*47445*/       OPC_EmitInteger, MVT::i32, 0, 
/*47448*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47475*/       OPC_EmitInteger, MVT::i32, 0, 
/*47478*/       OPC_EmitInteger, MVT::i32, 0, 
/*47481*/       OPC_EmitInteger, MVT::i32, 0, 
/*47484*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47496*/       OPC_EmitInteger, MVT::i32, 0, 
/*47499*/       OPC_EmitInteger, MVT::i32, 0, 
/*47502*/       OPC_EmitInteger, MVT::i32, 0, 
/*47505*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47517*/       OPC_EmitInteger, MVT::i32, 1, 
/*47520*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47523*/       OPC_EmitInteger, MVT::i32, 0, 
/*47526*/       OPC_EmitInteger, MVT::i32, 0, 
/*47529*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47556*/     /*Scope*/ 10, /*->47567*/
/*47557*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47567*/     0, /*End of Scope*/
/*47568*/   /*SwitchOpcode*/ 121, TARGET_VAL(ISD::ROTR),// ->47692
/*47571*/     OPC_RecordChild0, // #0 = $src0
/*47572*/     OPC_RecordChild1, // #1 = $src1
/*47573*/     OPC_CheckChild1Type, MVT::i32,
/*47575*/     OPC_CheckType, MVT::i32,
/*47577*/     OPC_Scope, 99, /*->47678*/ // 2 children in Scope
/*47579*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47581*/       OPC_EmitInteger, MVT::i32, 0, 
/*47584*/       OPC_EmitInteger, MVT::i32, 0, 
/*47587*/       OPC_EmitInteger, MVT::i32, 0, 
/*47590*/       OPC_EmitInteger, MVT::i32, 0, 
/*47593*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47605*/       OPC_EmitInteger, MVT::i32, 0, 
/*47608*/       OPC_EmitInteger, MVT::i32, 0, 
/*47611*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47623*/       OPC_EmitInteger, MVT::i32, 0, 
/*47626*/       OPC_EmitInteger, MVT::i32, 0, 
/*47629*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47641*/       OPC_EmitInteger, MVT::i32, 1, 
/*47644*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47647*/       OPC_EmitInteger, MVT::i32, 0, 
/*47650*/       OPC_EmitInteger, MVT::i32, 0, 
/*47653*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47678*/     /*Scope*/ 12, /*->47691*/
/*47679*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47681*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47691*/     0, /*End of Scope*/
/*47692*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::CTPOP),// ->47826
/*47696*/     OPC_RecordChild0, // #0 = $src0
/*47697*/     OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->47781
/*47700*/       OPC_Scope, 67, /*->47769*/ // 2 children in Scope
/*47702*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47704*/         OPC_EmitInteger, MVT::i32, 1, 
/*47707*/         OPC_EmitInteger, MVT::i32, 0, 
/*47710*/         OPC_EmitInteger, MVT::i32, 0, 
/*47713*/         OPC_EmitInteger, MVT::i32, 0, 
/*47716*/         OPC_EmitInteger, MVT::i32, 0, 
/*47719*/         OPC_EmitInteger, MVT::i32, 0, 
/*47722*/         OPC_EmitInteger, MVT::i32, 0, 
/*47725*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47737*/         OPC_EmitInteger, MVT::i32, 1, 
/*47740*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47743*/         OPC_EmitInteger, MVT::i32, 0, 
/*47746*/         OPC_EmitInteger, MVT::i32, 0, 
/*47749*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*47769*/       /*Scope*/ 10, /*->47780*/
/*47770*/         OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*47772*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*47780*/       0, /*End of Scope*/
/*47781*/     /*SwitchType*/ 42, MVT::i64,// ->47825
/*47783*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47785*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*47788*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*47796*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*47799*/       OPC_EmitInteger, MVT::i32, 0, 
/*47802*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*47810*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*47813*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*47825*/     0, // EndSwitchType
/*47826*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::CARRY),// ->47934
/*47829*/     OPC_RecordChild0, // #0 = $src0
/*47830*/     OPC_RecordChild1, // #1 = $src1
/*47831*/     OPC_CheckType, MVT::i32,
/*47833*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47835*/     OPC_EmitInteger, MVT::i32, 0, 
/*47838*/     OPC_EmitInteger, MVT::i32, 0, 
/*47841*/     OPC_EmitInteger, MVT::i32, 1, 
/*47844*/     OPC_EmitInteger, MVT::i32, 0, 
/*47847*/     OPC_EmitInteger, MVT::i32, 0, 
/*47850*/     OPC_EmitInteger, MVT::i32, 0, 
/*47853*/     OPC_EmitInteger, MVT::i32, 0, 
/*47856*/     OPC_EmitInteger, MVT::i32, 0, 
/*47859*/     OPC_EmitInteger, MVT::i32, 0, 
/*47862*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47874*/     OPC_EmitInteger, MVT::i32, 0, 
/*47877*/     OPC_EmitInteger, MVT::i32, 0, 
/*47880*/     OPC_EmitInteger, MVT::i32, 0, 
/*47883*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47895*/     OPC_EmitInteger, MVT::i32, 1, 
/*47898*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47901*/     OPC_EmitInteger, MVT::i32, 0, 
/*47904*/     OPC_EmitInteger, MVT::i32, 0, 
/*47907*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*47934*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::BORROW),// ->48042
/*47937*/     OPC_RecordChild0, // #0 = $src0
/*47938*/     OPC_RecordChild1, // #1 = $src1
/*47939*/     OPC_CheckType, MVT::i32,
/*47941*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47943*/     OPC_EmitInteger, MVT::i32, 0, 
/*47946*/     OPC_EmitInteger, MVT::i32, 0, 
/*47949*/     OPC_EmitInteger, MVT::i32, 1, 
/*47952*/     OPC_EmitInteger, MVT::i32, 0, 
/*47955*/     OPC_EmitInteger, MVT::i32, 0, 
/*47958*/     OPC_EmitInteger, MVT::i32, 0, 
/*47961*/     OPC_EmitInteger, MVT::i32, 0, 
/*47964*/     OPC_EmitInteger, MVT::i32, 0, 
/*47967*/     OPC_EmitInteger, MVT::i32, 0, 
/*47970*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47982*/     OPC_EmitInteger, MVT::i32, 0, 
/*47985*/     OPC_EmitInteger, MVT::i32, 0, 
/*47988*/     OPC_EmitInteger, MVT::i32, 0, 
/*47991*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48003*/     OPC_EmitInteger, MVT::i32, 1, 
/*48006*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48009*/     OPC_EmitInteger, MVT::i32, 0, 
/*48012*/     OPC_EmitInteger, MVT::i32, 0, 
/*48015*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*48042*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTLZ_ZERO_UNDEF),// ->48129
/*48045*/     OPC_RecordChild0, // #0 = $src0
/*48046*/     OPC_CheckType, MVT::i32,
/*48048*/     OPC_Scope, 67, /*->48117*/ // 2 children in Scope
/*48050*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48052*/       OPC_EmitInteger, MVT::i32, 1, 
/*48055*/       OPC_EmitInteger, MVT::i32, 0, 
/*48058*/       OPC_EmitInteger, MVT::i32, 0, 
/*48061*/       OPC_EmitInteger, MVT::i32, 0, 
/*48064*/       OPC_EmitInteger, MVT::i32, 0, 
/*48067*/       OPC_EmitInteger, MVT::i32, 0, 
/*48070*/       OPC_EmitInteger, MVT::i32, 0, 
/*48073*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48085*/       OPC_EmitInteger, MVT::i32, 1, 
/*48088*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48091*/       OPC_EmitInteger, MVT::i32, 0, 
/*48094*/       OPC_EmitInteger, MVT::i32, 0, 
/*48097*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (ctlz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*48117*/     /*Scope*/ 10, /*->48128*/
/*48118*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48120*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*48128*/     0, /*End of Scope*/
/*48129*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->48216
/*48132*/     OPC_RecordChild0, // #0 = $src0
/*48133*/     OPC_CheckType, MVT::i32,
/*48135*/     OPC_Scope, 67, /*->48204*/ // 2 children in Scope
/*48137*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48139*/       OPC_EmitInteger, MVT::i32, 1, 
/*48142*/       OPC_EmitInteger, MVT::i32, 0, 
/*48145*/       OPC_EmitInteger, MVT::i32, 0, 
/*48148*/       OPC_EmitInteger, MVT::i32, 0, 
/*48151*/       OPC_EmitInteger, MVT::i32, 0, 
/*48154*/       OPC_EmitInteger, MVT::i32, 0, 
/*48157*/       OPC_EmitInteger, MVT::i32, 0, 
/*48160*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48172*/       OPC_EmitInteger, MVT::i32, 1, 
/*48175*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48178*/       OPC_EmitInteger, MVT::i32, 0, 
/*48181*/       OPC_EmitInteger, MVT::i32, 0, 
/*48184*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*48204*/     /*Scope*/ 10, /*->48215*/
/*48205*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48207*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*48215*/     0, /*End of Scope*/
/*48216*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->48744
/*48220*/     OPC_RecordChild0, // #0 = $src0
/*48221*/     OPC_RecordChild1, // #1 = $src1
/*48222*/     OPC_RecordChild2, // #2 = $src2
/*48223*/     OPC_CheckChild2Type, MVT::i32,
/*48225*/     OPC_CheckType, MVT::i32,
/*48227*/     OPC_Scope, 99, /*->48328*/ // 4 children in Scope
/*48229*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*48231*/       OPC_EmitInteger, MVT::i32, 0, 
/*48234*/       OPC_EmitInteger, MVT::i32, 0, 
/*48237*/       OPC_EmitInteger, MVT::i32, 0, 
/*48240*/       OPC_EmitInteger, MVT::i32, 0, 
/*48243*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48255*/       OPC_EmitInteger, MVT::i32, 0, 
/*48258*/       OPC_EmitInteger, MVT::i32, 0, 
/*48261*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48273*/       OPC_EmitInteger, MVT::i32, 0, 
/*48276*/       OPC_EmitInteger, MVT::i32, 0, 
/*48279*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48291*/       OPC_EmitInteger, MVT::i32, 1, 
/*48294*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48297*/       OPC_EmitInteger, MVT::i32, 0, 
/*48300*/       OPC_EmitInteger, MVT::i32, 0, 
/*48303*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48328*/     /*Scope*/ 72|128,1/*200*/, /*->48530*/
/*48330*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*48332*/       OPC_EmitInteger, MVT::i32, 0, 
/*48335*/       OPC_EmitInteger, MVT::i32, 0, 
/*48338*/       OPC_EmitInteger, MVT::i32, 1, 
/*48341*/       OPC_EmitInteger, MVT::i32, 0, 
/*48344*/       OPC_EmitInteger, MVT::i32, 0, 
/*48347*/       OPC_EmitInteger, MVT::i32, 0, 
/*48350*/       OPC_EmitInteger, MVT::i32, 0, 
/*48353*/       OPC_EmitInteger, MVT::i32, 0, 
/*48356*/       OPC_EmitInteger, MVT::i32, 1, 
/*48359*/       OPC_EmitInteger, MVT::i32, 0, 
/*48362*/       OPC_EmitInteger, MVT::i32, 0, 
/*48365*/       OPC_EmitInteger, MVT::i32, 0, 
/*48368*/       OPC_EmitInteger, MVT::i32, 0, 
/*48371*/       OPC_EmitInteger, MVT::i32, 0, 
/*48374*/       OPC_EmitInteger, MVT::i32, 0, 
/*48377*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48389*/       OPC_EmitInteger, MVT::i32, 0, 
/*48392*/       OPC_EmitInteger, MVT::i32, 0, 
/*48395*/       OPC_EmitInteger, MVT::i32, 0, 
/*48398*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48410*/       OPC_EmitInteger, MVT::i32, 1, 
/*48413*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48416*/       OPC_EmitInteger, MVT::i32, 0, 
/*48419*/       OPC_EmitInteger, MVT::i32, 0, 
/*48422*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48449*/       OPC_EmitInteger, MVT::i32, 0, 
/*48452*/       OPC_EmitInteger, MVT::i32, 0, 
/*48455*/       OPC_EmitInteger, MVT::i32, 0, 
/*48458*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48470*/       OPC_EmitInteger, MVT::i32, 0, 
/*48473*/       OPC_EmitInteger, MVT::i32, 0, 
/*48476*/       OPC_EmitInteger, MVT::i32, 0, 
/*48479*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48491*/       OPC_EmitInteger, MVT::i32, 1, 
/*48494*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48497*/       OPC_EmitInteger, MVT::i32, 0, 
/*48500*/       OPC_EmitInteger, MVT::i32, 0, 
/*48503*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48530*/     /*Scope*/ 72|128,1/*200*/, /*->48732*/
/*48532*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*48534*/       OPC_EmitInteger, MVT::i32, 0, 
/*48537*/       OPC_EmitInteger, MVT::i32, 0, 
/*48540*/       OPC_EmitInteger, MVT::i32, 1, 
/*48543*/       OPC_EmitInteger, MVT::i32, 0, 
/*48546*/       OPC_EmitInteger, MVT::i32, 0, 
/*48549*/       OPC_EmitInteger, MVT::i32, 0, 
/*48552*/       OPC_EmitInteger, MVT::i32, 0, 
/*48555*/       OPC_EmitInteger, MVT::i32, 0, 
/*48558*/       OPC_EmitInteger, MVT::i32, 1, 
/*48561*/       OPC_EmitInteger, MVT::i32, 0, 
/*48564*/       OPC_EmitInteger, MVT::i32, 0, 
/*48567*/       OPC_EmitInteger, MVT::i32, 0, 
/*48570*/       OPC_EmitInteger, MVT::i32, 0, 
/*48573*/       OPC_EmitInteger, MVT::i32, 0, 
/*48576*/       OPC_EmitInteger, MVT::i32, 0, 
/*48579*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48591*/       OPC_EmitInteger, MVT::i32, 0, 
/*48594*/       OPC_EmitInteger, MVT::i32, 0, 
/*48597*/       OPC_EmitInteger, MVT::i32, 0, 
/*48600*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48612*/       OPC_EmitInteger, MVT::i32, 1, 
/*48615*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48618*/       OPC_EmitInteger, MVT::i32, 0, 
/*48621*/       OPC_EmitInteger, MVT::i32, 0, 
/*48624*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48651*/       OPC_EmitInteger, MVT::i32, 0, 
/*48654*/       OPC_EmitInteger, MVT::i32, 0, 
/*48657*/       OPC_EmitInteger, MVT::i32, 0, 
/*48660*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48672*/       OPC_EmitInteger, MVT::i32, 0, 
/*48675*/       OPC_EmitInteger, MVT::i32, 0, 
/*48678*/       OPC_EmitInteger, MVT::i32, 0, 
/*48681*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48693*/       OPC_EmitInteger, MVT::i32, 1, 
/*48696*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48699*/       OPC_EmitInteger, MVT::i32, 0, 
/*48702*/       OPC_EmitInteger, MVT::i32, 0, 
/*48705*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48732*/     /*Scope*/ 10, /*->48743*/
/*48733*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48743*/     0, /*End of Scope*/
/*48744*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::BREV),// ->48760
/*48747*/     OPC_RecordChild0, // #0 = $src0
/*48748*/     OPC_CheckType, MVT::i32,
/*48750*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48752*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*48760*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->48779
/*48763*/     OPC_CaptureGlueInput,
/*48764*/     OPC_RecordChild0, // #0 = $src0
/*48765*/     OPC_RecordChild1, // #1 = $src1
/*48766*/     OPC_CheckType, MVT::i32,
/*48768*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48770*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48779*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->48798
/*48782*/     OPC_CaptureGlueInput,
/*48783*/     OPC_RecordChild0, // #0 = $src0
/*48784*/     OPC_RecordChild1, // #1 = $src1
/*48785*/     OPC_CheckType, MVT::i32,
/*48787*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48789*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48798*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->48825
/*48801*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*48802*/     OPC_CaptureGlueInput,
/*48803*/     OPC_Scope, 9, /*->48814*/ // 2 children in Scope
/*48805*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48807*/       OPC_EmitMergeInputChains1_0,
/*48808*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*48814*/     /*Scope*/ 9, /*->48824*/
/*48815*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48817*/       OPC_EmitMergeInputChains1_0,
/*48818*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*48824*/     0, /*End of Scope*/
/*48825*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->48860
/*48828*/     OPC_RecordNode, // #0 = 'br' chained node
/*48829*/     OPC_RecordChild1, // #1 = $simm16
/*48830*/     OPC_MoveChild, 1,
/*48832*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*48835*/     OPC_MoveParent,
/*48836*/     OPC_Scope, 10, /*->48848*/ // 2 children in Scope
/*48838*/       OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48840*/       OPC_EmitMergeInputChains1_0,
/*48841*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*48848*/     /*Scope*/ 10, /*->48859*/
/*48849*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48851*/       OPC_EmitMergeInputChains1_0,
/*48852*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*48859*/     0, /*End of Scope*/
/*48860*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->48872
/*48863*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*48865*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 0/*#Ops*/, 
              // Src: (SIconstdata_ptr:i64) - Complexity = 3
              // Dst: (SI_CONSTDATA_PTR:i64)
/*48872*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->48890
/*48875*/     OPC_RecordChild0, // #0 = $src0
/*48876*/     OPC_RecordChild1, // #1 = $src1
/*48877*/     OPC_CheckType, MVT::i32,
/*48879*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48881*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*48890*/   /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SELECT),// ->48928
/*48893*/     OPC_RecordChild0, // #0 = $src0
/*48894*/     OPC_CheckChild0Type, MVT::i1,
/*48896*/     OPC_RecordChild1, // #1 = $src1
/*48897*/     OPC_RecordChild2, // #2 = $src2
/*48898*/     OPC_SwitchType /*2 cases */, 12, MVT::i32,// ->48913
/*48901*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48903*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*48913*/     /*SwitchType*/ 12, MVT::f32,// ->48927
/*48915*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48917*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src2, f32:f32:$src1, f32:f32:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src0, ?:f32:$src1, ?:i1:$src2)
/*48927*/     0, // EndSwitchType
/*48928*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->49082
/*48932*/     OPC_RecordChild0, // #0 = $src0
/*48933*/     OPC_SwitchType /*2 cases */, 27, MVT::i32,// ->48963
/*48936*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48938*/       OPC_EmitInteger, MVT::i32, 0, 
/*48941*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48953*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*48963*/     /*SwitchType*/ 116, MVT::i64,// ->49081
/*48965*/       OPC_Scope, 37, /*->49004*/ // 2 children in Scope
/*48967*/         OPC_CheckChild0Type, MVT::i32,
/*48969*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48971*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*48974*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48977*/         OPC_EmitInteger, MVT::i32, 31, 
/*48980*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*48989*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48992*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*49004*/       /*Scope*/ 75, /*->49080*/
/*49005*/         OPC_CheckChild0Type, MVT::i1,
/*49007*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49009*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49012*/         OPC_EmitInteger, MVT::i32, 0, 
/*49015*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49027*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49037*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49040*/         OPC_EmitInteger, MVT::i32, 0, 
/*49043*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49055*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*49065*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49068*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*49080*/       0, /*End of Scope*/
/*49081*/     0, // EndSwitchType
/*49082*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ZERO_EXTEND),// ->49202
/*49085*/     OPC_RecordChild0, // #0 = $src0
/*49086*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49107
/*49089*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49091*/       OPC_EmitInteger, MVT::i32, 0, 
/*49094*/       OPC_EmitInteger, MVT::i32, 1, 
/*49097*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49107*/     /*SwitchType*/ 92, MVT::i64,// ->49201
/*49109*/       OPC_Scope, 36, /*->49147*/ // 2 children in Scope
/*49111*/         OPC_CheckChild0Type, MVT::i32,
/*49113*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49115*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49118*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49121*/         OPC_EmitInteger, MVT::i32, 0, 
/*49124*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49132*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49135*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49147*/       /*Scope*/ 52, /*->49200*/
/*49148*/         OPC_CheckChild0Type, MVT::i1,
/*49150*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49152*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49155*/         OPC_EmitInteger, MVT::i32, 0, 
/*49158*/         OPC_EmitInteger, MVT::i32, 1, 
/*49161*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49171*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49174*/         OPC_EmitInteger, MVT::i32, 0, 
/*49177*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49185*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49188*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49200*/       0, /*End of Scope*/
/*49201*/     0, // EndSwitchType
/*49202*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ANY_EXTEND),// ->49322
/*49205*/     OPC_RecordChild0, // #0 = $src0
/*49206*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49227
/*49209*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49211*/       OPC_EmitInteger, MVT::i32, 0, 
/*49214*/       OPC_EmitInteger, MVT::i32, 1, 
/*49217*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49227*/     /*SwitchType*/ 92, MVT::i64,// ->49321
/*49229*/       OPC_Scope, 36, /*->49267*/ // 2 children in Scope
/*49231*/         OPC_CheckChild0Type, MVT::i32,
/*49233*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49235*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49238*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49241*/         OPC_EmitInteger, MVT::i32, 0, 
/*49244*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49252*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49255*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49267*/       /*Scope*/ 52, /*->49320*/
/*49268*/         OPC_CheckChild0Type, MVT::i1,
/*49270*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49272*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49275*/         OPC_EmitInteger, MVT::i32, 0, 
/*49278*/         OPC_EmitInteger, MVT::i32, 1, 
/*49281*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49291*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49294*/         OPC_EmitInteger, MVT::i32, 0, 
/*49297*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49305*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49308*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49320*/       0, /*End of Scope*/
/*49321*/     0, // EndSwitchType
/*49322*/   /*SwitchOpcode*/ 93, TARGET_VAL(ISD::TRUNCATE),// ->49418
/*49325*/     OPC_RecordChild0, // #0 = $a
/*49326*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->49343
/*49329*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49331*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49334*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*49343*/     /*SwitchType*/ 72, MVT::i1,// ->49417
/*49345*/       OPC_Scope, 28, /*->49375*/ // 2 children in Scope
/*49347*/         OPC_CheckChild0Type, MVT::i32,
/*49349*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49351*/         OPC_EmitInteger, MVT::i32, 1, 
/*49354*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #2
/*49363*/         OPC_EmitInteger, MVT::i32, 1, 
/*49366*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 2, 3, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, ?:i32:$a), 1:i32)
/*49375*/       /*Scope*/ 40, /*->49416*/
/*49376*/         OPC_CheckChild0Type, MVT::i64,
/*49378*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49380*/         OPC_EmitInteger, MVT::i32, 1, 
/*49383*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49386*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*49395*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*49404*/         OPC_EmitInteger, MVT::i32, 1, 
/*49407*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 4, 5, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*49416*/       0, /*End of Scope*/
/*49417*/     0, // EndSwitchType
/*49418*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BSWAP),// ->49476
/*49421*/     OPC_RecordChild0, // #0 = $a
/*49422*/     OPC_CheckType, MVT::i32,
/*49424*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49426*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*49432*/     OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*49440*/     OPC_EmitInteger, MVT::i32, 24, 
/*49443*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*49453*/     OPC_EmitInteger, MVT::i32, 8, 
/*49456*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*49466*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*49476*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->49518
/*49479*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*49480*/     OPC_RecordChild1, // #1 = $target
/*49481*/     OPC_MoveChild, 1,
/*49483*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49486*/     OPC_MoveParent,
/*49487*/     OPC_RecordChild2, // #2 = $src0
/*49488*/     OPC_Scope, 13, /*->49503*/ // 2 children in Scope
/*49490*/       OPC_CheckChild2Type, MVT::i32,
/*49492*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49494*/       OPC_EmitMergeInputChains1_0,
/*49495*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*49503*/     /*Scope*/ 13, /*->49517*/
/*49504*/       OPC_CheckChild2Type, MVT::f32,
/*49506*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49508*/       OPC_EmitMergeInputChains1_0,
/*49509*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*49517*/     0, /*End of Scope*/
/*49518*/   /*SwitchOpcode*/ 61|128,23/*3005*/, TARGET_VAL(ISD::SETCC),// ->52527
/*49522*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*49523*/     OPC_Scope, 62|128,8/*1086*/, /*->50612*/ // 4 children in Scope
/*49526*/       OPC_CheckChild0Type, MVT::f32,
/*49528*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*49529*/       OPC_MoveChild, 2,
/*49531*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*49534*/       OPC_Scope, 24, /*->49560*/ // 16 children in Scope
/*49536*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*49538*/         OPC_MoveParent,
/*49539*/         OPC_CheckType, MVT::i1,
/*49541*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49544*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49547*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49560*/       /*Scope*/ 24, /*->49585*/
/*49561*/         OPC_CheckPredicate, 124, // Predicate_COND_OLT
/*49563*/         OPC_MoveParent,
/*49564*/         OPC_CheckType, MVT::i1,
/*49566*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49569*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49572*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49585*/       /*Scope*/ 24, /*->49610*/
/*49586*/         OPC_CheckPredicate, 100, // Predicate_COND_OEQ
/*49588*/         OPC_MoveParent,
/*49589*/         OPC_CheckType, MVT::i1,
/*49591*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49594*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49597*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49610*/       /*Scope*/ 24, /*->49635*/
/*49611*/         OPC_CheckPredicate, 125, // Predicate_COND_OLE
/*49613*/         OPC_MoveParent,
/*49614*/         OPC_CheckType, MVT::i1,
/*49616*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49619*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49622*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49635*/       /*Scope*/ 24, /*->49660*/
/*49636*/         OPC_CheckPredicate, 101, // Predicate_COND_OGT
/*49638*/         OPC_MoveParent,
/*49639*/         OPC_CheckType, MVT::i1,
/*49641*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49644*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49647*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49660*/       /*Scope*/ 24, /*->49685*/
/*49661*/         OPC_CheckPredicate, 126, // Predicate_COND_ONE
/*49663*/         OPC_MoveParent,
/*49664*/         OPC_CheckType, MVT::i1,
/*49666*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49669*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49672*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49685*/       /*Scope*/ 24, /*->49710*/
/*49686*/         OPC_CheckPredicate, 102, // Predicate_COND_OGE
/*49688*/         OPC_MoveParent,
/*49689*/         OPC_CheckType, MVT::i1,
/*49691*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49694*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49697*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49710*/       /*Scope*/ 24, /*->49735*/
/*49711*/         OPC_CheckPredicate, 127, // Predicate_COND_O
/*49713*/         OPC_MoveParent,
/*49714*/         OPC_CheckType, MVT::i1,
/*49716*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49719*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49722*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49735*/       /*Scope*/ 24, /*->49760*/
/*49736*/         OPC_CheckPredicate, 128, // Predicate_COND_UO
/*49738*/         OPC_MoveParent,
/*49739*/         OPC_CheckType, MVT::i1,
/*49741*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49744*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49747*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49760*/       /*Scope*/ 24, /*->49785*/
/*49761*/         OPC_CheckPredicate, 129, // Predicate_COND_ULT
/*49763*/         OPC_MoveParent,
/*49764*/         OPC_CheckType, MVT::i1,
/*49766*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49769*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49772*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49785*/       /*Scope*/ 24, /*->49810*/
/*49786*/         OPC_CheckPredicate, 130, // Predicate_COND_UEQ
/*49788*/         OPC_MoveParent,
/*49789*/         OPC_CheckType, MVT::i1,
/*49791*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49794*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49797*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49810*/       /*Scope*/ 24, /*->49835*/
/*49811*/         OPC_CheckPredicate, 131, // Predicate_COND_ULE
/*49813*/         OPC_MoveParent,
/*49814*/         OPC_CheckType, MVT::i1,
/*49816*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49819*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49822*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49835*/       /*Scope*/ 24, /*->49860*/
/*49836*/         OPC_CheckPredicate, 132, // Predicate_COND_UGT
/*49838*/         OPC_MoveParent,
/*49839*/         OPC_CheckType, MVT::i1,
/*49841*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49844*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49847*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49860*/       /*Scope*/ 24, /*->49885*/
/*49861*/         OPC_CheckPredicate, 133, // Predicate_COND_UNE
/*49863*/         OPC_MoveParent,
/*49864*/         OPC_CheckType, MVT::i1,
/*49866*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49869*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49885*/       /*Scope*/ 24, /*->49910*/
/*49886*/         OPC_CheckPredicate, 134, // Predicate_COND_UGE
/*49888*/         OPC_MoveParent,
/*49889*/         OPC_CheckType, MVT::i1,
/*49891*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49894*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49897*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49910*/       /*Scope*/ 59|128,5/*699*/, /*->50611*/
/*49912*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*49914*/         OPC_MoveParent,
/*49915*/         OPC_CheckType, MVT::i1,
/*49917*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49920*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49923*/         OPC_Scope, 13, /*->49938*/ // 49 children in Scope
/*49925*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49938*/         /*Scope*/ 13, /*->49952*/
/*49939*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49952*/         /*Scope*/ 13, /*->49966*/
/*49953*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49966*/         /*Scope*/ 13, /*->49980*/
/*49967*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49980*/         /*Scope*/ 13, /*->49994*/
/*49981*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49994*/         /*Scope*/ 13, /*->50008*/
/*49995*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50008*/         /*Scope*/ 13, /*->50022*/
/*50009*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50022*/         /*Scope*/ 13, /*->50036*/
/*50023*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50036*/         /*Scope*/ 13, /*->50050*/
/*50037*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50050*/         /*Scope*/ 13, /*->50064*/
/*50051*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50064*/         /*Scope*/ 13, /*->50078*/
/*50065*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50078*/         /*Scope*/ 13, /*->50092*/
/*50079*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50092*/         /*Scope*/ 13, /*->50106*/
/*50093*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50106*/         /*Scope*/ 13, /*->50120*/
/*50107*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50120*/         /*Scope*/ 13, /*->50134*/
/*50121*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50134*/         /*Scope*/ 13, /*->50148*/
/*50135*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50148*/         /*Scope*/ 13, /*->50162*/
/*50149*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50162*/         /*Scope*/ 13, /*->50176*/
/*50163*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50176*/         /*Scope*/ 13, /*->50190*/
/*50177*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50190*/         /*Scope*/ 13, /*->50204*/
/*50191*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50204*/         /*Scope*/ 13, /*->50218*/
/*50205*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50218*/         /*Scope*/ 13, /*->50232*/
/*50219*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50232*/         /*Scope*/ 13, /*->50246*/
/*50233*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50246*/         /*Scope*/ 13, /*->50260*/
/*50247*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50260*/         /*Scope*/ 13, /*->50274*/
/*50261*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50274*/         /*Scope*/ 13, /*->50288*/
/*50275*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50288*/         /*Scope*/ 13, /*->50302*/
/*50289*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50302*/         /*Scope*/ 13, /*->50316*/
/*50303*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50316*/         /*Scope*/ 13, /*->50330*/
/*50317*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50330*/         /*Scope*/ 13, /*->50344*/
/*50331*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50344*/         /*Scope*/ 13, /*->50358*/
/*50345*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50358*/         /*Scope*/ 13, /*->50372*/
/*50359*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50372*/         /*Scope*/ 13, /*->50386*/
/*50373*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50386*/         /*Scope*/ 13, /*->50400*/
/*50387*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50400*/         /*Scope*/ 13, /*->50414*/
/*50401*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50414*/         /*Scope*/ 13, /*->50428*/
/*50415*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50428*/         /*Scope*/ 13, /*->50442*/
/*50429*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50442*/         /*Scope*/ 13, /*->50456*/
/*50443*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50456*/         /*Scope*/ 13, /*->50470*/
/*50457*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50470*/         /*Scope*/ 13, /*->50484*/
/*50471*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50484*/         /*Scope*/ 13, /*->50498*/
/*50485*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50498*/         /*Scope*/ 13, /*->50512*/
/*50499*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50512*/         /*Scope*/ 13, /*->50526*/
/*50513*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50526*/         /*Scope*/ 13, /*->50540*/
/*50527*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50540*/         /*Scope*/ 13, /*->50554*/
/*50541*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50554*/         /*Scope*/ 13, /*->50568*/
/*50555*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50568*/         /*Scope*/ 13, /*->50582*/
/*50569*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50582*/         /*Scope*/ 13, /*->50596*/
/*50583*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50596*/         /*Scope*/ 13, /*->50610*/
/*50597*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50610*/         0, /*End of Scope*/
/*50611*/       0, /*End of Scope*/
/*50612*/     /*Scope*/ 62|128,8/*1086*/, /*->51700*/
/*50614*/       OPC_CheckChild0Type, MVT::f64,
/*50616*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*50617*/       OPC_MoveChild, 2,
/*50619*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50622*/       OPC_Scope, 24, /*->50648*/ // 16 children in Scope
/*50624*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*50626*/         OPC_MoveParent,
/*50627*/         OPC_CheckType, MVT::i1,
/*50629*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50632*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50635*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50648*/       /*Scope*/ 24, /*->50673*/
/*50649*/         OPC_CheckPredicate, 124, // Predicate_COND_OLT
/*50651*/         OPC_MoveParent,
/*50652*/         OPC_CheckType, MVT::i1,
/*50654*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50657*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50660*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50673*/       /*Scope*/ 24, /*->50698*/
/*50674*/         OPC_CheckPredicate, 100, // Predicate_COND_OEQ
/*50676*/         OPC_MoveParent,
/*50677*/         OPC_CheckType, MVT::i1,
/*50679*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50682*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50685*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50698*/       /*Scope*/ 24, /*->50723*/
/*50699*/         OPC_CheckPredicate, 125, // Predicate_COND_OLE
/*50701*/         OPC_MoveParent,
/*50702*/         OPC_CheckType, MVT::i1,
/*50704*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50707*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50710*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50723*/       /*Scope*/ 24, /*->50748*/
/*50724*/         OPC_CheckPredicate, 101, // Predicate_COND_OGT
/*50726*/         OPC_MoveParent,
/*50727*/         OPC_CheckType, MVT::i1,
/*50729*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50732*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50735*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50748*/       /*Scope*/ 24, /*->50773*/
/*50749*/         OPC_CheckPredicate, 126, // Predicate_COND_ONE
/*50751*/         OPC_MoveParent,
/*50752*/         OPC_CheckType, MVT::i1,
/*50754*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50757*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50760*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50773*/       /*Scope*/ 24, /*->50798*/
/*50774*/         OPC_CheckPredicate, 102, // Predicate_COND_OGE
/*50776*/         OPC_MoveParent,
/*50777*/         OPC_CheckType, MVT::i1,
/*50779*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50782*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50785*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50798*/       /*Scope*/ 24, /*->50823*/
/*50799*/         OPC_CheckPredicate, 127, // Predicate_COND_O
/*50801*/         OPC_MoveParent,
/*50802*/         OPC_CheckType, MVT::i1,
/*50804*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50807*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50810*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50823*/       /*Scope*/ 24, /*->50848*/
/*50824*/         OPC_CheckPredicate, 128, // Predicate_COND_UO
/*50826*/         OPC_MoveParent,
/*50827*/         OPC_CheckType, MVT::i1,
/*50829*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50832*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50835*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50848*/       /*Scope*/ 24, /*->50873*/
/*50849*/         OPC_CheckPredicate, 129, // Predicate_COND_ULT
/*50851*/         OPC_MoveParent,
/*50852*/         OPC_CheckType, MVT::i1,
/*50854*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50857*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50860*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50873*/       /*Scope*/ 24, /*->50898*/
/*50874*/         OPC_CheckPredicate, 130, // Predicate_COND_UEQ
/*50876*/         OPC_MoveParent,
/*50877*/         OPC_CheckType, MVT::i1,
/*50879*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50882*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50885*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50898*/       /*Scope*/ 24, /*->50923*/
/*50899*/         OPC_CheckPredicate, 131, // Predicate_COND_ULE
/*50901*/         OPC_MoveParent,
/*50902*/         OPC_CheckType, MVT::i1,
/*50904*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50907*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50910*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50923*/       /*Scope*/ 24, /*->50948*/
/*50924*/         OPC_CheckPredicate, 132, // Predicate_COND_UGT
/*50926*/         OPC_MoveParent,
/*50927*/         OPC_CheckType, MVT::i1,
/*50929*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50932*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50935*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50948*/       /*Scope*/ 24, /*->50973*/
/*50949*/         OPC_CheckPredicate, 133, // Predicate_COND_UNE
/*50951*/         OPC_MoveParent,
/*50952*/         OPC_CheckType, MVT::i1,
/*50954*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50957*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50960*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50973*/       /*Scope*/ 24, /*->50998*/
/*50974*/         OPC_CheckPredicate, 134, // Predicate_COND_UGE
/*50976*/         OPC_MoveParent,
/*50977*/         OPC_CheckType, MVT::i1,
/*50979*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50982*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50998*/       /*Scope*/ 59|128,5/*699*/, /*->51699*/
/*51000*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*51002*/         OPC_MoveParent,
/*51003*/         OPC_CheckType, MVT::i1,
/*51005*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51008*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51011*/         OPC_Scope, 13, /*->51026*/ // 49 children in Scope
/*51013*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51026*/         /*Scope*/ 13, /*->51040*/
/*51027*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51040*/         /*Scope*/ 13, /*->51054*/
/*51041*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51054*/         /*Scope*/ 13, /*->51068*/
/*51055*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51068*/         /*Scope*/ 13, /*->51082*/
/*51069*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51082*/         /*Scope*/ 13, /*->51096*/
/*51083*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51096*/         /*Scope*/ 13, /*->51110*/
/*51097*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51110*/         /*Scope*/ 13, /*->51124*/
/*51111*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51124*/         /*Scope*/ 13, /*->51138*/
/*51125*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51138*/         /*Scope*/ 13, /*->51152*/
/*51139*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51152*/         /*Scope*/ 13, /*->51166*/
/*51153*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51166*/         /*Scope*/ 13, /*->51180*/
/*51167*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51180*/         /*Scope*/ 13, /*->51194*/
/*51181*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51194*/         /*Scope*/ 13, /*->51208*/
/*51195*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51208*/         /*Scope*/ 13, /*->51222*/
/*51209*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51222*/         /*Scope*/ 13, /*->51236*/
/*51223*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51236*/         /*Scope*/ 13, /*->51250*/
/*51237*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51250*/         /*Scope*/ 13, /*->51264*/
/*51251*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51264*/         /*Scope*/ 13, /*->51278*/
/*51265*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51278*/         /*Scope*/ 13, /*->51292*/
/*51279*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51292*/         /*Scope*/ 13, /*->51306*/
/*51293*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51306*/         /*Scope*/ 13, /*->51320*/
/*51307*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51320*/         /*Scope*/ 13, /*->51334*/
/*51321*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51334*/         /*Scope*/ 13, /*->51348*/
/*51335*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51348*/         /*Scope*/ 13, /*->51362*/
/*51349*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51362*/         /*Scope*/ 13, /*->51376*/
/*51363*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51376*/         /*Scope*/ 13, /*->51390*/
/*51377*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51390*/         /*Scope*/ 13, /*->51404*/
/*51391*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51404*/         /*Scope*/ 13, /*->51418*/
/*51405*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51418*/         /*Scope*/ 13, /*->51432*/
/*51419*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51432*/         /*Scope*/ 13, /*->51446*/
/*51433*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51446*/         /*Scope*/ 13, /*->51460*/
/*51447*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51460*/         /*Scope*/ 13, /*->51474*/
/*51461*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51474*/         /*Scope*/ 13, /*->51488*/
/*51475*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51488*/         /*Scope*/ 13, /*->51502*/
/*51489*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51502*/         /*Scope*/ 13, /*->51516*/
/*51503*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51516*/         /*Scope*/ 13, /*->51530*/
/*51517*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51530*/         /*Scope*/ 13, /*->51544*/
/*51531*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51544*/         /*Scope*/ 13, /*->51558*/
/*51545*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51558*/         /*Scope*/ 13, /*->51572*/
/*51559*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51572*/         /*Scope*/ 13, /*->51586*/
/*51573*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51586*/         /*Scope*/ 13, /*->51600*/
/*51587*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51600*/         /*Scope*/ 13, /*->51614*/
/*51601*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51614*/         /*Scope*/ 13, /*->51628*/
/*51615*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51628*/         /*Scope*/ 13, /*->51642*/
/*51629*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51642*/         /*Scope*/ 13, /*->51656*/
/*51643*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51656*/         /*Scope*/ 13, /*->51670*/
/*51657*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51670*/         /*Scope*/ 13, /*->51684*/
/*51671*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51684*/         /*Scope*/ 13, /*->51698*/
/*51685*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51698*/         0, /*End of Scope*/
/*51699*/       0, /*End of Scope*/
/*51700*/     /*Scope*/ 27|128,3/*411*/, /*->52113*/
/*51702*/       OPC_CheckChild0Type, MVT::i32,
/*51704*/       OPC_RecordChild1, // #1 = $src1
/*51705*/       OPC_MoveChild, 2,
/*51707*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51710*/       OPC_Scope, 14, /*->51726*/ // 15 children in Scope
/*51712*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*51714*/         OPC_MoveParent,
/*51715*/         OPC_CheckType, MVT::i1,
/*51717*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51726*/       /*Scope*/ 14, /*->51741*/
/*51727*/         OPC_CheckPredicate, 135, // Predicate_COND_SLT
/*51729*/         OPC_MoveParent,
/*51730*/         OPC_CheckType, MVT::i1,
/*51732*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51741*/       /*Scope*/ 14, /*->51756*/
/*51742*/         OPC_CheckPredicate, 106, // Predicate_COND_EQ
/*51744*/         OPC_MoveParent,
/*51745*/         OPC_CheckType, MVT::i1,
/*51747*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51756*/       /*Scope*/ 14, /*->51771*/
/*51757*/         OPC_CheckPredicate, 136, // Predicate_COND_SLE
/*51759*/         OPC_MoveParent,
/*51760*/         OPC_CheckType, MVT::i1,
/*51762*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51771*/       /*Scope*/ 14, /*->51786*/
/*51772*/         OPC_CheckPredicate, 108, // Predicate_COND_SGT
/*51774*/         OPC_MoveParent,
/*51775*/         OPC_CheckType, MVT::i1,
/*51777*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51786*/       /*Scope*/ 14, /*->51801*/
/*51787*/         OPC_CheckPredicate, 137, // Predicate_COND_NE
/*51789*/         OPC_MoveParent,
/*51790*/         OPC_CheckType, MVT::i1,
/*51792*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51801*/       /*Scope*/ 14, /*->51816*/
/*51802*/         OPC_CheckPredicate, 107, // Predicate_COND_SGE
/*51804*/         OPC_MoveParent,
/*51805*/         OPC_CheckType, MVT::i1,
/*51807*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51816*/       /*Scope*/ 107, /*->51924*/
/*51817*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*51819*/         OPC_MoveParent,
/*51820*/         OPC_CheckType, MVT::i1,
/*51822*/         OPC_Scope, 9, /*->51833*/ // 10 children in Scope
/*51824*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51833*/         /*Scope*/ 9, /*->51843*/
/*51834*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51843*/         /*Scope*/ 9, /*->51853*/
/*51844*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51853*/         /*Scope*/ 9, /*->51863*/
/*51854*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51863*/         /*Scope*/ 9, /*->51873*/
/*51864*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51873*/         /*Scope*/ 9, /*->51883*/
/*51874*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51883*/         /*Scope*/ 9, /*->51893*/
/*51884*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51893*/         /*Scope*/ 9, /*->51903*/
/*51894*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51903*/         /*Scope*/ 9, /*->51913*/
/*51904*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51913*/         /*Scope*/ 9, /*->51923*/
/*51914*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51923*/         0, /*End of Scope*/
/*51924*/       /*Scope*/ 14, /*->51939*/
/*51925*/         OPC_CheckPredicate, 129, // Predicate_COND_ULT
/*51927*/         OPC_MoveParent,
/*51928*/         OPC_CheckType, MVT::i1,
/*51930*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51939*/       /*Scope*/ 14, /*->51954*/
/*51940*/         OPC_CheckPredicate, 106, // Predicate_COND_EQ
/*51942*/         OPC_MoveParent,
/*51943*/         OPC_CheckType, MVT::i1,
/*51945*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51954*/       /*Scope*/ 14, /*->51969*/
/*51955*/         OPC_CheckPredicate, 131, // Predicate_COND_ULE
/*51957*/         OPC_MoveParent,
/*51958*/         OPC_CheckType, MVT::i1,
/*51960*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51969*/       /*Scope*/ 14, /*->51984*/
/*51970*/         OPC_CheckPredicate, 132, // Predicate_COND_UGT
/*51972*/         OPC_MoveParent,
/*51973*/         OPC_CheckType, MVT::i1,
/*51975*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51984*/       /*Scope*/ 14, /*->51999*/
/*51985*/         OPC_CheckPredicate, 137, // Predicate_COND_NE
/*51987*/         OPC_MoveParent,
/*51988*/         OPC_CheckType, MVT::i1,
/*51990*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51999*/       /*Scope*/ 14, /*->52014*/
/*52000*/         OPC_CheckPredicate, 134, // Predicate_COND_UGE
/*52002*/         OPC_MoveParent,
/*52003*/         OPC_CheckType, MVT::i1,
/*52005*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52014*/       /*Scope*/ 97, /*->52112*/
/*52015*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*52017*/         OPC_MoveParent,
/*52018*/         OPC_CheckType, MVT::i1,
/*52020*/         OPC_Scope, 9, /*->52031*/ // 9 children in Scope
/*52022*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52031*/         /*Scope*/ 9, /*->52041*/
/*52032*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52041*/         /*Scope*/ 9, /*->52051*/
/*52042*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52051*/         /*Scope*/ 9, /*->52061*/
/*52052*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52061*/         /*Scope*/ 9, /*->52071*/
/*52062*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52071*/         /*Scope*/ 9, /*->52081*/
/*52072*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52081*/         /*Scope*/ 9, /*->52091*/
/*52082*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52091*/         /*Scope*/ 9, /*->52101*/
/*52092*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52101*/         /*Scope*/ 9, /*->52111*/
/*52102*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52111*/         0, /*End of Scope*/
/*52112*/       0, /*End of Scope*/
/*52113*/     /*Scope*/ 27|128,3/*411*/, /*->52526*/
/*52115*/       OPC_CheckChild0Type, MVT::i64,
/*52117*/       OPC_RecordChild1, // #1 = $src1
/*52118*/       OPC_MoveChild, 2,
/*52120*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52123*/       OPC_Scope, 14, /*->52139*/ // 15 children in Scope
/*52125*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*52127*/         OPC_MoveParent,
/*52128*/         OPC_CheckType, MVT::i1,
/*52130*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52139*/       /*Scope*/ 14, /*->52154*/
/*52140*/         OPC_CheckPredicate, 135, // Predicate_COND_SLT
/*52142*/         OPC_MoveParent,
/*52143*/         OPC_CheckType, MVT::i1,
/*52145*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52154*/       /*Scope*/ 14, /*->52169*/
/*52155*/         OPC_CheckPredicate, 106, // Predicate_COND_EQ
/*52157*/         OPC_MoveParent,
/*52158*/         OPC_CheckType, MVT::i1,
/*52160*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52169*/       /*Scope*/ 14, /*->52184*/
/*52170*/         OPC_CheckPredicate, 136, // Predicate_COND_SLE
/*52172*/         OPC_MoveParent,
/*52173*/         OPC_CheckType, MVT::i1,
/*52175*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52184*/       /*Scope*/ 14, /*->52199*/
/*52185*/         OPC_CheckPredicate, 108, // Predicate_COND_SGT
/*52187*/         OPC_MoveParent,
/*52188*/         OPC_CheckType, MVT::i1,
/*52190*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52199*/       /*Scope*/ 14, /*->52214*/
/*52200*/         OPC_CheckPredicate, 137, // Predicate_COND_NE
/*52202*/         OPC_MoveParent,
/*52203*/         OPC_CheckType, MVT::i1,
/*52205*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52214*/       /*Scope*/ 14, /*->52229*/
/*52215*/         OPC_CheckPredicate, 107, // Predicate_COND_SGE
/*52217*/         OPC_MoveParent,
/*52218*/         OPC_CheckType, MVT::i1,
/*52220*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52229*/       /*Scope*/ 107, /*->52337*/
/*52230*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*52232*/         OPC_MoveParent,
/*52233*/         OPC_CheckType, MVT::i1,
/*52235*/         OPC_Scope, 9, /*->52246*/ // 10 children in Scope
/*52237*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52246*/         /*Scope*/ 9, /*->52256*/
/*52247*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52256*/         /*Scope*/ 9, /*->52266*/
/*52257*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52266*/         /*Scope*/ 9, /*->52276*/
/*52267*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52276*/         /*Scope*/ 9, /*->52286*/
/*52277*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52286*/         /*Scope*/ 9, /*->52296*/
/*52287*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52296*/         /*Scope*/ 9, /*->52306*/
/*52297*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52306*/         /*Scope*/ 9, /*->52316*/
/*52307*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52316*/         /*Scope*/ 9, /*->52326*/
/*52317*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52326*/         /*Scope*/ 9, /*->52336*/
/*52327*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52336*/         0, /*End of Scope*/
/*52337*/       /*Scope*/ 14, /*->52352*/
/*52338*/         OPC_CheckPredicate, 129, // Predicate_COND_ULT
/*52340*/         OPC_MoveParent,
/*52341*/         OPC_CheckType, MVT::i1,
/*52343*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52352*/       /*Scope*/ 14, /*->52367*/
/*52353*/         OPC_CheckPredicate, 106, // Predicate_COND_EQ
/*52355*/         OPC_MoveParent,
/*52356*/         OPC_CheckType, MVT::i1,
/*52358*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52367*/       /*Scope*/ 14, /*->52382*/
/*52368*/         OPC_CheckPredicate, 131, // Predicate_COND_ULE
/*52370*/         OPC_MoveParent,
/*52371*/         OPC_CheckType, MVT::i1,
/*52373*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52382*/       /*Scope*/ 14, /*->52397*/
/*52383*/         OPC_CheckPredicate, 132, // Predicate_COND_UGT
/*52385*/         OPC_MoveParent,
/*52386*/         OPC_CheckType, MVT::i1,
/*52388*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52397*/       /*Scope*/ 14, /*->52412*/
/*52398*/         OPC_CheckPredicate, 137, // Predicate_COND_NE
/*52400*/         OPC_MoveParent,
/*52401*/         OPC_CheckType, MVT::i1,
/*52403*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52412*/       /*Scope*/ 14, /*->52427*/
/*52413*/         OPC_CheckPredicate, 134, // Predicate_COND_UGE
/*52415*/         OPC_MoveParent,
/*52416*/         OPC_CheckType, MVT::i1,
/*52418*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52427*/       /*Scope*/ 97, /*->52525*/
/*52428*/         OPC_CheckPredicate, 123, // Predicate_COND_NULL
/*52430*/         OPC_MoveParent,
/*52431*/         OPC_CheckType, MVT::i1,
/*52433*/         OPC_Scope, 9, /*->52444*/ // 9 children in Scope
/*52435*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52444*/         /*Scope*/ 9, /*->52454*/
/*52445*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52454*/         /*Scope*/ 9, /*->52464*/
/*52455*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52464*/         /*Scope*/ 9, /*->52474*/
/*52465*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52474*/         /*Scope*/ 9, /*->52484*/
/*52475*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52484*/         /*Scope*/ 9, /*->52494*/
/*52485*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52494*/         /*Scope*/ 9, /*->52504*/
/*52495*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52504*/         /*Scope*/ 9, /*->52514*/
/*52505*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52514*/         /*Scope*/ 9, /*->52524*/
/*52515*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52524*/         0, /*End of Scope*/
/*52525*/       0, /*End of Scope*/
/*52526*/     0, /*End of Scope*/
/*52527*/   /*SwitchOpcode*/ 71, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->52601
/*52530*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*52531*/     OPC_CheckType, MVT::i1,
/*52533*/     OPC_Scope, 32, /*->52567*/ // 2 children in Scope
/*52535*/       OPC_CheckChild0Type, MVT::f32,
/*52537*/       OPC_RecordChild1, // #1 = $src1
/*52538*/       OPC_CheckChild1Type, MVT::i32,
/*52540*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*52543*/       OPC_Scope, 10, /*->52555*/ // 2 children in Scope
/*52545*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*52555*/       /*Scope*/ 10, /*->52566*/
/*52556*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*52566*/       0, /*End of Scope*/
/*52567*/     /*Scope*/ 32, /*->52600*/
/*52568*/       OPC_CheckChild0Type, MVT::f64,
/*52570*/       OPC_RecordChild1, // #1 = $src1
/*52571*/       OPC_CheckChild1Type, MVT::i32,
/*52573*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*52576*/       OPC_Scope, 10, /*->52588*/ // 2 children in Scope
/*52578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*52588*/       /*Scope*/ 10, /*->52599*/
/*52589*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*52599*/       0, /*End of Scope*/
/*52600*/     0, /*End of Scope*/
/*52601*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_TO_FP16),// ->52623
/*52604*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*52605*/     OPC_CheckChild0Type, MVT::f32,
/*52607*/     OPC_CheckType, MVT::i32,
/*52609*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*52612*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*52623*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMIN3),// ->52643
/*52626*/     OPC_RecordChild0, // #0 = $src0
/*52627*/     OPC_RecordChild1, // #1 = $src1
/*52628*/     OPC_RecordChild2, // #2 = $src2
/*52629*/     OPC_CheckChild2Type, MVT::i32,
/*52631*/     OPC_CheckType, MVT::i32,
/*52633*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52643*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMIN3),// ->52663
/*52646*/     OPC_RecordChild0, // #0 = $src0
/*52647*/     OPC_RecordChild1, // #1 = $src1
/*52648*/     OPC_RecordChild2, // #2 = $src2
/*52649*/     OPC_CheckChild2Type, MVT::i32,
/*52651*/     OPC_CheckType, MVT::i32,
/*52653*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52663*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMAX3),// ->52683
/*52666*/     OPC_RecordChild0, // #0 = $src0
/*52667*/     OPC_RecordChild1, // #1 = $src1
/*52668*/     OPC_RecordChild2, // #2 = $src2
/*52669*/     OPC_CheckChild2Type, MVT::i32,
/*52671*/     OPC_CheckType, MVT::i32,
/*52673*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52683*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMAX3),// ->52703
/*52686*/     OPC_RecordChild0, // #0 = $src0
/*52687*/     OPC_RecordChild1, // #1 = $src1
/*52688*/     OPC_RecordChild2, // #2 = $src2
/*52689*/     OPC_CheckChild2Type, MVT::i32,
/*52691*/     OPC_CheckType, MVT::i32,
/*52693*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52703*/   /*SwitchOpcode*/ 3|128,2/*259*/, TARGET_VAL(ISD::FMAD),// ->52966
/*52707*/     OPC_RecordChild0, // #0 = $VOP3NoMods0:src0:src0_modifiers:clamp:omod
/*52708*/     OPC_RecordChild1, // #1 = $VOP3NoMods:src1:src1_modifiers
/*52709*/     OPC_RecordChild2, // #2 = $VOP3NoMods:src2:src2_modifiers
/*52710*/     OPC_CheckType, MVT::f32,
/*52712*/     OPC_Scope, 26, /*->52740*/ // 4 children in Scope
/*52714*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52716*/       OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*52719*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*52722*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*52725*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3NoMods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                // Dst: (V_MAC_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, ?:i32:$src2_modifiers, ?:f32:$src2, ?:i1:$clamp, ?:i32:$omod)
/*52740*/     /*Scope*/ 99, /*->52840*/
/*52741*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*52743*/       OPC_EmitInteger, MVT::i32, 0, 
/*52746*/       OPC_EmitInteger, MVT::i32, 0, 
/*52749*/       OPC_EmitInteger, MVT::i32, 0, 
/*52752*/       OPC_EmitInteger, MVT::i32, 0, 
/*52755*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52767*/       OPC_EmitInteger, MVT::i32, 0, 
/*52770*/       OPC_EmitInteger, MVT::i32, 0, 
/*52773*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52785*/       OPC_EmitInteger, MVT::i32, 0, 
/*52788*/       OPC_EmitInteger, MVT::i32, 0, 
/*52791*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52803*/       OPC_EmitInteger, MVT::i32, 1, 
/*52806*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52809*/       OPC_EmitInteger, MVT::i32, 0, 
/*52812*/       OPC_EmitInteger, MVT::i32, 0, 
/*52815*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52840*/     /*Scope*/ 99, /*->52940*/
/*52841*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*52843*/       OPC_EmitInteger, MVT::i32, 0, 
/*52846*/       OPC_EmitInteger, MVT::i32, 0, 
/*52849*/       OPC_EmitInteger, MVT::i32, 0, 
/*52852*/       OPC_EmitInteger, MVT::i32, 0, 
/*52855*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52867*/       OPC_EmitInteger, MVT::i32, 0, 
/*52870*/       OPC_EmitInteger, MVT::i32, 0, 
/*52873*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52885*/       OPC_EmitInteger, MVT::i32, 0, 
/*52888*/       OPC_EmitInteger, MVT::i32, 0, 
/*52891*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52903*/       OPC_EmitInteger, MVT::i32, 1, 
/*52906*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*52909*/       OPC_EmitInteger, MVT::i32, 0, 
/*52912*/       OPC_EmitInteger, MVT::i32, 0, 
/*52915*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*52940*/     /*Scope*/ 24, /*->52965*/
/*52941*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*52944*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*52947*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*52950*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*52965*/     0, /*End of Scope*/
/*52966*/   /*SwitchOpcode*/ 115|128,3/*499*/, TARGET_VAL(ISD::FADD),// ->53469
/*52970*/     OPC_Scope, 39, /*->53011*/ // 5 children in Scope
/*52972*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*52973*/       OPC_MoveChild, 1,
/*52975*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52978*/       OPC_MoveChild, 0,
/*52980*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*52983*/       OPC_CheckChild0Same, 0,
/*52985*/       OPC_MoveParent,
/*52986*/       OPC_MoveParent,
/*52987*/       OPC_CheckType, MVT::f64,
/*52989*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*52991*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*52994*/       OPC_EmitInteger, MVT::i1, 0, 
/*52997*/       OPC_EmitInteger, MVT::i32, 0, 
/*53000*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*53011*/     /*Scope*/ 39, /*->53051*/
/*53012*/       OPC_MoveChild, 0,
/*53014*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53017*/       OPC_MoveChild, 0,
/*53019*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53022*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53023*/       OPC_MoveParent,
/*53024*/       OPC_MoveParent,
/*53025*/       OPC_CheckChild1Same, 0,
/*53027*/       OPC_CheckType, MVT::f64,
/*53029*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53031*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53034*/       OPC_EmitInteger, MVT::i1, 0, 
/*53037*/       OPC_EmitInteger, MVT::i32, 0, 
/*53040*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*53051*/     /*Scope*/ 109, /*->53161*/
/*53052*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53053*/       OPC_MoveChild, 1,
/*53055*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53058*/       OPC_MoveChild, 0,
/*53060*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53063*/       OPC_CheckChild0Same, 0,
/*53065*/       OPC_MoveParent,
/*53066*/       OPC_MoveParent,
/*53067*/       OPC_CheckType, MVT::f64,
/*53069*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53071*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53074*/       OPC_EmitInteger, MVT::i32, 0, 
/*53077*/       OPC_EmitInteger, MVT::i1, 0, 
/*53080*/       OPC_EmitInteger, MVT::i32, 0, 
/*53083*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53094*/       OPC_EmitInteger, MVT::i32, 0, 
/*53097*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53108*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53116*/       OPC_EmitInteger, MVT::i1, 0, 
/*53119*/       OPC_EmitInteger, MVT::i32, 0, 
/*53122*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53135*/       OPC_EmitInteger, MVT::i32, 0, 
/*53138*/       OPC_EmitInteger, MVT::i32, 3, 
/*53141*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53151*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 12, 1, 15, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53161*/     /*Scope*/ 109, /*->53271*/
/*53162*/       OPC_MoveChild, 0,
/*53164*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53167*/       OPC_MoveChild, 0,
/*53169*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53172*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53173*/       OPC_MoveParent,
/*53174*/       OPC_MoveParent,
/*53175*/       OPC_CheckChild1Same, 0,
/*53177*/       OPC_CheckType, MVT::f64,
/*53179*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53181*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53184*/       OPC_EmitInteger, MVT::i32, 0, 
/*53187*/       OPC_EmitInteger, MVT::i1, 0, 
/*53190*/       OPC_EmitInteger, MVT::i32, 0, 
/*53193*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53204*/       OPC_EmitInteger, MVT::i32, 0, 
/*53207*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53218*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53226*/       OPC_EmitInteger, MVT::i1, 0, 
/*53229*/       OPC_EmitInteger, MVT::i32, 0, 
/*53232*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53245*/       OPC_EmitInteger, MVT::i32, 0, 
/*53248*/       OPC_EmitInteger, MVT::i32, 3, 
/*53251*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53261*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 12, 1, 15, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53271*/     /*Scope*/ 67|128,1/*195*/, /*->53468*/
/*53273*/       OPC_RecordChild0, // #0 = $src0
/*53274*/       OPC_RecordChild1, // #1 = $src1
/*53275*/       OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->53423
/*53279*/         OPC_Scope, 101, /*->53382*/ // 3 children in Scope
/*53281*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53283*/           OPC_EmitInteger, MVT::i32, 0, 
/*53286*/           OPC_EmitInteger, MVT::i32, 0, 
/*53289*/           OPC_EmitInteger, MVT::i32, 1, 
/*53292*/           OPC_EmitInteger, MVT::i32, 0, 
/*53295*/           OPC_EmitInteger, MVT::i32, 0, 
/*53298*/           OPC_EmitInteger, MVT::i32, 0, 
/*53301*/           OPC_EmitInteger, MVT::i32, 0, 
/*53304*/           OPC_EmitInteger, MVT::i32, 0, 
/*53307*/           OPC_EmitInteger, MVT::i32, 0, 
/*53310*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53322*/           OPC_EmitInteger, MVT::i32, 0, 
/*53325*/           OPC_EmitInteger, MVT::i32, 0, 
/*53328*/           OPC_EmitInteger, MVT::i32, 0, 
/*53331*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53343*/           OPC_EmitInteger, MVT::i32, 1, 
/*53346*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53349*/           OPC_EmitInteger, MVT::i32, 0, 
/*53352*/           OPC_EmitInteger, MVT::i32, 0, 
/*53355*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*53382*/         /*Scope*/ 19, /*->53402*/
/*53383*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53386*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53389*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53402*/         /*Scope*/ 19, /*->53422*/
/*53403*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53406*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53409*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53422*/         0, /*End of Scope*/
/*53423*/       /*SwitchType*/ 42, MVT::f64,// ->53467
/*53425*/         OPC_Scope, 19, /*->53446*/ // 2 children in Scope
/*53427*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53430*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53433*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53446*/         /*Scope*/ 19, /*->53466*/
/*53447*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53450*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53453*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53466*/         0, /*End of Scope*/
/*53467*/       0, // EndSwitchType
/*53468*/     0, /*End of Scope*/
/*53469*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::FSUB),// ->53531
/*53472*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53473*/     OPC_Scope, 32, /*->53507*/ // 2 children in Scope
/*53475*/       OPC_MoveChild, 1,
/*53477*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53480*/       OPC_CheckChild0Same, 0,
/*53482*/       OPC_MoveParent,
/*53483*/       OPC_CheckType, MVT::f32,
/*53485*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53487*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53490*/       OPC_EmitInteger, MVT::i1, 0, 
/*53493*/       OPC_EmitInteger, MVT::i32, 0, 
/*53496*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*53507*/     /*Scope*/ 22, /*->53530*/
/*53508*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*53509*/       OPC_CheckType, MVT::f32,
/*53511*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53514*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53517*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53530*/     0, /*End of Scope*/
/*53531*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::CLAMP),// ->53594
/*53534*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*53535*/     OPC_MoveChild, 1,
/*53537*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53540*/     OPC_CheckPredicate, 105, // Predicate_FP_ZERO
/*53542*/     OPC_MoveParent,
/*53543*/     OPC_MoveChild, 2,
/*53545*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53548*/     OPC_CheckPredicate, 104, // Predicate_FP_ONE
/*53550*/     OPC_MoveParent,
/*53551*/     OPC_CheckType, MVT::f32,
/*53553*/     OPC_Scope, 27, /*->53582*/ // 2 children in Scope
/*53555*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53557*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*53560*/       OPC_EmitInteger, MVT::i32, 0, 
/*53563*/       OPC_EmitInteger, MVT::i32, 0, 
/*53566*/       OPC_EmitInteger, MVT::i1, 1, 
/*53569*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*53582*/     /*Scope*/ 10, /*->53593*/
/*53583*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53585*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*53593*/     0, /*End of Scope*/
/*53594*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->53645
/*53597*/     OPC_CaptureGlueInput,
/*53598*/     OPC_RecordChild0, // #0 = $src0
/*53599*/     OPC_MoveChild, 0,
/*53601*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53604*/     OPC_CheckType, MVT::i32,
/*53606*/     OPC_MoveParent,
/*53607*/     OPC_RecordChild1, // #1 = $attr_chan
/*53608*/     OPC_MoveChild, 1,
/*53610*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53613*/     OPC_CheckType, MVT::i32,
/*53615*/     OPC_MoveParent,
/*53616*/     OPC_RecordChild2, // #2 = $attr
/*53617*/     OPC_MoveChild, 2,
/*53619*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53622*/     OPC_CheckType, MVT::i32,
/*53624*/     OPC_MoveParent,
/*53625*/     OPC_CheckType, MVT::f32,
/*53627*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*53629*/     OPC_EmitConvertToTarget, 0,
/*53631*/     OPC_EmitConvertToTarget, 1,
/*53633*/     OPC_EmitConvertToTarget, 2,
/*53635*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53645*/   /*SwitchOpcode*/ 97|128,1/*225*/, TARGET_VAL(ISD::FFLOOR),// ->53874
/*53649*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53650*/     OPC_SwitchType /*2 cases */, 4|128,1/*132*/, MVT::f64,// ->53786
/*53654*/       OPC_Scope, 114, /*->53770*/ // 2 children in Scope
/*53656*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53658*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53661*/         OPC_EmitInteger, MVT::i32, 1, 
/*53664*/         OPC_EmitInteger, MVT::i32, 0, 
/*53667*/         OPC_EmitInteger, MVT::i1, 0, 
/*53670*/         OPC_EmitInteger, MVT::i32, 0, 
/*53673*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*53684*/         OPC_EmitInteger, MVT::i32, 0, 
/*53687*/         OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53698*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*53706*/         OPC_EmitInteger, MVT::i1, 0, 
/*53709*/         OPC_EmitInteger, MVT::i32, 0, 
/*53712*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      1/*#VTs*/, MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*53725*/         OPC_EmitInteger, MVT::i32, 0, 
/*53728*/         OPC_EmitInteger, MVT::i32, 3, 
/*53731*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*53741*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*53751*/         OPC_EmitInteger, MVT::i1, 0, 
/*53754*/         OPC_EmitInteger, MVT::i32, 0, 
/*53757*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*53770*/       /*Scope*/ 14, /*->53785*/
/*53771*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53774*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53785*/       0, /*End of Scope*/
/*53786*/     /*SwitchType*/ 85, MVT::f32,// ->53873
/*53788*/       OPC_Scope, 67, /*->53857*/ // 2 children in Scope
/*53790*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53792*/         OPC_EmitInteger, MVT::i32, 1, 
/*53795*/         OPC_EmitInteger, MVT::i32, 0, 
/*53798*/         OPC_EmitInteger, MVT::i32, 0, 
/*53801*/         OPC_EmitInteger, MVT::i32, 0, 
/*53804*/         OPC_EmitInteger, MVT::i32, 0, 
/*53807*/         OPC_EmitInteger, MVT::i32, 0, 
/*53810*/         OPC_EmitInteger, MVT::i32, 0, 
/*53813*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53825*/         OPC_EmitInteger, MVT::i32, 1, 
/*53828*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53831*/         OPC_EmitInteger, MVT::i32, 0, 
/*53834*/         OPC_EmitInteger, MVT::i32, 0, 
/*53837*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*53857*/       /*Scope*/ 14, /*->53872*/
/*53858*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53861*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53872*/       0, /*End of Scope*/
/*53873*/     0, // EndSwitchType
/*53874*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->53937
/*53877*/     OPC_CaptureGlueInput,
/*53878*/     OPC_RecordChild0, // #0 = $i
/*53879*/     OPC_CheckChild0Type, MVT::i32,
/*53881*/     OPC_RecordChild1, // #1 = $attr_chan
/*53882*/     OPC_MoveChild, 1,
/*53884*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53887*/     OPC_CheckType, MVT::i32,
/*53889*/     OPC_MoveParent,
/*53890*/     OPC_RecordChild2, // #2 = $attr
/*53891*/     OPC_MoveChild, 2,
/*53893*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53896*/     OPC_CheckType, MVT::i32,
/*53898*/     OPC_MoveParent,
/*53899*/     OPC_CheckType, MVT::f32,
/*53901*/     OPC_Scope, 16, /*->53919*/ // 2 children in Scope
/*53903*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 32)
/*53905*/       OPC_EmitConvertToTarget, 1,
/*53907*/       OPC_EmitConvertToTarget, 2,
/*53909*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53919*/     /*Scope*/ 16, /*->53936*/
/*53920*/       OPC_CheckPatternPredicate, 13, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 16)
/*53922*/       OPC_EmitConvertToTarget, 1,
/*53924*/       OPC_EmitConvertToTarget, 2,
/*53926*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53936*/     0, /*End of Scope*/
/*53937*/   /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->53984
/*53940*/     OPC_CaptureGlueInput,
/*53941*/     OPC_RecordChild0, // #0 = $src0
/*53942*/     OPC_CheckChild0Type, MVT::f32,
/*53944*/     OPC_RecordChild1, // #1 = $j
/*53945*/     OPC_CheckChild1Type, MVT::i32,
/*53947*/     OPC_RecordChild2, // #2 = $attr_chan
/*53948*/     OPC_MoveChild, 2,
/*53950*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53953*/     OPC_CheckType, MVT::i32,
/*53955*/     OPC_MoveParent,
/*53956*/     OPC_RecordChild3, // #3 = $attr
/*53957*/     OPC_MoveChild, 3,
/*53959*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53962*/     OPC_CheckType, MVT::i32,
/*53964*/     OPC_MoveParent,
/*53965*/     OPC_CheckType, MVT::f32,
/*53967*/     OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true)
/*53969*/     OPC_EmitConvertToTarget, 2,
/*53971*/     OPC_EmitConvertToTarget, 3,
/*53973*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53984*/   /*SwitchOpcode*/ 106, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->54093
/*53987*/     OPC_RecordMemRef,
/*53988*/     OPC_RecordChild0, // #0 = $sbase
/*53989*/     OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*53990*/     OPC_Scope, 30, /*->54022*/ // 4 children in Scope
/*53992*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53994*/       OPC_Scope, 12, /*->54008*/ // 2 children in Scope
/*53996*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectSMRDBufferImm:$ #2
/*53999*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 9
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*54008*/       /*Scope*/ 12, /*->54021*/
/*54009*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*54012*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 9
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*54021*/       0, /*End of Scope*/
/*54022*/     /*Scope*/ 14, /*->54037*/
/*54023*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*54025*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*54028*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 9
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*54037*/     /*Scope*/ 22, /*->54060*/
/*54038*/       OPC_MoveChild, 1,
/*54040*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54043*/       OPC_CheckPredicate, 138, // Predicate_IMM20bit
/*54045*/       OPC_MoveParent,
/*54046*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*54048*/       OPC_EmitNodeXForm, 4, 1, // as_i32imm
/*54051*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset))
/*54060*/     /*Scope*/ 31, /*->54092*/
/*54061*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54063*/       OPC_EmitInteger, MVT::i32, 0, 
/*54066*/       OPC_EmitInteger, MVT::i16, 0, 
/*54069*/       OPC_EmitInteger, MVT::i1, 0, 
/*54072*/       OPC_EmitInteger, MVT::i1, 0, 
/*54075*/       OPC_EmitInteger, MVT::i1, 0, 
/*54078*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*54092*/     0, /*End of Scope*/
/*54093*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FDIV),// ->54830
/*54097*/     OPC_Scope, 89|128,1/*217*/, /*->54317*/ // 2 children in Scope
/*54100*/       OPC_MoveChild, 0,
/*54102*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*54105*/       OPC_CheckPredicate, 104, // Predicate_FP_ONE
/*54107*/       OPC_MoveParent,
/*54108*/       OPC_RecordChild1, // #0 = $src
/*54109*/       OPC_CheckType, MVT::f32,
/*54111*/       OPC_Scope, 67, /*->54180*/ // 3 children in Scope
/*54113*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54115*/         OPC_EmitInteger, MVT::i32, 1, 
/*54118*/         OPC_EmitInteger, MVT::i32, 0, 
/*54121*/         OPC_EmitInteger, MVT::i32, 0, 
/*54124*/         OPC_EmitInteger, MVT::i32, 0, 
/*54127*/         OPC_EmitInteger, MVT::i32, 0, 
/*54130*/         OPC_EmitInteger, MVT::i32, 0, 
/*54133*/         OPC_EmitInteger, MVT::i32, 0, 
/*54136*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54148*/         OPC_EmitInteger, MVT::i32, 1, 
/*54151*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54154*/         OPC_EmitInteger, MVT::i32, 0, 
/*54157*/         OPC_EmitInteger, MVT::i32, 0, 
/*54160*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*54180*/       /*Scope*/ 67, /*->54248*/
/*54181*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54183*/         OPC_EmitInteger, MVT::i32, 1, 
/*54186*/         OPC_EmitInteger, MVT::i32, 0, 
/*54189*/         OPC_EmitInteger, MVT::i32, 0, 
/*54192*/         OPC_EmitInteger, MVT::i32, 0, 
/*54195*/         OPC_EmitInteger, MVT::i32, 0, 
/*54198*/         OPC_EmitInteger, MVT::i32, 0, 
/*54201*/         OPC_EmitInteger, MVT::i32, 0, 
/*54204*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54216*/         OPC_EmitInteger, MVT::i32, 1, 
/*54219*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54222*/         OPC_EmitInteger, MVT::i32, 0, 
/*54225*/         OPC_EmitInteger, MVT::i32, 0, 
/*54228*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*54248*/       /*Scope*/ 67, /*->54316*/
/*54249*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*54251*/         OPC_EmitInteger, MVT::i32, 1, 
/*54254*/         OPC_EmitInteger, MVT::i32, 0, 
/*54257*/         OPC_EmitInteger, MVT::i32, 0, 
/*54260*/         OPC_EmitInteger, MVT::i32, 0, 
/*54263*/         OPC_EmitInteger, MVT::i32, 0, 
/*54266*/         OPC_EmitInteger, MVT::i32, 0, 
/*54269*/         OPC_EmitInteger, MVT::i32, 0, 
/*54272*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54284*/         OPC_EmitInteger, MVT::i32, 1, 
/*54287*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54290*/         OPC_EmitInteger, MVT::i32, 0, 
/*54293*/         OPC_EmitInteger, MVT::i32, 0, 
/*54296*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*54316*/       0, /*End of Scope*/
/*54317*/     /*Scope*/ 126|128,3/*510*/, /*->54829*/
/*54319*/       OPC_RecordChild0, // #0 = $src0
/*54320*/       OPC_RecordChild1, // #1 = $src1
/*54321*/       OPC_CheckType, MVT::f32,
/*54323*/       OPC_Scope, 38|128,1/*166*/, /*->54492*/ // 3 children in Scope
/*54326*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54328*/         OPC_EmitInteger, MVT::i32, 0, 
/*54331*/         OPC_EmitInteger, MVT::i32, 0, 
/*54334*/         OPC_EmitInteger, MVT::i32, 1, 
/*54337*/         OPC_EmitInteger, MVT::i32, 0, 
/*54340*/         OPC_EmitInteger, MVT::i32, 0, 
/*54343*/         OPC_EmitInteger, MVT::i32, 0, 
/*54346*/         OPC_EmitInteger, MVT::i32, 0, 
/*54349*/         OPC_EmitInteger, MVT::i32, 0, 
/*54352*/         OPC_EmitInteger, MVT::i32, 0, 
/*54355*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54367*/         OPC_EmitInteger, MVT::i32, 1, 
/*54370*/         OPC_EmitInteger, MVT::i32, 0, 
/*54373*/         OPC_EmitInteger, MVT::i32, 0, 
/*54376*/         OPC_EmitInteger, MVT::i32, 0, 
/*54379*/         OPC_EmitInteger, MVT::i32, 0, 
/*54382*/         OPC_EmitInteger, MVT::i32, 0, 
/*54385*/         OPC_EmitInteger, MVT::i32, 0, 
/*54388*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54400*/         OPC_EmitInteger, MVT::i32, 1, 
/*54403*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54406*/         OPC_EmitInteger, MVT::i32, 0, 
/*54409*/         OPC_EmitInteger, MVT::i32, 0, 
/*54412*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54432*/         OPC_EmitInteger, MVT::i32, 0, 
/*54435*/         OPC_EmitInteger, MVT::i32, 0, 
/*54438*/         OPC_EmitInteger, MVT::i32, 0, 
/*54441*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54453*/         OPC_EmitInteger, MVT::i32, 1, 
/*54456*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54459*/         OPC_EmitInteger, MVT::i32, 0, 
/*54462*/         OPC_EmitInteger, MVT::i32, 0, 
/*54465*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*54492*/       /*Scope*/ 38|128,1/*166*/, /*->54660*/
/*54494*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54496*/         OPC_EmitInteger, MVT::i32, 0, 
/*54499*/         OPC_EmitInteger, MVT::i32, 0, 
/*54502*/         OPC_EmitInteger, MVT::i32, 1, 
/*54505*/         OPC_EmitInteger, MVT::i32, 0, 
/*54508*/         OPC_EmitInteger, MVT::i32, 0, 
/*54511*/         OPC_EmitInteger, MVT::i32, 0, 
/*54514*/         OPC_EmitInteger, MVT::i32, 0, 
/*54517*/         OPC_EmitInteger, MVT::i32, 0, 
/*54520*/         OPC_EmitInteger, MVT::i32, 0, 
/*54523*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54535*/         OPC_EmitInteger, MVT::i32, 1, 
/*54538*/         OPC_EmitInteger, MVT::i32, 0, 
/*54541*/         OPC_EmitInteger, MVT::i32, 0, 
/*54544*/         OPC_EmitInteger, MVT::i32, 0, 
/*54547*/         OPC_EmitInteger, MVT::i32, 0, 
/*54550*/         OPC_EmitInteger, MVT::i32, 0, 
/*54553*/         OPC_EmitInteger, MVT::i32, 0, 
/*54556*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54568*/         OPC_EmitInteger, MVT::i32, 1, 
/*54571*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54574*/         OPC_EmitInteger, MVT::i32, 0, 
/*54577*/         OPC_EmitInteger, MVT::i32, 0, 
/*54580*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54600*/         OPC_EmitInteger, MVT::i32, 0, 
/*54603*/         OPC_EmitInteger, MVT::i32, 0, 
/*54606*/         OPC_EmitInteger, MVT::i32, 0, 
/*54609*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54621*/         OPC_EmitInteger, MVT::i32, 1, 
/*54624*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54627*/         OPC_EmitInteger, MVT::i32, 0, 
/*54630*/         OPC_EmitInteger, MVT::i32, 0, 
/*54633*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*54660*/       /*Scope*/ 38|128,1/*166*/, /*->54828*/
/*54662*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*54664*/         OPC_EmitInteger, MVT::i32, 0, 
/*54667*/         OPC_EmitInteger, MVT::i32, 0, 
/*54670*/         OPC_EmitInteger, MVT::i32, 1, 
/*54673*/         OPC_EmitInteger, MVT::i32, 0, 
/*54676*/         OPC_EmitInteger, MVT::i32, 0, 
/*54679*/         OPC_EmitInteger, MVT::i32, 0, 
/*54682*/         OPC_EmitInteger, MVT::i32, 0, 
/*54685*/         OPC_EmitInteger, MVT::i32, 0, 
/*54688*/         OPC_EmitInteger, MVT::i32, 0, 
/*54691*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54703*/         OPC_EmitInteger, MVT::i32, 1, 
/*54706*/         OPC_EmitInteger, MVT::i32, 0, 
/*54709*/         OPC_EmitInteger, MVT::i32, 0, 
/*54712*/         OPC_EmitInteger, MVT::i32, 0, 
/*54715*/         OPC_EmitInteger, MVT::i32, 0, 
/*54718*/         OPC_EmitInteger, MVT::i32, 0, 
/*54721*/         OPC_EmitInteger, MVT::i32, 0, 
/*54724*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54736*/         OPC_EmitInteger, MVT::i32, 1, 
/*54739*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54742*/         OPC_EmitInteger, MVT::i32, 0, 
/*54745*/         OPC_EmitInteger, MVT::i32, 0, 
/*54748*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54768*/         OPC_EmitInteger, MVT::i32, 0, 
/*54771*/         OPC_EmitInteger, MVT::i32, 0, 
/*54774*/         OPC_EmitInteger, MVT::i32, 0, 
/*54777*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54789*/         OPC_EmitInteger, MVT::i32, 1, 
/*54792*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54795*/         OPC_EmitInteger, MVT::i32, 0, 
/*54798*/         OPC_EmitInteger, MVT::i32, 0, 
/*54801*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*54828*/       0, /*End of Scope*/
/*54829*/     0, /*End of Scope*/
/*54830*/   /*SwitchOpcode*/ 106|128,3/*490*/, TARGET_VAL(AMDGPUISD::RCP),// ->55324
/*54834*/     OPC_Scope, 113|128,1/*241*/, /*->55078*/ // 2 children in Scope
/*54837*/       OPC_MoveChild, 0,
/*54839*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*54842*/       OPC_RecordChild0, // #0 = $src
/*54843*/       OPC_MoveParent,
/*54844*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->55065
/*54848*/         OPC_Scope, 67, /*->54917*/ // 4 children in Scope
/*54850*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54852*/           OPC_EmitInteger, MVT::i32, 1, 
/*54855*/           OPC_EmitInteger, MVT::i32, 0, 
/*54858*/           OPC_EmitInteger, MVT::i32, 0, 
/*54861*/           OPC_EmitInteger, MVT::i32, 0, 
/*54864*/           OPC_EmitInteger, MVT::i32, 0, 
/*54867*/           OPC_EmitInteger, MVT::i32, 0, 
/*54870*/           OPC_EmitInteger, MVT::i32, 0, 
/*54873*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54885*/           OPC_EmitInteger, MVT::i32, 1, 
/*54888*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54891*/           OPC_EmitInteger, MVT::i32, 0, 
/*54894*/           OPC_EmitInteger, MVT::i32, 0, 
/*54897*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*54917*/         /*Scope*/ 67, /*->54985*/
/*54918*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54920*/           OPC_EmitInteger, MVT::i32, 1, 
/*54923*/           OPC_EmitInteger, MVT::i32, 0, 
/*54926*/           OPC_EmitInteger, MVT::i32, 0, 
/*54929*/           OPC_EmitInteger, MVT::i32, 0, 
/*54932*/           OPC_EmitInteger, MVT::i32, 0, 
/*54935*/           OPC_EmitInteger, MVT::i32, 0, 
/*54938*/           OPC_EmitInteger, MVT::i32, 0, 
/*54941*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54953*/           OPC_EmitInteger, MVT::i32, 1, 
/*54956*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54959*/           OPC_EmitInteger, MVT::i32, 0, 
/*54962*/           OPC_EmitInteger, MVT::i32, 0, 
/*54965*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*54985*/         /*Scope*/ 67, /*->55053*/
/*54986*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*54988*/           OPC_EmitInteger, MVT::i32, 1, 
/*54991*/           OPC_EmitInteger, MVT::i32, 0, 
/*54994*/           OPC_EmitInteger, MVT::i32, 0, 
/*54997*/           OPC_EmitInteger, MVT::i32, 0, 
/*55000*/           OPC_EmitInteger, MVT::i32, 0, 
/*55003*/           OPC_EmitInteger, MVT::i32, 0, 
/*55006*/           OPC_EmitInteger, MVT::i32, 0, 
/*55009*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55021*/           OPC_EmitInteger, MVT::i32, 1, 
/*55024*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55027*/           OPC_EmitInteger, MVT::i32, 0, 
/*55030*/           OPC_EmitInteger, MVT::i32, 0, 
/*55033*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*55053*/         /*Scope*/ 10, /*->55064*/
/*55054*/           OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*55056*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*55064*/         0, /*End of Scope*/
/*55065*/       /*SwitchType*/ 10, MVT::f64,// ->55077
/*55067*/         OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*55069*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*55077*/       0, // EndSwitchType
/*55078*/     /*Scope*/ 115|128,1/*243*/, /*->55323*/
/*55080*/       OPC_RecordChild0, // #0 = $src0
/*55081*/       OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->55306
/*55085*/         OPC_Scope, 67, /*->55154*/ // 4 children in Scope
/*55087*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*55089*/           OPC_EmitInteger, MVT::i32, 1, 
/*55092*/           OPC_EmitInteger, MVT::i32, 0, 
/*55095*/           OPC_EmitInteger, MVT::i32, 0, 
/*55098*/           OPC_EmitInteger, MVT::i32, 0, 
/*55101*/           OPC_EmitInteger, MVT::i32, 0, 
/*55104*/           OPC_EmitInteger, MVT::i32, 0, 
/*55107*/           OPC_EmitInteger, MVT::i32, 0, 
/*55110*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55122*/           OPC_EmitInteger, MVT::i32, 1, 
/*55125*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55128*/           OPC_EmitInteger, MVT::i32, 0, 
/*55131*/           OPC_EmitInteger, MVT::i32, 0, 
/*55134*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*55154*/         /*Scope*/ 67, /*->55222*/
/*55155*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55157*/           OPC_EmitInteger, MVT::i32, 1, 
/*55160*/           OPC_EmitInteger, MVT::i32, 0, 
/*55163*/           OPC_EmitInteger, MVT::i32, 0, 
/*55166*/           OPC_EmitInteger, MVT::i32, 0, 
/*55169*/           OPC_EmitInteger, MVT::i32, 0, 
/*55172*/           OPC_EmitInteger, MVT::i32, 0, 
/*55175*/           OPC_EmitInteger, MVT::i32, 0, 
/*55178*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55190*/           OPC_EmitInteger, MVT::i32, 1, 
/*55193*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55196*/           OPC_EmitInteger, MVT::i32, 0, 
/*55199*/           OPC_EmitInteger, MVT::i32, 0, 
/*55202*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*55222*/         /*Scope*/ 67, /*->55290*/
/*55223*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*55225*/           OPC_EmitInteger, MVT::i32, 1, 
/*55228*/           OPC_EmitInteger, MVT::i32, 0, 
/*55231*/           OPC_EmitInteger, MVT::i32, 0, 
/*55234*/           OPC_EmitInteger, MVT::i32, 0, 
/*55237*/           OPC_EmitInteger, MVT::i32, 0, 
/*55240*/           OPC_EmitInteger, MVT::i32, 0, 
/*55243*/           OPC_EmitInteger, MVT::i32, 0, 
/*55246*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55258*/           OPC_EmitInteger, MVT::i32, 1, 
/*55261*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55264*/           OPC_EmitInteger, MVT::i32, 0, 
/*55267*/           OPC_EmitInteger, MVT::i32, 0, 
/*55270*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*55290*/         /*Scope*/ 14, /*->55305*/
/*55291*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55294*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55305*/         0, /*End of Scope*/
/*55306*/       /*SwitchType*/ 14, MVT::f64,// ->55322
/*55308*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55311*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55322*/       0, // EndSwitchType
/*55323*/     0, /*End of Scope*/
/*55324*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FNEG),// ->55560
/*55328*/     OPC_Scope, 110, /*->55440*/ // 2 children in Scope
/*55330*/       OPC_MoveChild, 0,
/*55332*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*55335*/       OPC_RecordChild0, // #0 = $src
/*55336*/       OPC_MoveParent,
/*55337*/       OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->55366
/*55340*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55342*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55349*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55357*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (V_OR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55366*/       /*SwitchType*/ 71, MVT::f64,// ->55439
/*55368*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55370*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55373*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55376*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55385*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55388*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55391*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55400*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55407*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55415*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55424*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55427*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55439*/       0, // EndSwitchType
/*55440*/     /*Scope*/ 118, /*->55559*/
/*55441*/       OPC_RecordChild0, // #0 = $src
/*55442*/       OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->55485
/*55445*/         OPC_Scope, 26, /*->55473*/ // 2 children in Scope
/*55447*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55449*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55456*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55464*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55473*/         /*Scope*/ 10, /*->55484*/
/*55474*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55476*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*55484*/         0, /*End of Scope*/
/*55485*/       /*SwitchType*/ 71, MVT::f64,// ->55558
/*55487*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55489*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55492*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55495*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55504*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55507*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55510*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55519*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55526*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55534*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55543*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55546*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55558*/       0, // EndSwitchType
/*55559*/     0, /*End of Scope*/
/*55560*/   /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ConstantFP),// ->55635
/*55563*/     OPC_RecordNode, // #0 = $imm
/*55564*/     OPC_SwitchType /*2 cases */, 48, MVT::f32,// ->55615
/*55567*/       OPC_Scope, 15, /*->55584*/ // 2 children in Scope
/*55569*/         OPC_CheckPredicate, 139, // Predicate_anonymous_1470
/*55571*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55573*/         OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*55576*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1470>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55584*/       /*Scope*/ 29, /*->55614*/
/*55585*/         OPC_Scope, 13, /*->55600*/ // 2 children in Scope
/*55587*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55589*/           OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*55592*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55600*/         /*Scope*/ 12, /*->55613*/
/*55601*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55603*/           OPC_EmitConvertToTarget, 0,
/*55605*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$val - Complexity = 3
                    // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*55613*/         0, /*End of Scope*/
/*55614*/       0, /*End of Scope*/
/*55615*/     /*SwitchType*/ 17, MVT::f64,// ->55634
/*55617*/       OPC_CheckPredicate, 140, // Predicate_anonymous_1478
/*55619*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55621*/       OPC_EmitConvertToTarget, 0,
/*55623*/       OPC_EmitNodeXForm, 7, 1, // bitcast_fpimm_to_i64
/*55626*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1478>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1479>>:$imm))
/*55634*/     0, // EndSwitchType
/*55635*/   /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::FMUL),// ->55834
/*55639*/     OPC_RecordChild0, // #0 = $src0
/*55640*/     OPC_RecordChild1, // #1 = $src1
/*55641*/     OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->55789
/*55645*/       OPC_Scope, 101, /*->55748*/ // 3 children in Scope
/*55647*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55649*/         OPC_EmitInteger, MVT::i32, 0, 
/*55652*/         OPC_EmitInteger, MVT::i32, 0, 
/*55655*/         OPC_EmitInteger, MVT::i32, 1, 
/*55658*/         OPC_EmitInteger, MVT::i32, 0, 
/*55661*/         OPC_EmitInteger, MVT::i32, 0, 
/*55664*/         OPC_EmitInteger, MVT::i32, 0, 
/*55667*/         OPC_EmitInteger, MVT::i32, 0, 
/*55670*/         OPC_EmitInteger, MVT::i32, 0, 
/*55673*/         OPC_EmitInteger, MVT::i32, 0, 
/*55676*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55688*/         OPC_EmitInteger, MVT::i32, 0, 
/*55691*/         OPC_EmitInteger, MVT::i32, 0, 
/*55694*/         OPC_EmitInteger, MVT::i32, 0, 
/*55697*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55709*/         OPC_EmitInteger, MVT::i32, 1, 
/*55712*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55715*/         OPC_EmitInteger, MVT::i32, 0, 
/*55718*/         OPC_EmitInteger, MVT::i32, 0, 
/*55721*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55748*/       /*Scope*/ 19, /*->55768*/
/*55749*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55752*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55755*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55768*/       /*Scope*/ 19, /*->55788*/
/*55769*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55772*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55775*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55788*/       0, /*End of Scope*/
/*55789*/     /*SwitchType*/ 42, MVT::f64,// ->55833
/*55791*/       OPC_Scope, 19, /*->55812*/ // 2 children in Scope
/*55793*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55796*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55799*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55812*/       /*Scope*/ 19, /*->55832*/
/*55813*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55816*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55819*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55832*/       0, /*End of Scope*/
/*55833*/     0, // EndSwitchType
/*55834*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->55966
/*55838*/     OPC_RecordChild0, // #0 = $src0
/*55839*/     OPC_RecordChild1, // #1 = $src1
/*55840*/     OPC_CheckType, MVT::f32,
/*55842*/     OPC_Scope, 101, /*->55945*/ // 2 children in Scope
/*55844*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55846*/       OPC_EmitInteger, MVT::i32, 0, 
/*55849*/       OPC_EmitInteger, MVT::i32, 0, 
/*55852*/       OPC_EmitInteger, MVT::i32, 1, 
/*55855*/       OPC_EmitInteger, MVT::i32, 0, 
/*55858*/       OPC_EmitInteger, MVT::i32, 0, 
/*55861*/       OPC_EmitInteger, MVT::i32, 0, 
/*55864*/       OPC_EmitInteger, MVT::i32, 0, 
/*55867*/       OPC_EmitInteger, MVT::i32, 0, 
/*55870*/       OPC_EmitInteger, MVT::i32, 0, 
/*55873*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55885*/       OPC_EmitInteger, MVT::i32, 0, 
/*55888*/       OPC_EmitInteger, MVT::i32, 0, 
/*55891*/       OPC_EmitInteger, MVT::i32, 0, 
/*55894*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55906*/       OPC_EmitInteger, MVT::i32, 1, 
/*55909*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55912*/       OPC_EmitInteger, MVT::i32, 0, 
/*55915*/       OPC_EmitInteger, MVT::i32, 0, 
/*55918*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55945*/     /*Scope*/ 19, /*->55965*/
/*55946*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55949*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55952*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55965*/     0, /*End of Scope*/
/*55966*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->56098
/*55970*/     OPC_RecordChild0, // #0 = $src0
/*55971*/     OPC_RecordChild1, // #1 = $src1
/*55972*/     OPC_CheckType, MVT::f32,
/*55974*/     OPC_Scope, 101, /*->56077*/ // 2 children in Scope
/*55976*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55978*/       OPC_EmitInteger, MVT::i32, 0, 
/*55981*/       OPC_EmitInteger, MVT::i32, 0, 
/*55984*/       OPC_EmitInteger, MVT::i32, 1, 
/*55987*/       OPC_EmitInteger, MVT::i32, 0, 
/*55990*/       OPC_EmitInteger, MVT::i32, 0, 
/*55993*/       OPC_EmitInteger, MVT::i32, 0, 
/*55996*/       OPC_EmitInteger, MVT::i32, 0, 
/*55999*/       OPC_EmitInteger, MVT::i32, 0, 
/*56002*/       OPC_EmitInteger, MVT::i32, 0, 
/*56005*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56017*/       OPC_EmitInteger, MVT::i32, 0, 
/*56020*/       OPC_EmitInteger, MVT::i32, 0, 
/*56023*/       OPC_EmitInteger, MVT::i32, 0, 
/*56026*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56038*/       OPC_EmitInteger, MVT::i32, 1, 
/*56041*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56044*/       OPC_EmitInteger, MVT::i32, 0, 
/*56047*/       OPC_EmitInteger, MVT::i32, 0, 
/*56050*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56077*/     /*Scope*/ 19, /*->56097*/
/*56078*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56081*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56084*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56097*/     0, /*End of Scope*/
/*56098*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMAXNUM),// ->56253
/*56102*/     OPC_RecordChild0, // #0 = $src0
/*56103*/     OPC_RecordChild1, // #1 = $src1
/*56104*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56231
/*56107*/       OPC_Scope, 101, /*->56210*/ // 2 children in Scope
/*56109*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56111*/         OPC_EmitInteger, MVT::i32, 0, 
/*56114*/         OPC_EmitInteger, MVT::i32, 0, 
/*56117*/         OPC_EmitInteger, MVT::i32, 1, 
/*56120*/         OPC_EmitInteger, MVT::i32, 0, 
/*56123*/         OPC_EmitInteger, MVT::i32, 0, 
/*56126*/         OPC_EmitInteger, MVT::i32, 0, 
/*56129*/         OPC_EmitInteger, MVT::i32, 0, 
/*56132*/         OPC_EmitInteger, MVT::i32, 0, 
/*56135*/         OPC_EmitInteger, MVT::i32, 0, 
/*56138*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56150*/         OPC_EmitInteger, MVT::i32, 0, 
/*56153*/         OPC_EmitInteger, MVT::i32, 0, 
/*56156*/         OPC_EmitInteger, MVT::i32, 0, 
/*56159*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56171*/         OPC_EmitInteger, MVT::i32, 1, 
/*56174*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56177*/         OPC_EmitInteger, MVT::i32, 0, 
/*56180*/         OPC_EmitInteger, MVT::i32, 0, 
/*56183*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56210*/       /*Scope*/ 19, /*->56230*/
/*56211*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56214*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56217*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56230*/       0, /*End of Scope*/
/*56231*/     /*SwitchType*/ 19, MVT::f64,// ->56252
/*56233*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56236*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56239*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56252*/     0, // EndSwitchType
/*56253*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMINNUM),// ->56408
/*56257*/     OPC_RecordChild0, // #0 = $src0
/*56258*/     OPC_RecordChild1, // #1 = $src1
/*56259*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56386
/*56262*/       OPC_Scope, 101, /*->56365*/ // 2 children in Scope
/*56264*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56266*/         OPC_EmitInteger, MVT::i32, 0, 
/*56269*/         OPC_EmitInteger, MVT::i32, 0, 
/*56272*/         OPC_EmitInteger, MVT::i32, 1, 
/*56275*/         OPC_EmitInteger, MVT::i32, 0, 
/*56278*/         OPC_EmitInteger, MVT::i32, 0, 
/*56281*/         OPC_EmitInteger, MVT::i32, 0, 
/*56284*/         OPC_EmitInteger, MVT::i32, 0, 
/*56287*/         OPC_EmitInteger, MVT::i32, 0, 
/*56290*/         OPC_EmitInteger, MVT::i32, 0, 
/*56293*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56305*/         OPC_EmitInteger, MVT::i32, 0, 
/*56308*/         OPC_EmitInteger, MVT::i32, 0, 
/*56311*/         OPC_EmitInteger, MVT::i32, 0, 
/*56314*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56326*/         OPC_EmitInteger, MVT::i32, 1, 
/*56329*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56332*/         OPC_EmitInteger, MVT::i32, 0, 
/*56335*/         OPC_EmitInteger, MVT::i32, 0, 
/*56338*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56365*/       /*Scope*/ 19, /*->56385*/
/*56366*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56369*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56372*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56385*/       0, /*End of Scope*/
/*56386*/     /*SwitchType*/ 19, MVT::f64,// ->56407
/*56388*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56391*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56394*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56407*/     0, // EndSwitchType
/*56408*/   /*SwitchOpcode*/ 88, TARGET_VAL(AMDGPUISD::FRACT),// ->56499
/*56411*/     OPC_RecordChild0, // #0 = $src0
/*56412*/     OPC_CheckType, MVT::f32,
/*56414*/     OPC_Scope, 67, /*->56483*/ // 2 children in Scope
/*56416*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56418*/       OPC_EmitInteger, MVT::i32, 1, 
/*56421*/       OPC_EmitInteger, MVT::i32, 0, 
/*56424*/       OPC_EmitInteger, MVT::i32, 0, 
/*56427*/       OPC_EmitInteger, MVT::i32, 0, 
/*56430*/       OPC_EmitInteger, MVT::i32, 0, 
/*56433*/       OPC_EmitInteger, MVT::i32, 0, 
/*56436*/       OPC_EmitInteger, MVT::i32, 0, 
/*56439*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56451*/       OPC_EmitInteger, MVT::i32, 1, 
/*56454*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56457*/       OPC_EmitInteger, MVT::i32, 0, 
/*56460*/       OPC_EmitInteger, MVT::i32, 0, 
/*56463*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*56483*/     /*Scope*/ 14, /*->56498*/
/*56484*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56487*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56498*/     0, /*End of Scope*/
/*56499*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FTRUNC),// ->56608
/*56502*/     OPC_RecordChild0, // #0 = $src0
/*56503*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56591
/*56506*/       OPC_Scope, 67, /*->56575*/ // 2 children in Scope
/*56508*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56510*/         OPC_EmitInteger, MVT::i32, 1, 
/*56513*/         OPC_EmitInteger, MVT::i32, 0, 
/*56516*/         OPC_EmitInteger, MVT::i32, 0, 
/*56519*/         OPC_EmitInteger, MVT::i32, 0, 
/*56522*/         OPC_EmitInteger, MVT::i32, 0, 
/*56525*/         OPC_EmitInteger, MVT::i32, 0, 
/*56528*/         OPC_EmitInteger, MVT::i32, 0, 
/*56531*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56543*/         OPC_EmitInteger, MVT::i32, 1, 
/*56546*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56549*/         OPC_EmitInteger, MVT::i32, 0, 
/*56552*/         OPC_EmitInteger, MVT::i32, 0, 
/*56555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*56575*/       /*Scope*/ 14, /*->56590*/
/*56576*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56590*/       0, /*End of Scope*/
/*56591*/     /*SwitchType*/ 14, MVT::f64,// ->56607
/*56593*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56596*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56607*/     0, // EndSwitchType
/*56608*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FCEIL),// ->56717
/*56611*/     OPC_RecordChild0, // #0 = $src0
/*56612*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56700
/*56615*/       OPC_Scope, 67, /*->56684*/ // 2 children in Scope
/*56617*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56619*/         OPC_EmitInteger, MVT::i32, 1, 
/*56622*/         OPC_EmitInteger, MVT::i32, 0, 
/*56625*/         OPC_EmitInteger, MVT::i32, 0, 
/*56628*/         OPC_EmitInteger, MVT::i32, 0, 
/*56631*/         OPC_EmitInteger, MVT::i32, 0, 
/*56634*/         OPC_EmitInteger, MVT::i32, 0, 
/*56637*/         OPC_EmitInteger, MVT::i32, 0, 
/*56640*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56652*/         OPC_EmitInteger, MVT::i32, 1, 
/*56655*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56658*/         OPC_EmitInteger, MVT::i32, 0, 
/*56661*/         OPC_EmitInteger, MVT::i32, 0, 
/*56664*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*56684*/       /*Scope*/ 14, /*->56699*/
/*56685*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56688*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56699*/       0, /*End of Scope*/
/*56700*/     /*SwitchType*/ 14, MVT::f64,// ->56716
/*56702*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56705*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56716*/     0, // EndSwitchType
/*56717*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FRINT),// ->56826
/*56720*/     OPC_RecordChild0, // #0 = $src0
/*56721*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56809
/*56724*/       OPC_Scope, 67, /*->56793*/ // 2 children in Scope
/*56726*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56728*/         OPC_EmitInteger, MVT::i32, 1, 
/*56731*/         OPC_EmitInteger, MVT::i32, 0, 
/*56734*/         OPC_EmitInteger, MVT::i32, 0, 
/*56737*/         OPC_EmitInteger, MVT::i32, 0, 
/*56740*/         OPC_EmitInteger, MVT::i32, 0, 
/*56743*/         OPC_EmitInteger, MVT::i32, 0, 
/*56746*/         OPC_EmitInteger, MVT::i32, 0, 
/*56749*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56761*/         OPC_EmitInteger, MVT::i32, 1, 
/*56764*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56767*/         OPC_EmitInteger, MVT::i32, 0, 
/*56770*/         OPC_EmitInteger, MVT::i32, 0, 
/*56773*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*56793*/       /*Scope*/ 14, /*->56808*/
/*56794*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56797*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56808*/       0, /*End of Scope*/
/*56809*/     /*SwitchType*/ 14, MVT::f64,// ->56825
/*56811*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56814*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56825*/     0, // EndSwitchType
/*56826*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->57177
/*56830*/     OPC_RecordChild0, // #0 = $src0_X
/*56831*/     OPC_RecordChild1, // #1 = $src1_X
/*56832*/     OPC_RecordChild2, // #2 = $src0_Y
/*56833*/     OPC_RecordChild3, // #3 = $src1_Y
/*56834*/     OPC_RecordChild4, // #4 = $src0_Z
/*56835*/     OPC_RecordChild5, // #5 = $src1_Z
/*56836*/     OPC_RecordChild6, // #6 = $src0_W
/*56837*/     OPC_RecordChild7, // #7 = $src1_W
/*56838*/     OPC_CheckType, MVT::f32,
/*56840*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56842*/     OPC_EmitInteger, MVT::i32, 0, 
/*56845*/     OPC_EmitInteger, MVT::i32, 0, 
/*56848*/     OPC_EmitInteger, MVT::i32, 1, 
/*56851*/     OPC_EmitInteger, MVT::i32, 0, 
/*56854*/     OPC_EmitInteger, MVT::i32, 0, 
/*56857*/     OPC_EmitInteger, MVT::i32, 0, 
/*56860*/     OPC_EmitInteger, MVT::i32, 0, 
/*56863*/     OPC_EmitInteger, MVT::i32, 0, 
/*56866*/     OPC_EmitInteger, MVT::i32, 0, 
/*56869*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56881*/     OPC_EmitInteger, MVT::i32, 0, 
/*56884*/     OPC_EmitInteger, MVT::i32, 0, 
/*56887*/     OPC_EmitInteger, MVT::i32, 0, 
/*56890*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56902*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56905*/     OPC_EmitInteger, MVT::i32, 0, 
/*56908*/     OPC_EmitInteger, MVT::i32, 0, 
/*56911*/     OPC_EmitInteger, MVT::i32, 1, 
/*56914*/     OPC_EmitInteger, MVT::i32, 0, 
/*56917*/     OPC_EmitInteger, MVT::i32, 0, 
/*56920*/     OPC_EmitInteger, MVT::i32, 0, 
/*56923*/     OPC_EmitInteger, MVT::i32, 0, 
/*56926*/     OPC_EmitInteger, MVT::i32, 0, 
/*56929*/     OPC_EmitInteger, MVT::i32, 0, 
/*56932*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56944*/     OPC_EmitInteger, MVT::i32, 0, 
/*56947*/     OPC_EmitInteger, MVT::i32, 0, 
/*56950*/     OPC_EmitInteger, MVT::i32, 0, 
/*56953*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56965*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56968*/     OPC_EmitInteger, MVT::i32, 0, 
/*56971*/     OPC_EmitInteger, MVT::i32, 0, 
/*56974*/     OPC_EmitInteger, MVT::i32, 1, 
/*56977*/     OPC_EmitInteger, MVT::i32, 0, 
/*56980*/     OPC_EmitInteger, MVT::i32, 0, 
/*56983*/     OPC_EmitInteger, MVT::i32, 0, 
/*56986*/     OPC_EmitInteger, MVT::i32, 0, 
/*56989*/     OPC_EmitInteger, MVT::i32, 0, 
/*56992*/     OPC_EmitInteger, MVT::i32, 0, 
/*56995*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57007*/     OPC_EmitInteger, MVT::i32, 0, 
/*57010*/     OPC_EmitInteger, MVT::i32, 0, 
/*57013*/     OPC_EmitInteger, MVT::i32, 0, 
/*57016*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57028*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57031*/     OPC_EmitInteger, MVT::i32, 0, 
/*57034*/     OPC_EmitInteger, MVT::i32, 0, 
/*57037*/     OPC_EmitInteger, MVT::i32, 1, 
/*57040*/     OPC_EmitInteger, MVT::i32, 0, 
/*57043*/     OPC_EmitInteger, MVT::i32, 0, 
/*57046*/     OPC_EmitInteger, MVT::i32, 0, 
/*57049*/     OPC_EmitInteger, MVT::i32, 0, 
/*57052*/     OPC_EmitInteger, MVT::i32, 0, 
/*57055*/     OPC_EmitInteger, MVT::i32, 0, 
/*57058*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57070*/     OPC_EmitInteger, MVT::i32, 0, 
/*57073*/     OPC_EmitInteger, MVT::i32, 0, 
/*57076*/     OPC_EmitInteger, MVT::i32, 0, 
/*57079*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57091*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57094*/     OPC_EmitInteger, MVT::i32, 0, 
/*57097*/     OPC_EmitInteger, MVT::i32, 0, 
/*57100*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*57177*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FEXP2),// ->57405
/*57181*/     OPC_RecordChild0, // #0 = $src0
/*57182*/     OPC_CheckType, MVT::f32,
/*57184*/     OPC_Scope, 67, /*->57253*/ // 4 children in Scope
/*57186*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57188*/       OPC_EmitInteger, MVT::i32, 1, 
/*57191*/       OPC_EmitInteger, MVT::i32, 0, 
/*57194*/       OPC_EmitInteger, MVT::i32, 0, 
/*57197*/       OPC_EmitInteger, MVT::i32, 0, 
/*57200*/       OPC_EmitInteger, MVT::i32, 0, 
/*57203*/       OPC_EmitInteger, MVT::i32, 0, 
/*57206*/       OPC_EmitInteger, MVT::i32, 0, 
/*57209*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57221*/       OPC_EmitInteger, MVT::i32, 1, 
/*57224*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57227*/       OPC_EmitInteger, MVT::i32, 0, 
/*57230*/       OPC_EmitInteger, MVT::i32, 0, 
/*57233*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57253*/     /*Scope*/ 67, /*->57321*/
/*57254*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57256*/       OPC_EmitInteger, MVT::i32, 1, 
/*57259*/       OPC_EmitInteger, MVT::i32, 0, 
/*57262*/       OPC_EmitInteger, MVT::i32, 0, 
/*57265*/       OPC_EmitInteger, MVT::i32, 0, 
/*57268*/       OPC_EmitInteger, MVT::i32, 0, 
/*57271*/       OPC_EmitInteger, MVT::i32, 0, 
/*57274*/       OPC_EmitInteger, MVT::i32, 0, 
/*57277*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57289*/       OPC_EmitInteger, MVT::i32, 1, 
/*57292*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57295*/       OPC_EmitInteger, MVT::i32, 0, 
/*57298*/       OPC_EmitInteger, MVT::i32, 0, 
/*57301*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57321*/     /*Scope*/ 67, /*->57389*/
/*57322*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*57324*/       OPC_EmitInteger, MVT::i32, 1, 
/*57327*/       OPC_EmitInteger, MVT::i32, 0, 
/*57330*/       OPC_EmitInteger, MVT::i32, 0, 
/*57333*/       OPC_EmitInteger, MVT::i32, 0, 
/*57336*/       OPC_EmitInteger, MVT::i32, 0, 
/*57339*/       OPC_EmitInteger, MVT::i32, 0, 
/*57342*/       OPC_EmitInteger, MVT::i32, 0, 
/*57345*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57357*/       OPC_EmitInteger, MVT::i32, 1, 
/*57360*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57363*/       OPC_EmitInteger, MVT::i32, 0, 
/*57366*/       OPC_EmitInteger, MVT::i32, 0, 
/*57369*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57389*/     /*Scope*/ 14, /*->57404*/
/*57390*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57393*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57404*/     0, /*End of Scope*/
/*57405*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FLOG2),// ->57633
/*57409*/     OPC_RecordChild0, // #0 = $src0
/*57410*/     OPC_CheckType, MVT::f32,
/*57412*/     OPC_Scope, 67, /*->57481*/ // 4 children in Scope
/*57414*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57416*/       OPC_EmitInteger, MVT::i32, 1, 
/*57419*/       OPC_EmitInteger, MVT::i32, 0, 
/*57422*/       OPC_EmitInteger, MVT::i32, 0, 
/*57425*/       OPC_EmitInteger, MVT::i32, 0, 
/*57428*/       OPC_EmitInteger, MVT::i32, 0, 
/*57431*/       OPC_EmitInteger, MVT::i32, 0, 
/*57434*/       OPC_EmitInteger, MVT::i32, 0, 
/*57437*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57449*/       OPC_EmitInteger, MVT::i32, 1, 
/*57452*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57455*/       OPC_EmitInteger, MVT::i32, 0, 
/*57458*/       OPC_EmitInteger, MVT::i32, 0, 
/*57461*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57481*/     /*Scope*/ 67, /*->57549*/
/*57482*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57484*/       OPC_EmitInteger, MVT::i32, 1, 
/*57487*/       OPC_EmitInteger, MVT::i32, 0, 
/*57490*/       OPC_EmitInteger, MVT::i32, 0, 
/*57493*/       OPC_EmitInteger, MVT::i32, 0, 
/*57496*/       OPC_EmitInteger, MVT::i32, 0, 
/*57499*/       OPC_EmitInteger, MVT::i32, 0, 
/*57502*/       OPC_EmitInteger, MVT::i32, 0, 
/*57505*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57517*/       OPC_EmitInteger, MVT::i32, 1, 
/*57520*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57523*/       OPC_EmitInteger, MVT::i32, 0, 
/*57526*/       OPC_EmitInteger, MVT::i32, 0, 
/*57529*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57549*/     /*Scope*/ 67, /*->57617*/
/*57550*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*57552*/       OPC_EmitInteger, MVT::i32, 1, 
/*57555*/       OPC_EmitInteger, MVT::i32, 0, 
/*57558*/       OPC_EmitInteger, MVT::i32, 0, 
/*57561*/       OPC_EmitInteger, MVT::i32, 0, 
/*57564*/       OPC_EmitInteger, MVT::i32, 0, 
/*57567*/       OPC_EmitInteger, MVT::i32, 0, 
/*57570*/       OPC_EmitInteger, MVT::i32, 0, 
/*57573*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57585*/       OPC_EmitInteger, MVT::i32, 1, 
/*57588*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57591*/       OPC_EmitInteger, MVT::i32, 0, 
/*57594*/       OPC_EmitInteger, MVT::i32, 0, 
/*57597*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57617*/     /*Scope*/ 14, /*->57632*/
/*57618*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57621*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57632*/     0, /*End of Scope*/
/*57633*/   /*SwitchOpcode*/ 115|128,1/*243*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->57880
/*57637*/     OPC_RecordChild0, // #0 = $src0
/*57638*/     OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->57863
/*57642*/       OPC_Scope, 67, /*->57711*/ // 4 children in Scope
/*57644*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57646*/         OPC_EmitInteger, MVT::i32, 1, 
/*57649*/         OPC_EmitInteger, MVT::i32, 0, 
/*57652*/         OPC_EmitInteger, MVT::i32, 0, 
/*57655*/         OPC_EmitInteger, MVT::i32, 0, 
/*57658*/         OPC_EmitInteger, MVT::i32, 0, 
/*57661*/         OPC_EmitInteger, MVT::i32, 0, 
/*57664*/         OPC_EmitInteger, MVT::i32, 0, 
/*57667*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57679*/         OPC_EmitInteger, MVT::i32, 1, 
/*57682*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57685*/         OPC_EmitInteger, MVT::i32, 0, 
/*57688*/         OPC_EmitInteger, MVT::i32, 0, 
/*57691*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*57711*/       /*Scope*/ 67, /*->57779*/
/*57712*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57714*/         OPC_EmitInteger, MVT::i32, 1, 
/*57717*/         OPC_EmitInteger, MVT::i32, 0, 
/*57720*/         OPC_EmitInteger, MVT::i32, 0, 
/*57723*/         OPC_EmitInteger, MVT::i32, 0, 
/*57726*/         OPC_EmitInteger, MVT::i32, 0, 
/*57729*/         OPC_EmitInteger, MVT::i32, 0, 
/*57732*/         OPC_EmitInteger, MVT::i32, 0, 
/*57735*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57747*/         OPC_EmitInteger, MVT::i32, 1, 
/*57750*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57753*/         OPC_EmitInteger, MVT::i32, 0, 
/*57756*/         OPC_EmitInteger, MVT::i32, 0, 
/*57759*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*57779*/       /*Scope*/ 67, /*->57847*/
/*57780*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*57782*/         OPC_EmitInteger, MVT::i32, 1, 
/*57785*/         OPC_EmitInteger, MVT::i32, 0, 
/*57788*/         OPC_EmitInteger, MVT::i32, 0, 
/*57791*/         OPC_EmitInteger, MVT::i32, 0, 
/*57794*/         OPC_EmitInteger, MVT::i32, 0, 
/*57797*/         OPC_EmitInteger, MVT::i32, 0, 
/*57800*/         OPC_EmitInteger, MVT::i32, 0, 
/*57803*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57815*/         OPC_EmitInteger, MVT::i32, 1, 
/*57818*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57821*/         OPC_EmitInteger, MVT::i32, 0, 
/*57824*/         OPC_EmitInteger, MVT::i32, 0, 
/*57827*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*57847*/       /*Scope*/ 14, /*->57862*/
/*57848*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57851*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamped:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57862*/       0, /*End of Scope*/
/*57863*/     /*SwitchType*/ 14, MVT::f64,// ->57879
/*57865*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57868*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamped:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57879*/     0, // EndSwitchType
/*57880*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->58108
/*57884*/     OPC_RecordChild0, // #0 = $src0
/*57885*/     OPC_CheckType, MVT::f32,
/*57887*/     OPC_Scope, 67, /*->57956*/ // 4 children in Scope
/*57889*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57891*/       OPC_EmitInteger, MVT::i32, 1, 
/*57894*/       OPC_EmitInteger, MVT::i32, 0, 
/*57897*/       OPC_EmitInteger, MVT::i32, 0, 
/*57900*/       OPC_EmitInteger, MVT::i32, 0, 
/*57903*/       OPC_EmitInteger, MVT::i32, 0, 
/*57906*/       OPC_EmitInteger, MVT::i32, 0, 
/*57909*/       OPC_EmitInteger, MVT::i32, 0, 
/*57912*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57924*/       OPC_EmitInteger, MVT::i32, 1, 
/*57927*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57930*/       OPC_EmitInteger, MVT::i32, 0, 
/*57933*/       OPC_EmitInteger, MVT::i32, 0, 
/*57936*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57956*/     /*Scope*/ 67, /*->58024*/
/*57957*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57959*/       OPC_EmitInteger, MVT::i32, 1, 
/*57962*/       OPC_EmitInteger, MVT::i32, 0, 
/*57965*/       OPC_EmitInteger, MVT::i32, 0, 
/*57968*/       OPC_EmitInteger, MVT::i32, 0, 
/*57971*/       OPC_EmitInteger, MVT::i32, 0, 
/*57974*/       OPC_EmitInteger, MVT::i32, 0, 
/*57977*/       OPC_EmitInteger, MVT::i32, 0, 
/*57980*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57992*/       OPC_EmitInteger, MVT::i32, 1, 
/*57995*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57998*/       OPC_EmitInteger, MVT::i32, 0, 
/*58001*/       OPC_EmitInteger, MVT::i32, 0, 
/*58004*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58024*/     /*Scope*/ 67, /*->58092*/
/*58025*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58027*/       OPC_EmitInteger, MVT::i32, 1, 
/*58030*/       OPC_EmitInteger, MVT::i32, 0, 
/*58033*/       OPC_EmitInteger, MVT::i32, 0, 
/*58036*/       OPC_EmitInteger, MVT::i32, 0, 
/*58039*/       OPC_EmitInteger, MVT::i32, 0, 
/*58042*/       OPC_EmitInteger, MVT::i32, 0, 
/*58045*/       OPC_EmitInteger, MVT::i32, 0, 
/*58048*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58060*/       OPC_EmitInteger, MVT::i32, 1, 
/*58063*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58066*/       OPC_EmitInteger, MVT::i32, 0, 
/*58069*/       OPC_EmitInteger, MVT::i32, 0, 
/*58072*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58092*/     /*Scope*/ 14, /*->58107*/
/*58093*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58096*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58107*/     0, /*End of Scope*/
/*58108*/   /*SwitchOpcode*/ 107|128,1/*235*/, TARGET_VAL(ISD::SINT_TO_FP),// ->58347
/*58112*/     OPC_RecordChild0, // #0 = $src0
/*58113*/     OPC_Scope, 36|128,1/*164*/, /*->58280*/ // 2 children in Scope
/*58116*/       OPC_CheckChild0Type, MVT::i32,
/*58118*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58269
/*58122*/         OPC_Scope, 67, /*->58191*/ // 3 children in Scope
/*58124*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58126*/           OPC_EmitInteger, MVT::i32, 1, 
/*58129*/           OPC_EmitInteger, MVT::i32, 0, 
/*58132*/           OPC_EmitInteger, MVT::i32, 0, 
/*58135*/           OPC_EmitInteger, MVT::i32, 0, 
/*58138*/           OPC_EmitInteger, MVT::i32, 0, 
/*58141*/           OPC_EmitInteger, MVT::i32, 0, 
/*58144*/           OPC_EmitInteger, MVT::i32, 0, 
/*58147*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58159*/           OPC_EmitInteger, MVT::i32, 1, 
/*58162*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58165*/           OPC_EmitInteger, MVT::i32, 0, 
/*58168*/           OPC_EmitInteger, MVT::i32, 0, 
/*58171*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58191*/         /*Scope*/ 67, /*->58259*/
/*58192*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58194*/           OPC_EmitInteger, MVT::i32, 1, 
/*58197*/           OPC_EmitInteger, MVT::i32, 0, 
/*58200*/           OPC_EmitInteger, MVT::i32, 0, 
/*58203*/           OPC_EmitInteger, MVT::i32, 0, 
/*58206*/           OPC_EmitInteger, MVT::i32, 0, 
/*58209*/           OPC_EmitInteger, MVT::i32, 0, 
/*58212*/           OPC_EmitInteger, MVT::i32, 0, 
/*58215*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58227*/           OPC_EmitInteger, MVT::i32, 1, 
/*58230*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58233*/           OPC_EmitInteger, MVT::i32, 0, 
/*58236*/           OPC_EmitInteger, MVT::i32, 0, 
/*58239*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58259*/         /*Scope*/ 8, /*->58268*/
/*58260*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*58268*/         0, /*End of Scope*/
/*58269*/       /*SwitchType*/ 8, MVT::f64,// ->58279
/*58271*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*58279*/       0, // EndSwitchType
/*58280*/     /*Scope*/ 65, /*->58346*/
/*58281*/       OPC_CheckChild0Type, MVT::i1,
/*58283*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58308
/*58286*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58288*/         OPC_EmitInteger, MVT::i32, 0, 
/*58291*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*58298*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*58308*/       /*SwitchType*/ 35, MVT::f64,// ->58345
/*58310*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58312*/         OPC_EmitInteger, MVT::i32, 0, 
/*58315*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58327*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*58345*/       0, // EndSwitchType
/*58346*/     0, /*End of Scope*/
/*58347*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::UINT_TO_FP),// ->58577
/*58351*/     OPC_RecordChild0, // #0 = $src0
/*58352*/     OPC_Scope, 36|128,1/*164*/, /*->58519*/ // 2 children in Scope
/*58355*/       OPC_CheckChild0Type, MVT::i32,
/*58357*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58508
/*58361*/         OPC_Scope, 67, /*->58430*/ // 3 children in Scope
/*58363*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58365*/           OPC_EmitInteger, MVT::i32, 1, 
/*58368*/           OPC_EmitInteger, MVT::i32, 0, 
/*58371*/           OPC_EmitInteger, MVT::i32, 0, 
/*58374*/           OPC_EmitInteger, MVT::i32, 0, 
/*58377*/           OPC_EmitInteger, MVT::i32, 0, 
/*58380*/           OPC_EmitInteger, MVT::i32, 0, 
/*58383*/           OPC_EmitInteger, MVT::i32, 0, 
/*58386*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58398*/           OPC_EmitInteger, MVT::i32, 1, 
/*58401*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58404*/           OPC_EmitInteger, MVT::i32, 0, 
/*58407*/           OPC_EmitInteger, MVT::i32, 0, 
/*58410*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58430*/         /*Scope*/ 67, /*->58498*/
/*58431*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58433*/           OPC_EmitInteger, MVT::i32, 1, 
/*58436*/           OPC_EmitInteger, MVT::i32, 0, 
/*58439*/           OPC_EmitInteger, MVT::i32, 0, 
/*58442*/           OPC_EmitInteger, MVT::i32, 0, 
/*58445*/           OPC_EmitInteger, MVT::i32, 0, 
/*58448*/           OPC_EmitInteger, MVT::i32, 0, 
/*58451*/           OPC_EmitInteger, MVT::i32, 0, 
/*58454*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58466*/           OPC_EmitInteger, MVT::i32, 1, 
/*58469*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58472*/           OPC_EmitInteger, MVT::i32, 0, 
/*58475*/           OPC_EmitInteger, MVT::i32, 0, 
/*58478*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58498*/         /*Scope*/ 8, /*->58507*/
/*58499*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*58507*/         0, /*End of Scope*/
/*58508*/       /*SwitchType*/ 8, MVT::f64,// ->58518
/*58510*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*58518*/       0, // EndSwitchType
/*58519*/     /*Scope*/ 56, /*->58576*/
/*58520*/       OPC_CheckChild0Type, MVT::i1,
/*58522*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58547
/*58525*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58527*/         OPC_EmitInteger, MVT::i32, 0, 
/*58530*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*58537*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*58547*/       /*SwitchType*/ 26, MVT::f64,// ->58575
/*58549*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58551*/         OPC_EmitInteger, MVT::i32, 0, 
/*58554*/         OPC_EmitInteger, MVT::i32, 1, 
/*58557*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58567*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*58575*/       0, // EndSwitchType
/*58576*/     0, /*End of Scope*/
/*58577*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->58879
/*58581*/     OPC_RecordChild0, // #0 = $src0
/*58582*/     OPC_CheckType, MVT::f32,
/*58584*/     OPC_Scope, 20|128,2/*276*/, /*->58863*/ // 2 children in Scope
/*58587*/       OPC_CheckChild0Type, MVT::f32,
/*58589*/       OPC_Scope, 67, /*->58658*/ // 4 children in Scope
/*58591*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58593*/         OPC_EmitInteger, MVT::i32, 1, 
/*58596*/         OPC_EmitInteger, MVT::i32, 0, 
/*58599*/         OPC_EmitInteger, MVT::i32, 0, 
/*58602*/         OPC_EmitInteger, MVT::i32, 0, 
/*58605*/         OPC_EmitInteger, MVT::i32, 0, 
/*58608*/         OPC_EmitInteger, MVT::i32, 0, 
/*58611*/         OPC_EmitInteger, MVT::i32, 0, 
/*58614*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58626*/         OPC_EmitInteger, MVT::i32, 1, 
/*58629*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58632*/         OPC_EmitInteger, MVT::i32, 0, 
/*58635*/         OPC_EmitInteger, MVT::i32, 0, 
/*58638*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*58658*/       /*Scope*/ 67, /*->58726*/
/*58659*/         OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*58661*/         OPC_EmitInteger, MVT::i32, 1, 
/*58664*/         OPC_EmitInteger, MVT::i32, 0, 
/*58667*/         OPC_EmitInteger, MVT::i32, 0, 
/*58670*/         OPC_EmitInteger, MVT::i32, 0, 
/*58673*/         OPC_EmitInteger, MVT::i32, 0, 
/*58676*/         OPC_EmitInteger, MVT::i32, 0, 
/*58679*/         OPC_EmitInteger, MVT::i32, 0, 
/*58682*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58694*/         OPC_EmitInteger, MVT::i32, 1, 
/*58697*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58700*/         OPC_EmitInteger, MVT::i32, 0, 
/*58703*/         OPC_EmitInteger, MVT::i32, 0, 
/*58706*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*58726*/       /*Scope*/ 67, /*->58794*/
/*58727*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58729*/         OPC_EmitInteger, MVT::i32, 1, 
/*58732*/         OPC_EmitInteger, MVT::i32, 0, 
/*58735*/         OPC_EmitInteger, MVT::i32, 0, 
/*58738*/         OPC_EmitInteger, MVT::i32, 0, 
/*58741*/         OPC_EmitInteger, MVT::i32, 0, 
/*58744*/         OPC_EmitInteger, MVT::i32, 0, 
/*58747*/         OPC_EmitInteger, MVT::i32, 0, 
/*58750*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58762*/         OPC_EmitInteger, MVT::i32, 1, 
/*58765*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58768*/         OPC_EmitInteger, MVT::i32, 0, 
/*58771*/         OPC_EmitInteger, MVT::i32, 0, 
/*58774*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*58794*/       /*Scope*/ 67, /*->58862*/
/*58795*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58797*/         OPC_EmitInteger, MVT::i32, 1, 
/*58800*/         OPC_EmitInteger, MVT::i32, 0, 
/*58803*/         OPC_EmitInteger, MVT::i32, 0, 
/*58806*/         OPC_EmitInteger, MVT::i32, 0, 
/*58809*/         OPC_EmitInteger, MVT::i32, 0, 
/*58812*/         OPC_EmitInteger, MVT::i32, 0, 
/*58815*/         OPC_EmitInteger, MVT::i32, 0, 
/*58818*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58830*/         OPC_EmitInteger, MVT::i32, 1, 
/*58833*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58836*/         OPC_EmitInteger, MVT::i32, 0, 
/*58839*/         OPC_EmitInteger, MVT::i32, 0, 
/*58842*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*58862*/       0, /*End of Scope*/
/*58863*/     /*Scope*/ 14, /*->58878*/
/*58864*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58867*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58878*/     0, /*End of Scope*/
/*58879*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->59181
/*58883*/     OPC_RecordChild0, // #0 = $src0
/*58884*/     OPC_CheckType, MVT::f32,
/*58886*/     OPC_Scope, 20|128,2/*276*/, /*->59165*/ // 2 children in Scope
/*58889*/       OPC_CheckChild0Type, MVT::f32,
/*58891*/       OPC_Scope, 67, /*->58960*/ // 4 children in Scope
/*58893*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58895*/         OPC_EmitInteger, MVT::i32, 1, 
/*58898*/         OPC_EmitInteger, MVT::i32, 0, 
/*58901*/         OPC_EmitInteger, MVT::i32, 0, 
/*58904*/         OPC_EmitInteger, MVT::i32, 0, 
/*58907*/         OPC_EmitInteger, MVT::i32, 0, 
/*58910*/         OPC_EmitInteger, MVT::i32, 0, 
/*58913*/         OPC_EmitInteger, MVT::i32, 0, 
/*58916*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58928*/         OPC_EmitInteger, MVT::i32, 1, 
/*58931*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58934*/         OPC_EmitInteger, MVT::i32, 0, 
/*58937*/         OPC_EmitInteger, MVT::i32, 0, 
/*58940*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*58960*/       /*Scope*/ 67, /*->59028*/
/*58961*/         OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*58963*/         OPC_EmitInteger, MVT::i32, 1, 
/*58966*/         OPC_EmitInteger, MVT::i32, 0, 
/*58969*/         OPC_EmitInteger, MVT::i32, 0, 
/*58972*/         OPC_EmitInteger, MVT::i32, 0, 
/*58975*/         OPC_EmitInteger, MVT::i32, 0, 
/*58978*/         OPC_EmitInteger, MVT::i32, 0, 
/*58981*/         OPC_EmitInteger, MVT::i32, 0, 
/*58984*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58996*/         OPC_EmitInteger, MVT::i32, 1, 
/*58999*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59002*/         OPC_EmitInteger, MVT::i32, 0, 
/*59005*/         OPC_EmitInteger, MVT::i32, 0, 
/*59008*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*59028*/       /*Scope*/ 67, /*->59096*/
/*59029*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59031*/         OPC_EmitInteger, MVT::i32, 1, 
/*59034*/         OPC_EmitInteger, MVT::i32, 0, 
/*59037*/         OPC_EmitInteger, MVT::i32, 0, 
/*59040*/         OPC_EmitInteger, MVT::i32, 0, 
/*59043*/         OPC_EmitInteger, MVT::i32, 0, 
/*59046*/         OPC_EmitInteger, MVT::i32, 0, 
/*59049*/         OPC_EmitInteger, MVT::i32, 0, 
/*59052*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59064*/         OPC_EmitInteger, MVT::i32, 1, 
/*59067*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59070*/         OPC_EmitInteger, MVT::i32, 0, 
/*59073*/         OPC_EmitInteger, MVT::i32, 0, 
/*59076*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*59096*/       /*Scope*/ 67, /*->59164*/
/*59097*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*59099*/         OPC_EmitInteger, MVT::i32, 1, 
/*59102*/         OPC_EmitInteger, MVT::i32, 0, 
/*59105*/         OPC_EmitInteger, MVT::i32, 0, 
/*59108*/         OPC_EmitInteger, MVT::i32, 0, 
/*59111*/         OPC_EmitInteger, MVT::i32, 0, 
/*59114*/         OPC_EmitInteger, MVT::i32, 0, 
/*59117*/         OPC_EmitInteger, MVT::i32, 0, 
/*59120*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59132*/         OPC_EmitInteger, MVT::i32, 1, 
/*59135*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59138*/         OPC_EmitInteger, MVT::i32, 0, 
/*59141*/         OPC_EmitInteger, MVT::i32, 0, 
/*59144*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*59164*/       0, /*End of Scope*/
/*59165*/     /*Scope*/ 14, /*->59180*/
/*59166*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59169*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59180*/     0, /*End of Scope*/
/*59181*/   /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FMA),// ->59345
/*59185*/     OPC_RecordChild0, // #0 = $src0
/*59186*/     OPC_RecordChild1, // #1 = $src1
/*59187*/     OPC_RecordChild2, // #2 = $src2
/*59188*/     OPC_SwitchType /*2 cases */, 127, MVT::f32,// ->59318
/*59191*/       OPC_Scope, 99, /*->59292*/ // 2 children in Scope
/*59193*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59195*/         OPC_EmitInteger, MVT::i32, 0, 
/*59198*/         OPC_EmitInteger, MVT::i32, 0, 
/*59201*/         OPC_EmitInteger, MVT::i32, 0, 
/*59204*/         OPC_EmitInteger, MVT::i32, 0, 
/*59207*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59219*/         OPC_EmitInteger, MVT::i32, 0, 
/*59222*/         OPC_EmitInteger, MVT::i32, 0, 
/*59225*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59237*/         OPC_EmitInteger, MVT::i32, 0, 
/*59240*/         OPC_EmitInteger, MVT::i32, 0, 
/*59243*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59255*/         OPC_EmitInteger, MVT::i32, 1, 
/*59258*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59261*/         OPC_EmitInteger, MVT::i32, 0, 
/*59264*/         OPC_EmitInteger, MVT::i32, 0, 
/*59267*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*59292*/       /*Scope*/ 24, /*->59317*/
/*59293*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59296*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59299*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59302*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59317*/       0, /*End of Scope*/
/*59318*/     /*SwitchType*/ 24, MVT::f64,// ->59344
/*59320*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59323*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59326*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59329*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59344*/     0, // EndSwitchType
/*59345*/   /*SwitchOpcode*/ 31|128,4/*543*/, TARGET_VAL(ISD::FSQRT),// ->59892
/*59349*/     OPC_RecordChild0, // #0 = $src
/*59350*/     OPC_SwitchType /*2 cases */, 9|128,4/*521*/, MVT::f32,// ->59875
/*59354*/       OPC_Scope, 38|128,1/*166*/, /*->59523*/ // 4 children in Scope
/*59357*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59359*/         OPC_EmitInteger, MVT::i32, 0, 
/*59362*/         OPC_EmitInteger, MVT::i32, 0, 
/*59365*/         OPC_EmitInteger, MVT::i32, 1, 
/*59368*/         OPC_EmitInteger, MVT::i32, 0, 
/*59371*/         OPC_EmitInteger, MVT::i32, 0, 
/*59374*/         OPC_EmitInteger, MVT::i32, 0, 
/*59377*/         OPC_EmitInteger, MVT::i32, 0, 
/*59380*/         OPC_EmitInteger, MVT::i32, 0, 
/*59383*/         OPC_EmitInteger, MVT::i32, 0, 
/*59386*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59398*/         OPC_EmitInteger, MVT::i32, 1, 
/*59401*/         OPC_EmitInteger, MVT::i32, 0, 
/*59404*/         OPC_EmitInteger, MVT::i32, 0, 
/*59407*/         OPC_EmitInteger, MVT::i32, 0, 
/*59410*/         OPC_EmitInteger, MVT::i32, 0, 
/*59413*/         OPC_EmitInteger, MVT::i32, 0, 
/*59416*/         OPC_EmitInteger, MVT::i32, 0, 
/*59419*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59431*/         OPC_EmitInteger, MVT::i32, 1, 
/*59434*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59437*/         OPC_EmitInteger, MVT::i32, 0, 
/*59440*/         OPC_EmitInteger, MVT::i32, 0, 
/*59443*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59463*/         OPC_EmitInteger, MVT::i32, 0, 
/*59466*/         OPC_EmitInteger, MVT::i32, 0, 
/*59469*/         OPC_EmitInteger, MVT::i32, 0, 
/*59472*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59484*/         OPC_EmitInteger, MVT::i32, 1, 
/*59487*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59490*/         OPC_EmitInteger, MVT::i32, 0, 
/*59493*/         OPC_EmitInteger, MVT::i32, 0, 
/*59496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*59523*/       /*Scope*/ 38|128,1/*166*/, /*->59691*/
/*59525*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59527*/         OPC_EmitInteger, MVT::i32, 0, 
/*59530*/         OPC_EmitInteger, MVT::i32, 0, 
/*59533*/         OPC_EmitInteger, MVT::i32, 1, 
/*59536*/         OPC_EmitInteger, MVT::i32, 0, 
/*59539*/         OPC_EmitInteger, MVT::i32, 0, 
/*59542*/         OPC_EmitInteger, MVT::i32, 0, 
/*59545*/         OPC_EmitInteger, MVT::i32, 0, 
/*59548*/         OPC_EmitInteger, MVT::i32, 0, 
/*59551*/         OPC_EmitInteger, MVT::i32, 0, 
/*59554*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59566*/         OPC_EmitInteger, MVT::i32, 1, 
/*59569*/         OPC_EmitInteger, MVT::i32, 0, 
/*59572*/         OPC_EmitInteger, MVT::i32, 0, 
/*59575*/         OPC_EmitInteger, MVT::i32, 0, 
/*59578*/         OPC_EmitInteger, MVT::i32, 0, 
/*59581*/         OPC_EmitInteger, MVT::i32, 0, 
/*59584*/         OPC_EmitInteger, MVT::i32, 0, 
/*59587*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59599*/         OPC_EmitInteger, MVT::i32, 1, 
/*59602*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59605*/         OPC_EmitInteger, MVT::i32, 0, 
/*59608*/         OPC_EmitInteger, MVT::i32, 0, 
/*59611*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59631*/         OPC_EmitInteger, MVT::i32, 0, 
/*59634*/         OPC_EmitInteger, MVT::i32, 0, 
/*59637*/         OPC_EmitInteger, MVT::i32, 0, 
/*59640*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59652*/         OPC_EmitInteger, MVT::i32, 1, 
/*59655*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59658*/         OPC_EmitInteger, MVT::i32, 0, 
/*59661*/         OPC_EmitInteger, MVT::i32, 0, 
/*59664*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*59691*/       /*Scope*/ 38|128,1/*166*/, /*->59859*/
/*59693*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*59695*/         OPC_EmitInteger, MVT::i32, 0, 
/*59698*/         OPC_EmitInteger, MVT::i32, 0, 
/*59701*/         OPC_EmitInteger, MVT::i32, 1, 
/*59704*/         OPC_EmitInteger, MVT::i32, 0, 
/*59707*/         OPC_EmitInteger, MVT::i32, 0, 
/*59710*/         OPC_EmitInteger, MVT::i32, 0, 
/*59713*/         OPC_EmitInteger, MVT::i32, 0, 
/*59716*/         OPC_EmitInteger, MVT::i32, 0, 
/*59719*/         OPC_EmitInteger, MVT::i32, 0, 
/*59722*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59734*/         OPC_EmitInteger, MVT::i32, 1, 
/*59737*/         OPC_EmitInteger, MVT::i32, 0, 
/*59740*/         OPC_EmitInteger, MVT::i32, 0, 
/*59743*/         OPC_EmitInteger, MVT::i32, 0, 
/*59746*/         OPC_EmitInteger, MVT::i32, 0, 
/*59749*/         OPC_EmitInteger, MVT::i32, 0, 
/*59752*/         OPC_EmitInteger, MVT::i32, 0, 
/*59755*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59767*/         OPC_EmitInteger, MVT::i32, 1, 
/*59770*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59773*/         OPC_EmitInteger, MVT::i32, 0, 
/*59776*/         OPC_EmitInteger, MVT::i32, 0, 
/*59779*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59799*/         OPC_EmitInteger, MVT::i32, 0, 
/*59802*/         OPC_EmitInteger, MVT::i32, 0, 
/*59805*/         OPC_EmitInteger, MVT::i32, 0, 
/*59808*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59820*/         OPC_EmitInteger, MVT::i32, 1, 
/*59823*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59826*/         OPC_EmitInteger, MVT::i32, 0, 
/*59829*/         OPC_EmitInteger, MVT::i32, 0, 
/*59832*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*59859*/       /*Scope*/ 14, /*->59874*/
/*59860*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59863*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59874*/       0, /*End of Scope*/
/*59875*/     /*SwitchType*/ 14, MVT::f64,// ->59891
/*59877*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59880*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59891*/     0, // EndSwitchType
/*59892*/   /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FABS),// ->60013
/*59895*/     OPC_RecordChild0, // #0 = $src
/*59896*/     OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->59939
/*59899*/       OPC_Scope, 26, /*->59927*/ // 2 children in Scope
/*59901*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59903*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59910*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*59918*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*59927*/       /*Scope*/ 10, /*->59938*/
/*59928*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59930*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*59938*/       0, /*End of Scope*/
/*59939*/     /*SwitchType*/ 71, MVT::f64,// ->60012
/*59941*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*59943*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*59946*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59949*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59958*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*59961*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*59964*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*59973*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*59980*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*59988*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*59997*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60000*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*60012*/     0, // EndSwitchType
/*60013*/   /*SwitchOpcode*/ 35|128,3/*419*/, TARGET_VAL(ISD::FCOPYSIGN),// ->60436
/*60017*/     OPC_RecordChild0, // #0 = $src0
/*60018*/     OPC_RecordChild1, // #1 = $src1
/*60019*/     OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->60170
/*60023*/       OPC_CheckChild1Type, MVT::f32,
/*60025*/       OPC_Scope, 27, /*->60054*/ // 2 children in Scope
/*60027*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60029*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60036*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*60044*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60054*/       /*Scope*/ 114, /*->60169*/
/*60055*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60057*/         OPC_EmitInteger, MVT::i32, 0, 
/*60060*/         OPC_EmitInteger, MVT::i32, 0, 
/*60063*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60070*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*60078*/         OPC_EmitInteger, MVT::i32, 0, 
/*60081*/         OPC_EmitInteger, MVT::i32, 0, 
/*60084*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60096*/         OPC_EmitInteger, MVT::i32, 0, 
/*60099*/         OPC_EmitInteger, MVT::i32, 0, 
/*60102*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60114*/         OPC_EmitInteger, MVT::i32, 0, 
/*60117*/         OPC_EmitInteger, MVT::i32, 0, 
/*60120*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60132*/         OPC_EmitInteger, MVT::i32, 1, 
/*60135*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60138*/         OPC_EmitInteger, MVT::i32, 0, 
/*60141*/         OPC_EmitInteger, MVT::i32, 0, 
/*60144*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60169*/       0, /*End of Scope*/
/*60170*/     /*SwitchType*/ 6|128,2/*262*/, MVT::f64,// ->60435
/*60173*/       OPC_CheckChild1Type, MVT::f64,
/*60175*/       OPC_Scope, 84, /*->60261*/ // 2 children in Scope
/*60177*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60179*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*60182*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60185*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60194*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60197*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60204*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*60212*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60215*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*60224*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60227*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*60236*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*60246*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60249*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60261*/       /*Scope*/ 43|128,1/*171*/, /*->60434*/
/*60263*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60265*/         OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*60268*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60271*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60280*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60283*/         OPC_EmitInteger, MVT::i32, 0, 
/*60286*/         OPC_EmitInteger, MVT::i32, 0, 
/*60289*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60296*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*60304*/         OPC_EmitInteger, MVT::i32, 0, 
/*60307*/         OPC_EmitInteger, MVT::i32, 0, 
/*60310*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60322*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60325*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*60334*/         OPC_EmitInteger, MVT::i32, 0, 
/*60337*/         OPC_EmitInteger, MVT::i32, 0, 
/*60340*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60352*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60355*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*60364*/         OPC_EmitInteger, MVT::i32, 0, 
/*60367*/         OPC_EmitInteger, MVT::i32, 0, 
/*60370*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60382*/         OPC_EmitInteger, MVT::i32, 1, 
/*60385*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60388*/         OPC_EmitInteger, MVT::i32, 0, 
/*60391*/         OPC_EmitInteger, MVT::i32, 0, 
/*60394*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*60419*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60422*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60434*/       0, /*End of Scope*/
/*60435*/     0, // EndSwitchType
/*60436*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->61173
/*60440*/     OPC_RecordChild0, // #0 = $src0
/*60441*/     OPC_RecordChild1, // #1 = $src1
/*60442*/     OPC_CheckType, MVT::f32,
/*60444*/     OPC_Scope, 103|128,1/*231*/, /*->60678*/ // 4 children in Scope
/*60447*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*60449*/       OPC_EmitInteger, MVT::i32, 1, 
/*60452*/       OPC_EmitInteger, MVT::i32, 0, 
/*60455*/       OPC_EmitInteger, MVT::i32, 0, 
/*60458*/       OPC_EmitInteger, MVT::i32, 0, 
/*60461*/       OPC_EmitInteger, MVT::i32, 0, 
/*60464*/       OPC_EmitInteger, MVT::i32, 0, 
/*60467*/       OPC_EmitInteger, MVT::i32, 1, 
/*60470*/       OPC_EmitInteger, MVT::i32, 0, 
/*60473*/       OPC_EmitInteger, MVT::i32, 0, 
/*60476*/       OPC_EmitInteger, MVT::i32, 0, 
/*60479*/       OPC_EmitInteger, MVT::i32, 0, 
/*60482*/       OPC_EmitInteger, MVT::i32, 0, 
/*60485*/       OPC_EmitInteger, MVT::i32, 0, 
/*60488*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60500*/       OPC_EmitInteger, MVT::i32, 1, 
/*60503*/       OPC_EmitInteger, MVT::i32, 0, 
/*60506*/       OPC_EmitInteger, MVT::i32, 0, 
/*60509*/       OPC_EmitInteger, MVT::i32, 0, 
/*60512*/       OPC_EmitInteger, MVT::i32, 0, 
/*60515*/       OPC_EmitInteger, MVT::i32, 0, 
/*60518*/       OPC_EmitInteger, MVT::i32, 0, 
/*60521*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60533*/       OPC_EmitInteger, MVT::i32, 1, 
/*60536*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60539*/       OPC_EmitInteger, MVT::i32, 0, 
/*60542*/       OPC_EmitInteger, MVT::i32, 0, 
/*60545*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60565*/       OPC_EmitInteger, MVT::i32, 0, 
/*60568*/       OPC_EmitInteger, MVT::i32, 0, 
/*60571*/       OPC_EmitInteger, MVT::i32, 0, 
/*60574*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60586*/       OPC_EmitInteger, MVT::i32, 1, 
/*60589*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60592*/       OPC_EmitInteger, MVT::i32, 0, 
/*60595*/       OPC_EmitInteger, MVT::i32, 0, 
/*60598*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60625*/       OPC_EmitInteger, MVT::i32, 0, 
/*60628*/       OPC_EmitInteger, MVT::i32, 0, 
/*60631*/       OPC_EmitInteger, MVT::i32, 0, 
/*60634*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60646*/       OPC_EmitInteger, MVT::i32, 1, 
/*60649*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60652*/       OPC_EmitInteger, MVT::i32, 0, 
/*60655*/       OPC_EmitInteger, MVT::i32, 0, 
/*60658*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*60678*/     /*Scope*/ 103|128,1/*231*/, /*->60911*/
/*60680*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*60682*/       OPC_EmitInteger, MVT::i32, 1, 
/*60685*/       OPC_EmitInteger, MVT::i32, 0, 
/*60688*/       OPC_EmitInteger, MVT::i32, 0, 
/*60691*/       OPC_EmitInteger, MVT::i32, 0, 
/*60694*/       OPC_EmitInteger, MVT::i32, 0, 
/*60697*/       OPC_EmitInteger, MVT::i32, 0, 
/*60700*/       OPC_EmitInteger, MVT::i32, 1, 
/*60703*/       OPC_EmitInteger, MVT::i32, 0, 
/*60706*/       OPC_EmitInteger, MVT::i32, 0, 
/*60709*/       OPC_EmitInteger, MVT::i32, 0, 
/*60712*/       OPC_EmitInteger, MVT::i32, 0, 
/*60715*/       OPC_EmitInteger, MVT::i32, 0, 
/*60718*/       OPC_EmitInteger, MVT::i32, 0, 
/*60721*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60733*/       OPC_EmitInteger, MVT::i32, 1, 
/*60736*/       OPC_EmitInteger, MVT::i32, 0, 
/*60739*/       OPC_EmitInteger, MVT::i32, 0, 
/*60742*/       OPC_EmitInteger, MVT::i32, 0, 
/*60745*/       OPC_EmitInteger, MVT::i32, 0, 
/*60748*/       OPC_EmitInteger, MVT::i32, 0, 
/*60751*/       OPC_EmitInteger, MVT::i32, 0, 
/*60754*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60766*/       OPC_EmitInteger, MVT::i32, 1, 
/*60769*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60772*/       OPC_EmitInteger, MVT::i32, 0, 
/*60775*/       OPC_EmitInteger, MVT::i32, 0, 
/*60778*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60798*/       OPC_EmitInteger, MVT::i32, 0, 
/*60801*/       OPC_EmitInteger, MVT::i32, 0, 
/*60804*/       OPC_EmitInteger, MVT::i32, 0, 
/*60807*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60819*/       OPC_EmitInteger, MVT::i32, 1, 
/*60822*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60825*/       OPC_EmitInteger, MVT::i32, 0, 
/*60828*/       OPC_EmitInteger, MVT::i32, 0, 
/*60831*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60858*/       OPC_EmitInteger, MVT::i32, 0, 
/*60861*/       OPC_EmitInteger, MVT::i32, 0, 
/*60864*/       OPC_EmitInteger, MVT::i32, 0, 
/*60867*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60879*/       OPC_EmitInteger, MVT::i32, 1, 
/*60882*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60885*/       OPC_EmitInteger, MVT::i32, 0, 
/*60888*/       OPC_EmitInteger, MVT::i32, 0, 
/*60891*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*60911*/     /*Scope*/ 103|128,1/*231*/, /*->61144*/
/*60913*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*60915*/       OPC_EmitInteger, MVT::i32, 1, 
/*60918*/       OPC_EmitInteger, MVT::i32, 0, 
/*60921*/       OPC_EmitInteger, MVT::i32, 0, 
/*60924*/       OPC_EmitInteger, MVT::i32, 0, 
/*60927*/       OPC_EmitInteger, MVT::i32, 0, 
/*60930*/       OPC_EmitInteger, MVT::i32, 0, 
/*60933*/       OPC_EmitInteger, MVT::i32, 1, 
/*60936*/       OPC_EmitInteger, MVT::i32, 0, 
/*60939*/       OPC_EmitInteger, MVT::i32, 0, 
/*60942*/       OPC_EmitInteger, MVT::i32, 0, 
/*60945*/       OPC_EmitInteger, MVT::i32, 0, 
/*60948*/       OPC_EmitInteger, MVT::i32, 0, 
/*60951*/       OPC_EmitInteger, MVT::i32, 0, 
/*60954*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60966*/       OPC_EmitInteger, MVT::i32, 1, 
/*60969*/       OPC_EmitInteger, MVT::i32, 0, 
/*60972*/       OPC_EmitInteger, MVT::i32, 0, 
/*60975*/       OPC_EmitInteger, MVT::i32, 0, 
/*60978*/       OPC_EmitInteger, MVT::i32, 0, 
/*60981*/       OPC_EmitInteger, MVT::i32, 0, 
/*60984*/       OPC_EmitInteger, MVT::i32, 0, 
/*60987*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60999*/       OPC_EmitInteger, MVT::i32, 1, 
/*61002*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61005*/       OPC_EmitInteger, MVT::i32, 0, 
/*61008*/       OPC_EmitInteger, MVT::i32, 0, 
/*61011*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61031*/       OPC_EmitInteger, MVT::i32, 0, 
/*61034*/       OPC_EmitInteger, MVT::i32, 0, 
/*61037*/       OPC_EmitInteger, MVT::i32, 0, 
/*61040*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61052*/       OPC_EmitInteger, MVT::i32, 1, 
/*61055*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61058*/       OPC_EmitInteger, MVT::i32, 0, 
/*61061*/       OPC_EmitInteger, MVT::i32, 0, 
/*61064*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61091*/       OPC_EmitInteger, MVT::i32, 0, 
/*61094*/       OPC_EmitInteger, MVT::i32, 0, 
/*61097*/       OPC_EmitInteger, MVT::i32, 0, 
/*61100*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61112*/       OPC_EmitInteger, MVT::i32, 1, 
/*61115*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61118*/       OPC_EmitInteger, MVT::i32, 0, 
/*61121*/       OPC_EmitInteger, MVT::i32, 0, 
/*61124*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*61144*/     /*Scope*/ 27, /*->61172*/
/*61145*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61147*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*61155*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*61164*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*61172*/     0, /*End of Scope*/
/*61173*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMIN3),// ->61205
/*61176*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61177*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61178*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61179*/     OPC_CheckType, MVT::f32,
/*61181*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61184*/     OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61187*/     OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61190*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61205*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMAX3),// ->61237
/*61208*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61209*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61210*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61211*/     OPC_CheckType, MVT::f32,
/*61213*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61216*/     OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61219*/     OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61222*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61237*/   /*SwitchOpcode*/ 57, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->61297
/*61240*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61241*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61242*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61243*/     OPC_SwitchType /*2 cases */, 24, MVT::f32,// ->61270
/*61246*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61249*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61252*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61255*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61270*/     /*SwitchType*/ 24, MVT::f64,// ->61296
/*61272*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61275*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61278*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61281*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61296*/     0, // EndSwitchType
/*61297*/   /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->61366
/*61300*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61301*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61302*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61303*/     OPC_RecordChild3, // #3 = physreg input VCC
/*61304*/     OPC_CheckChild3Type, MVT::i1,
/*61306*/     OPC_SwitchType /*2 cases */, 27, MVT::f32,// ->61336
/*61309*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61312*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61315*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61318*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61321*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61336*/     /*SwitchType*/ 27, MVT::f64,// ->61365
/*61338*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61341*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61344*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61347*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61350*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61365*/     0, // EndSwitchType
/*61366*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::LDEXP),// ->61417
/*61369*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61370*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61371*/     OPC_CheckChild1Type, MVT::i32,
/*61373*/     OPC_SwitchType /*2 cases */, 19, MVT::f32,// ->61395
/*61376*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61379*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61382*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61395*/     /*SwitchType*/ 19, MVT::f64,// ->61416
/*61397*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61400*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61403*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61416*/     0, // EndSwitchType
/*61417*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->61445
/*61420*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61421*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61422*/     OPC_CheckChild1Type, MVT::i32,
/*61424*/     OPC_CheckType, MVT::f64,
/*61426*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61429*/     OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61432*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61445*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP_ROUND),// ->61463
/*61448*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61449*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61452*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61463*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP_EXTEND),// ->61481
/*61466*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61467*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61470*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61481*/   /*SwitchOpcode*/ 35, TARGET_VAL(AMDGPUISD::RSQ),// ->61519
/*61484*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61485*/     OPC_SwitchType /*2 cases */, 14, MVT::f32,// ->61502
/*61488*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61491*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61502*/     /*SwitchType*/ 14, MVT::f64,// ->61518
/*61504*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61507*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61518*/     0, // EndSwitchType
/*61519*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::FP16_TO_FP),// ->61535
/*61522*/     OPC_RecordChild0, // #0 = $src0
/*61523*/     OPC_CheckChild0Type, MVT::i32,
/*61525*/     OPC_CheckType, MVT::f32,
/*61527*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*61535*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->61551
/*61538*/     OPC_RecordChild0, // #0 = $src0
/*61539*/     OPC_CheckChild0Type, MVT::i32,
/*61541*/     OPC_CheckType, MVT::f32,
/*61543*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*61551*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->61567
/*61554*/     OPC_RecordChild0, // #0 = $src0
/*61555*/     OPC_CheckChild0Type, MVT::i32,
/*61557*/     OPC_CheckType, MVT::f32,
/*61559*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*61567*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->61583
/*61570*/     OPC_RecordChild0, // #0 = $src0
/*61571*/     OPC_CheckChild0Type, MVT::i32,
/*61573*/     OPC_CheckType, MVT::f32,
/*61575*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*61583*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->61599
/*61586*/     OPC_RecordChild0, // #0 = $src0
/*61587*/     OPC_CheckChild0Type, MVT::i32,
/*61589*/     OPC_CheckType, MVT::f32,
/*61591*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*61599*/   /*SwitchOpcode*/ 52|128,14/*1844*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->63447
/*61603*/     OPC_RecordChild0, // #0 = $vec
/*61604*/     OPC_RecordChild1, // #1 = $val
/*61605*/     OPC_Scope, 32|128,6/*800*/, /*->62408*/ // 6 children in Scope
/*61608*/       OPC_CheckChild1Type, MVT::i32,
/*61610*/       OPC_Scope, 90, /*->61702*/ // 17 children in Scope
/*61612*/         OPC_MoveChild, 2,
/*61614*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*61617*/         OPC_RecordChild0, // #2 = $idx
/*61618*/         OPC_RecordChild1, // #3 = $off
/*61619*/         OPC_MoveChild, 1,
/*61621*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61624*/         OPC_MoveParent,
/*61625*/         OPC_CheckType, MVT::i32,
/*61627*/         OPC_MoveParent,
/*61628*/         OPC_SwitchType /*4 cases */, 16, MVT::v2i32,// ->61647
/*61631*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61633*/           OPC_EmitConvertToTarget, 3,
/*61635*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61647*/         /*SwitchType*/ 16, MVT::v4i32,// ->61665
/*61649*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61651*/           OPC_EmitConvertToTarget, 3,
/*61653*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61665*/         /*SwitchType*/ 16, MVT::v8i32,// ->61683
/*61667*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61669*/           OPC_EmitConvertToTarget, 3,
/*61671*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61683*/         /*SwitchType*/ 16, MVT::v16i32,// ->61701
/*61685*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61687*/           OPC_EmitConvertToTarget, 3,
/*61689*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61701*/         0, // EndSwitchType
/*61702*/       /*Scope*/ 110, /*->61813*/
/*61703*/         OPC_CheckChild2Integer, 0, 
/*61705*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->61742
/*61708*/           OPC_Scope, 15, /*->61725*/ // 2 children in Scope
/*61710*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61712*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61715*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*61725*/           /*Scope*/ 15, /*->61741*/
/*61726*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61728*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61731*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*61741*/           0, /*End of Scope*/
/*61742*/         /*SwitchType*/ 34, MVT::v2i32,// ->61778
/*61744*/           OPC_Scope, 15, /*->61761*/ // 2 children in Scope
/*61746*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61748*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61751*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*61761*/           /*Scope*/ 15, /*->61777*/
/*61762*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61764*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61767*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*61777*/           0, /*End of Scope*/
/*61778*/         /*SwitchType*/ 15, MVT::v8i32,// ->61795
/*61780*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61782*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61785*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*61795*/         /*SwitchType*/ 15, MVT::v16i32,// ->61812
/*61797*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61799*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61802*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*61812*/         0, // EndSwitchType
/*61813*/       /*Scope*/ 110, /*->61924*/
/*61814*/         OPC_CheckChild2Integer, 1, 
/*61816*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->61853
/*61819*/           OPC_Scope, 15, /*->61836*/ // 2 children in Scope
/*61821*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61823*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61826*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*61836*/           /*Scope*/ 15, /*->61852*/
/*61837*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61839*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61842*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*61852*/           0, /*End of Scope*/
/*61853*/         /*SwitchType*/ 34, MVT::v2i32,// ->61889
/*61855*/           OPC_Scope, 15, /*->61872*/ // 2 children in Scope
/*61857*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61859*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61862*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*61872*/           /*Scope*/ 15, /*->61888*/
/*61873*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61875*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61878*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*61888*/           0, /*End of Scope*/
/*61889*/         /*SwitchType*/ 15, MVT::v8i32,// ->61906
/*61891*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61893*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61896*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*61906*/         /*SwitchType*/ 15, MVT::v16i32,// ->61923
/*61908*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61910*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61913*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*61923*/         0, // EndSwitchType
/*61924*/       /*Scope*/ 91, /*->62016*/
/*61925*/         OPC_CheckChild2Integer, 2, 
/*61927*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->61964
/*61930*/           OPC_Scope, 15, /*->61947*/ // 2 children in Scope
/*61932*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61934*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61937*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*61947*/           /*Scope*/ 15, /*->61963*/
/*61948*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61950*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61953*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*61963*/           0, /*End of Scope*/
/*61964*/         /*SwitchType*/ 15, MVT::v2i32,// ->61981
/*61966*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61968*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61971*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*61981*/         /*SwitchType*/ 15, MVT::v8i32,// ->61998
/*61983*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61985*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*61988*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*61998*/         /*SwitchType*/ 15, MVT::v16i32,// ->62015
/*62000*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62002*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62005*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*62015*/         0, // EndSwitchType
/*62016*/       /*Scope*/ 74, /*->62091*/
/*62017*/         OPC_CheckChild2Integer, 3, 
/*62019*/         OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->62056
/*62022*/           OPC_Scope, 15, /*->62039*/ // 2 children in Scope
/*62024*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62026*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62029*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62039*/           /*Scope*/ 15, /*->62055*/
/*62040*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62042*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62045*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62055*/           0, /*End of Scope*/
/*62056*/         /*SwitchType*/ 15, MVT::v8i32,// ->62073
/*62058*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62060*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62063*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*62073*/         /*SwitchType*/ 15, MVT::v16i32,// ->62090
/*62075*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62077*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62080*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*62090*/         0, // EndSwitchType
/*62091*/       /*Scope*/ 38, /*->62130*/
/*62092*/         OPC_CheckChild2Integer, 4, 
/*62094*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62112
/*62097*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62099*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62102*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*62112*/         /*SwitchType*/ 15, MVT::v16i32,// ->62129
/*62114*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62116*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62119*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*62129*/         0, // EndSwitchType
/*62130*/       /*Scope*/ 38, /*->62169*/
/*62131*/         OPC_CheckChild2Integer, 5, 
/*62133*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62151
/*62136*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62138*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62141*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*62151*/         /*SwitchType*/ 15, MVT::v16i32,// ->62168
/*62153*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62155*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62158*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*62168*/         0, // EndSwitchType
/*62169*/       /*Scope*/ 38, /*->62208*/
/*62170*/         OPC_CheckChild2Integer, 6, 
/*62172*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62190
/*62175*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62177*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62180*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*62190*/         /*SwitchType*/ 15, MVT::v16i32,// ->62207
/*62192*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62194*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62197*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*62207*/         0, // EndSwitchType
/*62208*/       /*Scope*/ 38, /*->62247*/
/*62209*/         OPC_CheckChild2Integer, 7, 
/*62211*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62229
/*62214*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62216*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62219*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*62229*/         /*SwitchType*/ 15, MVT::v16i32,// ->62246
/*62231*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62233*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62236*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*62246*/         0, // EndSwitchType
/*62247*/       /*Scope*/ 19, /*->62267*/
/*62248*/         OPC_CheckChild2Integer, 8, 
/*62250*/         OPC_CheckType, MVT::v16i32,
/*62252*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62254*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*62257*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*62267*/       /*Scope*/ 19, /*->62287*/
/*62268*/         OPC_CheckChild2Integer, 9, 
/*62270*/         OPC_CheckType, MVT::v16i32,
/*62272*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62274*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*62277*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*62287*/       /*Scope*/ 19, /*->62307*/
/*62288*/         OPC_CheckChild2Integer, 10, 
/*62290*/         OPC_CheckType, MVT::v16i32,
/*62292*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62294*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*62297*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*62307*/       /*Scope*/ 19, /*->62327*/
/*62308*/         OPC_CheckChild2Integer, 11, 
/*62310*/         OPC_CheckType, MVT::v16i32,
/*62312*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62314*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*62317*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*62327*/       /*Scope*/ 19, /*->62347*/
/*62328*/         OPC_CheckChild2Integer, 12, 
/*62330*/         OPC_CheckType, MVT::v16i32,
/*62332*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62334*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*62337*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*62347*/       /*Scope*/ 19, /*->62367*/
/*62348*/         OPC_CheckChild2Integer, 13, 
/*62350*/         OPC_CheckType, MVT::v16i32,
/*62352*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62354*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*62357*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*62367*/       /*Scope*/ 19, /*->62387*/
/*62368*/         OPC_CheckChild2Integer, 14, 
/*62370*/         OPC_CheckType, MVT::v16i32,
/*62372*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62374*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*62377*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*62387*/       /*Scope*/ 19, /*->62407*/
/*62388*/         OPC_CheckChild2Integer, 15, 
/*62390*/         OPC_CheckType, MVT::v16i32,
/*62392*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62394*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*62397*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*62407*/       0, /*End of Scope*/
/*62408*/     /*Scope*/ 33, /*->62442*/
/*62409*/       OPC_RecordChild2, // #2 = $index
/*62410*/       OPC_CheckChild2Type, MVT::i32,
/*62412*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->62427
/*62415*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62417*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*62427*/       /*SwitchType*/ 12, MVT::v4i32,// ->62441
/*62429*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62431*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*62441*/       0, // EndSwitchType
/*62442*/     /*Scope*/ 83, /*->62526*/
/*62443*/       OPC_CheckChild1Type, MVT::i32,
/*62445*/       OPC_RecordChild2, // #2 = $idx
/*62446*/       OPC_CheckChild2Type, MVT::i32,
/*62448*/       OPC_SwitchType /*4 cases */, 17, MVT::v2i32,// ->62468
/*62451*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62453*/         OPC_EmitInteger, MVT::i32, 0, 
/*62456*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62468*/       /*SwitchType*/ 17, MVT::v4i32,// ->62487
/*62470*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62472*/         OPC_EmitInteger, MVT::i32, 0, 
/*62475*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62487*/       /*SwitchType*/ 17, MVT::v8i32,// ->62506
/*62489*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62491*/         OPC_EmitInteger, MVT::i32, 0, 
/*62494*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62506*/       /*SwitchType*/ 17, MVT::v16i32,// ->62525
/*62508*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62510*/         OPC_EmitInteger, MVT::i32, 0, 
/*62513*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62525*/       0, // EndSwitchType
/*62526*/     /*Scope*/ 32|128,6/*800*/, /*->63328*/
/*62528*/       OPC_CheckChild1Type, MVT::f32,
/*62530*/       OPC_Scope, 90, /*->62622*/ // 17 children in Scope
/*62532*/         OPC_MoveChild, 2,
/*62534*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*62537*/         OPC_RecordChild0, // #2 = $idx
/*62538*/         OPC_RecordChild1, // #3 = $off
/*62539*/         OPC_MoveChild, 1,
/*62541*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62544*/         OPC_MoveParent,
/*62545*/         OPC_CheckType, MVT::i32,
/*62547*/         OPC_MoveParent,
/*62548*/         OPC_SwitchType /*4 cases */, 16, MVT::v2f32,// ->62567
/*62551*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62553*/           OPC_EmitConvertToTarget, 3,
/*62555*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62567*/         /*SwitchType*/ 16, MVT::v4f32,// ->62585
/*62569*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62571*/           OPC_EmitConvertToTarget, 3,
/*62573*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62585*/         /*SwitchType*/ 16, MVT::v8f32,// ->62603
/*62587*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62589*/           OPC_EmitConvertToTarget, 3,
/*62591*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62603*/         /*SwitchType*/ 16, MVT::v16f32,// ->62621
/*62605*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62607*/           OPC_EmitConvertToTarget, 3,
/*62609*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62621*/         0, // EndSwitchType
/*62622*/       /*Scope*/ 110, /*->62733*/
/*62623*/         OPC_CheckChild2Integer, 0, 
/*62625*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62662
/*62628*/           OPC_Scope, 15, /*->62645*/ // 2 children in Scope
/*62630*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62632*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62635*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*62645*/           /*Scope*/ 15, /*->62661*/
/*62646*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62648*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62651*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*62661*/           0, /*End of Scope*/
/*62662*/         /*SwitchType*/ 34, MVT::v2f32,// ->62698
/*62664*/           OPC_Scope, 15, /*->62681*/ // 2 children in Scope
/*62666*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62668*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62671*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*62681*/           /*Scope*/ 15, /*->62697*/
/*62682*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62684*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62687*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*62697*/           0, /*End of Scope*/
/*62698*/         /*SwitchType*/ 15, MVT::v8f32,// ->62715
/*62700*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62702*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62705*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*62715*/         /*SwitchType*/ 15, MVT::v16f32,// ->62732
/*62717*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62719*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62722*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*62732*/         0, // EndSwitchType
/*62733*/       /*Scope*/ 110, /*->62844*/
/*62734*/         OPC_CheckChild2Integer, 1, 
/*62736*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62773
/*62739*/           OPC_Scope, 15, /*->62756*/ // 2 children in Scope
/*62741*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62743*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62746*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*62756*/           /*Scope*/ 15, /*->62772*/
/*62757*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62759*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62762*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*62772*/           0, /*End of Scope*/
/*62773*/         /*SwitchType*/ 34, MVT::v2f32,// ->62809
/*62775*/           OPC_Scope, 15, /*->62792*/ // 2 children in Scope
/*62777*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62779*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62782*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*62792*/           /*Scope*/ 15, /*->62808*/
/*62793*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62795*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62798*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*62808*/           0, /*End of Scope*/
/*62809*/         /*SwitchType*/ 15, MVT::v8f32,// ->62826
/*62811*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62813*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62816*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*62826*/         /*SwitchType*/ 15, MVT::v16f32,// ->62843
/*62828*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62830*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62833*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*62843*/         0, // EndSwitchType
/*62844*/       /*Scope*/ 91, /*->62936*/
/*62845*/         OPC_CheckChild2Integer, 2, 
/*62847*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62884
/*62850*/           OPC_Scope, 15, /*->62867*/ // 2 children in Scope
/*62852*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62854*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62857*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*62867*/           /*Scope*/ 15, /*->62883*/
/*62868*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62870*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62873*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*62883*/           0, /*End of Scope*/
/*62884*/         /*SwitchType*/ 15, MVT::v2f32,// ->62901
/*62886*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62888*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62891*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*62901*/         /*SwitchType*/ 15, MVT::v8f32,// ->62918
/*62903*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62905*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62908*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*62918*/         /*SwitchType*/ 15, MVT::v16f32,// ->62935
/*62920*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62922*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62925*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*62935*/         0, // EndSwitchType
/*62936*/       /*Scope*/ 74, /*->63011*/
/*62937*/         OPC_CheckChild2Integer, 3, 
/*62939*/         OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->62976
/*62942*/           OPC_Scope, 15, /*->62959*/ // 2 children in Scope
/*62944*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62946*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62949*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*62959*/           /*Scope*/ 15, /*->62975*/
/*62960*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62962*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62965*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*62975*/           0, /*End of Scope*/
/*62976*/         /*SwitchType*/ 15, MVT::v8f32,// ->62993
/*62978*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62980*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62983*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*62993*/         /*SwitchType*/ 15, MVT::v16f32,// ->63010
/*62995*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62997*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63000*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*63010*/         0, // EndSwitchType
/*63011*/       /*Scope*/ 38, /*->63050*/
/*63012*/         OPC_CheckChild2Integer, 4, 
/*63014*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63032
/*63017*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63019*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63022*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*63032*/         /*SwitchType*/ 15, MVT::v16f32,// ->63049
/*63034*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63036*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63039*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*63049*/         0, // EndSwitchType
/*63050*/       /*Scope*/ 38, /*->63089*/
/*63051*/         OPC_CheckChild2Integer, 5, 
/*63053*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63071
/*63056*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63058*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63061*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*63071*/         /*SwitchType*/ 15, MVT::v16f32,// ->63088
/*63073*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63075*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63078*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*63088*/         0, // EndSwitchType
/*63089*/       /*Scope*/ 38, /*->63128*/
/*63090*/         OPC_CheckChild2Integer, 6, 
/*63092*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63110
/*63095*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63097*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63100*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*63110*/         /*SwitchType*/ 15, MVT::v16f32,// ->63127
/*63112*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63114*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63117*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*63127*/         0, // EndSwitchType
/*63128*/       /*Scope*/ 38, /*->63167*/
/*63129*/         OPC_CheckChild2Integer, 7, 
/*63131*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63149
/*63134*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63136*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63139*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*63149*/         /*SwitchType*/ 15, MVT::v16f32,// ->63166
/*63151*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63153*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63156*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*63166*/         0, // EndSwitchType
/*63167*/       /*Scope*/ 19, /*->63187*/
/*63168*/         OPC_CheckChild2Integer, 8, 
/*63170*/         OPC_CheckType, MVT::v16f32,
/*63172*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63174*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*63177*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*63187*/       /*Scope*/ 19, /*->63207*/
/*63188*/         OPC_CheckChild2Integer, 9, 
/*63190*/         OPC_CheckType, MVT::v16f32,
/*63192*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63194*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*63197*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*63207*/       /*Scope*/ 19, /*->63227*/
/*63208*/         OPC_CheckChild2Integer, 10, 
/*63210*/         OPC_CheckType, MVT::v16f32,
/*63212*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63214*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*63217*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*63227*/       /*Scope*/ 19, /*->63247*/
/*63228*/         OPC_CheckChild2Integer, 11, 
/*63230*/         OPC_CheckType, MVT::v16f32,
/*63232*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63234*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*63237*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*63247*/       /*Scope*/ 19, /*->63267*/
/*63248*/         OPC_CheckChild2Integer, 12, 
/*63250*/         OPC_CheckType, MVT::v16f32,
/*63252*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63254*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*63257*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*63267*/       /*Scope*/ 19, /*->63287*/
/*63268*/         OPC_CheckChild2Integer, 13, 
/*63270*/         OPC_CheckType, MVT::v16f32,
/*63272*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63274*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*63277*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*63287*/       /*Scope*/ 19, /*->63307*/
/*63288*/         OPC_CheckChild2Integer, 14, 
/*63290*/         OPC_CheckType, MVT::v16f32,
/*63292*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63294*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*63297*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*63307*/       /*Scope*/ 19, /*->63327*/
/*63308*/         OPC_CheckChild2Integer, 15, 
/*63310*/         OPC_CheckType, MVT::v16f32,
/*63312*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63314*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*63317*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*63327*/       0, /*End of Scope*/
/*63328*/     /*Scope*/ 33, /*->63362*/
/*63329*/       OPC_RecordChild2, // #2 = $index
/*63330*/       OPC_CheckChild2Type, MVT::i32,
/*63332*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->63347
/*63335*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*63347*/       /*SwitchType*/ 12, MVT::v4f32,// ->63361
/*63349*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63351*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*63361*/       0, // EndSwitchType
/*63362*/     /*Scope*/ 83, /*->63446*/
/*63363*/       OPC_CheckChild1Type, MVT::f32,
/*63365*/       OPC_RecordChild2, // #2 = $idx
/*63366*/       OPC_CheckChild2Type, MVT::i32,
/*63368*/       OPC_SwitchType /*4 cases */, 17, MVT::v2f32,// ->63388
/*63371*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63373*/         OPC_EmitInteger, MVT::i32, 0, 
/*63376*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63388*/       /*SwitchType*/ 17, MVT::v4f32,// ->63407
/*63390*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63392*/         OPC_EmitInteger, MVT::i32, 0, 
/*63395*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63407*/       /*SwitchType*/ 17, MVT::v8f32,// ->63426
/*63409*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63411*/         OPC_EmitInteger, MVT::i32, 0, 
/*63414*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63426*/       /*SwitchType*/ 17, MVT::v16f32,// ->63445
/*63428*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63430*/         OPC_EmitInteger, MVT::i32, 0, 
/*63433*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63445*/       0, // EndSwitchType
/*63446*/     0, /*End of Scope*/
/*63447*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->65928
/*63451*/     OPC_Scope, 95|128,1/*223*/, /*->63677*/ // 11 children in Scope
/*63454*/       OPC_CheckChild0Integer, 0, 
/*63456*/       OPC_CheckChild0Type, MVT::i32,
/*63458*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63459*/       OPC_CheckChild1Type, MVT::v4f32,
/*63461*/       OPC_RecordChild2, // #1 = $srcx
/*63462*/       OPC_MoveChild, 2,
/*63464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63467*/       OPC_CheckType, MVT::i32,
/*63469*/       OPC_MoveParent,
/*63470*/       OPC_RecordChild3, // #2 = $srcy
/*63471*/       OPC_MoveChild, 3,
/*63473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63476*/       OPC_CheckType, MVT::i32,
/*63478*/       OPC_MoveParent,
/*63479*/       OPC_RecordChild4, // #3 = $srcz
/*63480*/       OPC_MoveChild, 4,
/*63482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63485*/       OPC_CheckType, MVT::i32,
/*63487*/       OPC_MoveParent,
/*63488*/       OPC_RecordChild5, // #4 = $srcw
/*63489*/       OPC_MoveChild, 5,
/*63491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63494*/       OPC_CheckType, MVT::i32,
/*63496*/       OPC_MoveParent,
/*63497*/       OPC_RecordChild6, // #5 = $offsetx
/*63498*/       OPC_MoveChild, 6,
/*63500*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63503*/       OPC_CheckType, MVT::i32,
/*63505*/       OPC_MoveParent,
/*63506*/       OPC_RecordChild7, // #6 = $offsety
/*63507*/       OPC_MoveChild, 7,
/*63509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63512*/       OPC_CheckType, MVT::i32,
/*63514*/       OPC_MoveParent,
/*63515*/       OPC_MoveChild, 8,
/*63517*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63520*/       OPC_RecordNode, // #7 = $offsetz
/*63521*/       OPC_CheckType, MVT::i32,
/*63523*/       OPC_MoveParent,
/*63524*/       OPC_MoveChild, 9,
/*63526*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63529*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63530*/       OPC_CheckType, MVT::i32,
/*63532*/       OPC_MoveParent,
/*63533*/       OPC_MoveChild, 10,
/*63535*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63538*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63539*/       OPC_CheckType, MVT::i32,
/*63541*/       OPC_MoveParent,
/*63542*/       OPC_MoveChild, 11,
/*63544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63547*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63548*/       OPC_CheckType, MVT::i32,
/*63550*/       OPC_MoveParent,
/*63551*/       OPC_MoveChild, 12,
/*63553*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63556*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63557*/       OPC_CheckType, MVT::i32,
/*63559*/       OPC_MoveParent,
/*63560*/       OPC_MoveChild, 13,
/*63562*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63565*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63566*/       OPC_CheckType, MVT::i32,
/*63568*/       OPC_MoveParent,
/*63569*/       OPC_MoveChild, 14,
/*63571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63574*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63575*/       OPC_CheckType, MVT::i32,
/*63577*/       OPC_MoveParent,
/*63578*/       OPC_MoveChild, 15,
/*63580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63583*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63584*/       OPC_CheckType, MVT::i32,
/*63586*/       OPC_MoveParent,
/*63587*/       OPC_MoveChild, 16,
/*63589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63592*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63593*/       OPC_CheckType, MVT::i32,
/*63595*/       OPC_MoveParent,
/*63596*/       OPC_MoveChild, 17,
/*63598*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63601*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63602*/       OPC_CheckType, MVT::i32,
/*63604*/       OPC_MoveParent,
/*63605*/       OPC_MoveChild, 18,
/*63607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63610*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63611*/       OPC_CheckType, MVT::i32,
/*63613*/       OPC_MoveParent,
/*63614*/       OPC_CheckType, MVT::v4f32,
/*63616*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63618*/       OPC_EmitConvertToTarget, 1,
/*63620*/       OPC_EmitConvertToTarget, 2,
/*63622*/       OPC_EmitConvertToTarget, 3,
/*63624*/       OPC_EmitConvertToTarget, 4,
/*63626*/       OPC_EmitConvertToTarget, 5,
/*63628*/       OPC_EmitConvertToTarget, 6,
/*63630*/       OPC_EmitConvertToTarget, 7,
/*63632*/       OPC_EmitConvertToTarget, 8,
/*63634*/       OPC_EmitConvertToTarget, 9,
/*63636*/       OPC_EmitConvertToTarget, 10,
/*63638*/       OPC_EmitConvertToTarget, 11,
/*63640*/       OPC_EmitConvertToTarget, 12,
/*63642*/       OPC_EmitConvertToTarget, 13,
/*63644*/       OPC_EmitConvertToTarget, 14,
/*63646*/       OPC_EmitConvertToTarget, 15,
/*63648*/       OPC_EmitConvertToTarget, 16,
/*63650*/       OPC_EmitConvertToTarget, 17,
/*63652*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63677*/     /*Scope*/ 95|128,1/*223*/, /*->63902*/
/*63679*/       OPC_CheckChild0Integer, 1, 
/*63681*/       OPC_CheckChild0Type, MVT::i32,
/*63683*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63684*/       OPC_CheckChild1Type, MVT::v4f32,
/*63686*/       OPC_RecordChild2, // #1 = $srcx
/*63687*/       OPC_MoveChild, 2,
/*63689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63692*/       OPC_CheckType, MVT::i32,
/*63694*/       OPC_MoveParent,
/*63695*/       OPC_RecordChild3, // #2 = $srcy
/*63696*/       OPC_MoveChild, 3,
/*63698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63701*/       OPC_CheckType, MVT::i32,
/*63703*/       OPC_MoveParent,
/*63704*/       OPC_RecordChild4, // #3 = $srcz
/*63705*/       OPC_MoveChild, 4,
/*63707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63710*/       OPC_CheckType, MVT::i32,
/*63712*/       OPC_MoveParent,
/*63713*/       OPC_RecordChild5, // #4 = $srcw
/*63714*/       OPC_MoveChild, 5,
/*63716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63719*/       OPC_CheckType, MVT::i32,
/*63721*/       OPC_MoveParent,
/*63722*/       OPC_RecordChild6, // #5 = $offsetx
/*63723*/       OPC_MoveChild, 6,
/*63725*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63728*/       OPC_CheckType, MVT::i32,
/*63730*/       OPC_MoveParent,
/*63731*/       OPC_RecordChild7, // #6 = $offsety
/*63732*/       OPC_MoveChild, 7,
/*63734*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63737*/       OPC_CheckType, MVT::i32,
/*63739*/       OPC_MoveParent,
/*63740*/       OPC_MoveChild, 8,
/*63742*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63745*/       OPC_RecordNode, // #7 = $offsetz
/*63746*/       OPC_CheckType, MVT::i32,
/*63748*/       OPC_MoveParent,
/*63749*/       OPC_MoveChild, 9,
/*63751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63754*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63755*/       OPC_CheckType, MVT::i32,
/*63757*/       OPC_MoveParent,
/*63758*/       OPC_MoveChild, 10,
/*63760*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63763*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63764*/       OPC_CheckType, MVT::i32,
/*63766*/       OPC_MoveParent,
/*63767*/       OPC_MoveChild, 11,
/*63769*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63772*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63773*/       OPC_CheckType, MVT::i32,
/*63775*/       OPC_MoveParent,
/*63776*/       OPC_MoveChild, 12,
/*63778*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63781*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63782*/       OPC_CheckType, MVT::i32,
/*63784*/       OPC_MoveParent,
/*63785*/       OPC_MoveChild, 13,
/*63787*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63790*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63791*/       OPC_CheckType, MVT::i32,
/*63793*/       OPC_MoveParent,
/*63794*/       OPC_MoveChild, 14,
/*63796*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63799*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63800*/       OPC_CheckType, MVT::i32,
/*63802*/       OPC_MoveParent,
/*63803*/       OPC_MoveChild, 15,
/*63805*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63808*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63809*/       OPC_CheckType, MVT::i32,
/*63811*/       OPC_MoveParent,
/*63812*/       OPC_MoveChild, 16,
/*63814*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63817*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63818*/       OPC_CheckType, MVT::i32,
/*63820*/       OPC_MoveParent,
/*63821*/       OPC_MoveChild, 17,
/*63823*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63826*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63827*/       OPC_CheckType, MVT::i32,
/*63829*/       OPC_MoveParent,
/*63830*/       OPC_MoveChild, 18,
/*63832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63835*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63836*/       OPC_CheckType, MVT::i32,
/*63838*/       OPC_MoveParent,
/*63839*/       OPC_CheckType, MVT::v4f32,
/*63841*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63843*/       OPC_EmitConvertToTarget, 1,
/*63845*/       OPC_EmitConvertToTarget, 2,
/*63847*/       OPC_EmitConvertToTarget, 3,
/*63849*/       OPC_EmitConvertToTarget, 4,
/*63851*/       OPC_EmitConvertToTarget, 5,
/*63853*/       OPC_EmitConvertToTarget, 6,
/*63855*/       OPC_EmitConvertToTarget, 7,
/*63857*/       OPC_EmitConvertToTarget, 8,
/*63859*/       OPC_EmitConvertToTarget, 9,
/*63861*/       OPC_EmitConvertToTarget, 10,
/*63863*/       OPC_EmitConvertToTarget, 11,
/*63865*/       OPC_EmitConvertToTarget, 12,
/*63867*/       OPC_EmitConvertToTarget, 13,
/*63869*/       OPC_EmitConvertToTarget, 14,
/*63871*/       OPC_EmitConvertToTarget, 15,
/*63873*/       OPC_EmitConvertToTarget, 16,
/*63875*/       OPC_EmitConvertToTarget, 17,
/*63877*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63902*/     /*Scope*/ 95|128,1/*223*/, /*->64127*/
/*63904*/       OPC_CheckChild0Integer, 2, 
/*63906*/       OPC_CheckChild0Type, MVT::i32,
/*63908*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63909*/       OPC_CheckChild1Type, MVT::v4f32,
/*63911*/       OPC_RecordChild2, // #1 = $srcx
/*63912*/       OPC_MoveChild, 2,
/*63914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63917*/       OPC_CheckType, MVT::i32,
/*63919*/       OPC_MoveParent,
/*63920*/       OPC_RecordChild3, // #2 = $srcy
/*63921*/       OPC_MoveChild, 3,
/*63923*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63926*/       OPC_CheckType, MVT::i32,
/*63928*/       OPC_MoveParent,
/*63929*/       OPC_RecordChild4, // #3 = $srcz
/*63930*/       OPC_MoveChild, 4,
/*63932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63935*/       OPC_CheckType, MVT::i32,
/*63937*/       OPC_MoveParent,
/*63938*/       OPC_RecordChild5, // #4 = $srcw
/*63939*/       OPC_MoveChild, 5,
/*63941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63944*/       OPC_CheckType, MVT::i32,
/*63946*/       OPC_MoveParent,
/*63947*/       OPC_RecordChild6, // #5 = $offsetx
/*63948*/       OPC_MoveChild, 6,
/*63950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63953*/       OPC_CheckType, MVT::i32,
/*63955*/       OPC_MoveParent,
/*63956*/       OPC_RecordChild7, // #6 = $offsety
/*63957*/       OPC_MoveChild, 7,
/*63959*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63962*/       OPC_CheckType, MVT::i32,
/*63964*/       OPC_MoveParent,
/*63965*/       OPC_MoveChild, 8,
/*63967*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63970*/       OPC_RecordNode, // #7 = $offsetz
/*63971*/       OPC_CheckType, MVT::i32,
/*63973*/       OPC_MoveParent,
/*63974*/       OPC_MoveChild, 9,
/*63976*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63979*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63980*/       OPC_CheckType, MVT::i32,
/*63982*/       OPC_MoveParent,
/*63983*/       OPC_MoveChild, 10,
/*63985*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63988*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63989*/       OPC_CheckType, MVT::i32,
/*63991*/       OPC_MoveParent,
/*63992*/       OPC_MoveChild, 11,
/*63994*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63997*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63998*/       OPC_CheckType, MVT::i32,
/*64000*/       OPC_MoveParent,
/*64001*/       OPC_MoveChild, 12,
/*64003*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64006*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64007*/       OPC_CheckType, MVT::i32,
/*64009*/       OPC_MoveParent,
/*64010*/       OPC_MoveChild, 13,
/*64012*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64015*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64016*/       OPC_CheckType, MVT::i32,
/*64018*/       OPC_MoveParent,
/*64019*/       OPC_MoveChild, 14,
/*64021*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64024*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64025*/       OPC_CheckType, MVT::i32,
/*64027*/       OPC_MoveParent,
/*64028*/       OPC_MoveChild, 15,
/*64030*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64033*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64034*/       OPC_CheckType, MVT::i32,
/*64036*/       OPC_MoveParent,
/*64037*/       OPC_MoveChild, 16,
/*64039*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64042*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64043*/       OPC_CheckType, MVT::i32,
/*64045*/       OPC_MoveParent,
/*64046*/       OPC_MoveChild, 17,
/*64048*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64051*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64052*/       OPC_CheckType, MVT::i32,
/*64054*/       OPC_MoveParent,
/*64055*/       OPC_MoveChild, 18,
/*64057*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64060*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64061*/       OPC_CheckType, MVT::i32,
/*64063*/       OPC_MoveParent,
/*64064*/       OPC_CheckType, MVT::v4f32,
/*64066*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64068*/       OPC_EmitConvertToTarget, 1,
/*64070*/       OPC_EmitConvertToTarget, 2,
/*64072*/       OPC_EmitConvertToTarget, 3,
/*64074*/       OPC_EmitConvertToTarget, 4,
/*64076*/       OPC_EmitConvertToTarget, 5,
/*64078*/       OPC_EmitConvertToTarget, 6,
/*64080*/       OPC_EmitConvertToTarget, 7,
/*64082*/       OPC_EmitConvertToTarget, 8,
/*64084*/       OPC_EmitConvertToTarget, 9,
/*64086*/       OPC_EmitConvertToTarget, 10,
/*64088*/       OPC_EmitConvertToTarget, 11,
/*64090*/       OPC_EmitConvertToTarget, 12,
/*64092*/       OPC_EmitConvertToTarget, 13,
/*64094*/       OPC_EmitConvertToTarget, 14,
/*64096*/       OPC_EmitConvertToTarget, 15,
/*64098*/       OPC_EmitConvertToTarget, 16,
/*64100*/       OPC_EmitConvertToTarget, 17,
/*64102*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64127*/     /*Scope*/ 95|128,1/*223*/, /*->64352*/
/*64129*/       OPC_CheckChild0Integer, 3, 
/*64131*/       OPC_CheckChild0Type, MVT::i32,
/*64133*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64134*/       OPC_CheckChild1Type, MVT::v4f32,
/*64136*/       OPC_RecordChild2, // #1 = $srcx
/*64137*/       OPC_MoveChild, 2,
/*64139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64142*/       OPC_CheckType, MVT::i32,
/*64144*/       OPC_MoveParent,
/*64145*/       OPC_RecordChild3, // #2 = $srcy
/*64146*/       OPC_MoveChild, 3,
/*64148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64151*/       OPC_CheckType, MVT::i32,
/*64153*/       OPC_MoveParent,
/*64154*/       OPC_RecordChild4, // #3 = $srcz
/*64155*/       OPC_MoveChild, 4,
/*64157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64160*/       OPC_CheckType, MVT::i32,
/*64162*/       OPC_MoveParent,
/*64163*/       OPC_RecordChild5, // #4 = $srcw
/*64164*/       OPC_MoveChild, 5,
/*64166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64169*/       OPC_CheckType, MVT::i32,
/*64171*/       OPC_MoveParent,
/*64172*/       OPC_RecordChild6, // #5 = $offsetx
/*64173*/       OPC_MoveChild, 6,
/*64175*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64178*/       OPC_CheckType, MVT::i32,
/*64180*/       OPC_MoveParent,
/*64181*/       OPC_RecordChild7, // #6 = $offsety
/*64182*/       OPC_MoveChild, 7,
/*64184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64187*/       OPC_CheckType, MVT::i32,
/*64189*/       OPC_MoveParent,
/*64190*/       OPC_MoveChild, 8,
/*64192*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64195*/       OPC_RecordNode, // #7 = $offsetz
/*64196*/       OPC_CheckType, MVT::i32,
/*64198*/       OPC_MoveParent,
/*64199*/       OPC_MoveChild, 9,
/*64201*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64204*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64205*/       OPC_CheckType, MVT::i32,
/*64207*/       OPC_MoveParent,
/*64208*/       OPC_MoveChild, 10,
/*64210*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64213*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64214*/       OPC_CheckType, MVT::i32,
/*64216*/       OPC_MoveParent,
/*64217*/       OPC_MoveChild, 11,
/*64219*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64222*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64223*/       OPC_CheckType, MVT::i32,
/*64225*/       OPC_MoveParent,
/*64226*/       OPC_MoveChild, 12,
/*64228*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64231*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64232*/       OPC_CheckType, MVT::i32,
/*64234*/       OPC_MoveParent,
/*64235*/       OPC_MoveChild, 13,
/*64237*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64240*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64241*/       OPC_CheckType, MVT::i32,
/*64243*/       OPC_MoveParent,
/*64244*/       OPC_MoveChild, 14,
/*64246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64249*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64250*/       OPC_CheckType, MVT::i32,
/*64252*/       OPC_MoveParent,
/*64253*/       OPC_MoveChild, 15,
/*64255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64258*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64259*/       OPC_CheckType, MVT::i32,
/*64261*/       OPC_MoveParent,
/*64262*/       OPC_MoveChild, 16,
/*64264*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64267*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64268*/       OPC_CheckType, MVT::i32,
/*64270*/       OPC_MoveParent,
/*64271*/       OPC_MoveChild, 17,
/*64273*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64276*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64277*/       OPC_CheckType, MVT::i32,
/*64279*/       OPC_MoveParent,
/*64280*/       OPC_MoveChild, 18,
/*64282*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64285*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64286*/       OPC_CheckType, MVT::i32,
/*64288*/       OPC_MoveParent,
/*64289*/       OPC_CheckType, MVT::v4f32,
/*64291*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64293*/       OPC_EmitConvertToTarget, 1,
/*64295*/       OPC_EmitConvertToTarget, 2,
/*64297*/       OPC_EmitConvertToTarget, 3,
/*64299*/       OPC_EmitConvertToTarget, 4,
/*64301*/       OPC_EmitConvertToTarget, 5,
/*64303*/       OPC_EmitConvertToTarget, 6,
/*64305*/       OPC_EmitConvertToTarget, 7,
/*64307*/       OPC_EmitConvertToTarget, 8,
/*64309*/       OPC_EmitConvertToTarget, 9,
/*64311*/       OPC_EmitConvertToTarget, 10,
/*64313*/       OPC_EmitConvertToTarget, 11,
/*64315*/       OPC_EmitConvertToTarget, 12,
/*64317*/       OPC_EmitConvertToTarget, 13,
/*64319*/       OPC_EmitConvertToTarget, 14,
/*64321*/       OPC_EmitConvertToTarget, 15,
/*64323*/       OPC_EmitConvertToTarget, 16,
/*64325*/       OPC_EmitConvertToTarget, 17,
/*64327*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64352*/     /*Scope*/ 95|128,1/*223*/, /*->64577*/
/*64354*/       OPC_CheckChild0Integer, 4, 
/*64356*/       OPC_CheckChild0Type, MVT::i32,
/*64358*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64359*/       OPC_CheckChild1Type, MVT::v4f32,
/*64361*/       OPC_RecordChild2, // #1 = $srcx
/*64362*/       OPC_MoveChild, 2,
/*64364*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64367*/       OPC_CheckType, MVT::i32,
/*64369*/       OPC_MoveParent,
/*64370*/       OPC_RecordChild3, // #2 = $srcy
/*64371*/       OPC_MoveChild, 3,
/*64373*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64376*/       OPC_CheckType, MVT::i32,
/*64378*/       OPC_MoveParent,
/*64379*/       OPC_RecordChild4, // #3 = $srcz
/*64380*/       OPC_MoveChild, 4,
/*64382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64385*/       OPC_CheckType, MVT::i32,
/*64387*/       OPC_MoveParent,
/*64388*/       OPC_RecordChild5, // #4 = $srcw
/*64389*/       OPC_MoveChild, 5,
/*64391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64394*/       OPC_CheckType, MVT::i32,
/*64396*/       OPC_MoveParent,
/*64397*/       OPC_RecordChild6, // #5 = $offsetx
/*64398*/       OPC_MoveChild, 6,
/*64400*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64403*/       OPC_CheckType, MVT::i32,
/*64405*/       OPC_MoveParent,
/*64406*/       OPC_RecordChild7, // #6 = $offsety
/*64407*/       OPC_MoveChild, 7,
/*64409*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64412*/       OPC_CheckType, MVT::i32,
/*64414*/       OPC_MoveParent,
/*64415*/       OPC_MoveChild, 8,
/*64417*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64420*/       OPC_RecordNode, // #7 = $offsetz
/*64421*/       OPC_CheckType, MVT::i32,
/*64423*/       OPC_MoveParent,
/*64424*/       OPC_MoveChild, 9,
/*64426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64429*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64430*/       OPC_CheckType, MVT::i32,
/*64432*/       OPC_MoveParent,
/*64433*/       OPC_MoveChild, 10,
/*64435*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64438*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64439*/       OPC_CheckType, MVT::i32,
/*64441*/       OPC_MoveParent,
/*64442*/       OPC_MoveChild, 11,
/*64444*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64447*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64448*/       OPC_CheckType, MVT::i32,
/*64450*/       OPC_MoveParent,
/*64451*/       OPC_MoveChild, 12,
/*64453*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64456*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64457*/       OPC_CheckType, MVT::i32,
/*64459*/       OPC_MoveParent,
/*64460*/       OPC_MoveChild, 13,
/*64462*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64465*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64466*/       OPC_CheckType, MVT::i32,
/*64468*/       OPC_MoveParent,
/*64469*/       OPC_MoveChild, 14,
/*64471*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64474*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64475*/       OPC_CheckType, MVT::i32,
/*64477*/       OPC_MoveParent,
/*64478*/       OPC_MoveChild, 15,
/*64480*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64483*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64484*/       OPC_CheckType, MVT::i32,
/*64486*/       OPC_MoveParent,
/*64487*/       OPC_MoveChild, 16,
/*64489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64492*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64493*/       OPC_CheckType, MVT::i32,
/*64495*/       OPC_MoveParent,
/*64496*/       OPC_MoveChild, 17,
/*64498*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64501*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64502*/       OPC_CheckType, MVT::i32,
/*64504*/       OPC_MoveParent,
/*64505*/       OPC_MoveChild, 18,
/*64507*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64510*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64511*/       OPC_CheckType, MVT::i32,
/*64513*/       OPC_MoveParent,
/*64514*/       OPC_CheckType, MVT::v4f32,
/*64516*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64518*/       OPC_EmitConvertToTarget, 1,
/*64520*/       OPC_EmitConvertToTarget, 2,
/*64522*/       OPC_EmitConvertToTarget, 3,
/*64524*/       OPC_EmitConvertToTarget, 4,
/*64526*/       OPC_EmitConvertToTarget, 5,
/*64528*/       OPC_EmitConvertToTarget, 6,
/*64530*/       OPC_EmitConvertToTarget, 7,
/*64532*/       OPC_EmitConvertToTarget, 8,
/*64534*/       OPC_EmitConvertToTarget, 9,
/*64536*/       OPC_EmitConvertToTarget, 10,
/*64538*/       OPC_EmitConvertToTarget, 11,
/*64540*/       OPC_EmitConvertToTarget, 12,
/*64542*/       OPC_EmitConvertToTarget, 13,
/*64544*/       OPC_EmitConvertToTarget, 14,
/*64546*/       OPC_EmitConvertToTarget, 15,
/*64548*/       OPC_EmitConvertToTarget, 16,
/*64550*/       OPC_EmitConvertToTarget, 17,
/*64552*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64577*/     /*Scope*/ 95|128,1/*223*/, /*->64802*/
/*64579*/       OPC_CheckChild0Integer, 5, 
/*64581*/       OPC_CheckChild0Type, MVT::i32,
/*64583*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64584*/       OPC_CheckChild1Type, MVT::v4f32,
/*64586*/       OPC_RecordChild2, // #1 = $srcx
/*64587*/       OPC_MoveChild, 2,
/*64589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64592*/       OPC_CheckType, MVT::i32,
/*64594*/       OPC_MoveParent,
/*64595*/       OPC_RecordChild3, // #2 = $srcy
/*64596*/       OPC_MoveChild, 3,
/*64598*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64601*/       OPC_CheckType, MVT::i32,
/*64603*/       OPC_MoveParent,
/*64604*/       OPC_RecordChild4, // #3 = $srcz
/*64605*/       OPC_MoveChild, 4,
/*64607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64610*/       OPC_CheckType, MVT::i32,
/*64612*/       OPC_MoveParent,
/*64613*/       OPC_RecordChild5, // #4 = $srcw
/*64614*/       OPC_MoveChild, 5,
/*64616*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64619*/       OPC_CheckType, MVT::i32,
/*64621*/       OPC_MoveParent,
/*64622*/       OPC_RecordChild6, // #5 = $offsetx
/*64623*/       OPC_MoveChild, 6,
/*64625*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64628*/       OPC_CheckType, MVT::i32,
/*64630*/       OPC_MoveParent,
/*64631*/       OPC_RecordChild7, // #6 = $offsety
/*64632*/       OPC_MoveChild, 7,
/*64634*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64637*/       OPC_CheckType, MVT::i32,
/*64639*/       OPC_MoveParent,
/*64640*/       OPC_MoveChild, 8,
/*64642*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64645*/       OPC_RecordNode, // #7 = $offsetz
/*64646*/       OPC_CheckType, MVT::i32,
/*64648*/       OPC_MoveParent,
/*64649*/       OPC_MoveChild, 9,
/*64651*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64654*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64655*/       OPC_CheckType, MVT::i32,
/*64657*/       OPC_MoveParent,
/*64658*/       OPC_MoveChild, 10,
/*64660*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64663*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64664*/       OPC_CheckType, MVT::i32,
/*64666*/       OPC_MoveParent,
/*64667*/       OPC_MoveChild, 11,
/*64669*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64672*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64673*/       OPC_CheckType, MVT::i32,
/*64675*/       OPC_MoveParent,
/*64676*/       OPC_MoveChild, 12,
/*64678*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64681*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64682*/       OPC_CheckType, MVT::i32,
/*64684*/       OPC_MoveParent,
/*64685*/       OPC_MoveChild, 13,
/*64687*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64690*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64691*/       OPC_CheckType, MVT::i32,
/*64693*/       OPC_MoveParent,
/*64694*/       OPC_MoveChild, 14,
/*64696*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64699*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64700*/       OPC_CheckType, MVT::i32,
/*64702*/       OPC_MoveParent,
/*64703*/       OPC_MoveChild, 15,
/*64705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64708*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64709*/       OPC_CheckType, MVT::i32,
/*64711*/       OPC_MoveParent,
/*64712*/       OPC_MoveChild, 16,
/*64714*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64717*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64718*/       OPC_CheckType, MVT::i32,
/*64720*/       OPC_MoveParent,
/*64721*/       OPC_MoveChild, 17,
/*64723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64726*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64727*/       OPC_CheckType, MVT::i32,
/*64729*/       OPC_MoveParent,
/*64730*/       OPC_MoveChild, 18,
/*64732*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64735*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64736*/       OPC_CheckType, MVT::i32,
/*64738*/       OPC_MoveParent,
/*64739*/       OPC_CheckType, MVT::v4f32,
/*64741*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64743*/       OPC_EmitConvertToTarget, 1,
/*64745*/       OPC_EmitConvertToTarget, 2,
/*64747*/       OPC_EmitConvertToTarget, 3,
/*64749*/       OPC_EmitConvertToTarget, 4,
/*64751*/       OPC_EmitConvertToTarget, 5,
/*64753*/       OPC_EmitConvertToTarget, 6,
/*64755*/       OPC_EmitConvertToTarget, 7,
/*64757*/       OPC_EmitConvertToTarget, 8,
/*64759*/       OPC_EmitConvertToTarget, 9,
/*64761*/       OPC_EmitConvertToTarget, 10,
/*64763*/       OPC_EmitConvertToTarget, 11,
/*64765*/       OPC_EmitConvertToTarget, 12,
/*64767*/       OPC_EmitConvertToTarget, 13,
/*64769*/       OPC_EmitConvertToTarget, 14,
/*64771*/       OPC_EmitConvertToTarget, 15,
/*64773*/       OPC_EmitConvertToTarget, 16,
/*64775*/       OPC_EmitConvertToTarget, 17,
/*64777*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64802*/     /*Scope*/ 95|128,1/*223*/, /*->65027*/
/*64804*/       OPC_CheckChild0Integer, 6, 
/*64806*/       OPC_CheckChild0Type, MVT::i32,
/*64808*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64809*/       OPC_CheckChild1Type, MVT::v4i32,
/*64811*/       OPC_RecordChild2, // #1 = $srcx
/*64812*/       OPC_MoveChild, 2,
/*64814*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64817*/       OPC_CheckType, MVT::i32,
/*64819*/       OPC_MoveParent,
/*64820*/       OPC_RecordChild3, // #2 = $srcy
/*64821*/       OPC_MoveChild, 3,
/*64823*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64826*/       OPC_CheckType, MVT::i32,
/*64828*/       OPC_MoveParent,
/*64829*/       OPC_RecordChild4, // #3 = $srcz
/*64830*/       OPC_MoveChild, 4,
/*64832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64835*/       OPC_CheckType, MVT::i32,
/*64837*/       OPC_MoveParent,
/*64838*/       OPC_RecordChild5, // #4 = $srcw
/*64839*/       OPC_MoveChild, 5,
/*64841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64844*/       OPC_CheckType, MVT::i32,
/*64846*/       OPC_MoveParent,
/*64847*/       OPC_RecordChild6, // #5 = $offsetx
/*64848*/       OPC_MoveChild, 6,
/*64850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64853*/       OPC_CheckType, MVT::i32,
/*64855*/       OPC_MoveParent,
/*64856*/       OPC_RecordChild7, // #6 = $offsety
/*64857*/       OPC_MoveChild, 7,
/*64859*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64862*/       OPC_CheckType, MVT::i32,
/*64864*/       OPC_MoveParent,
/*64865*/       OPC_MoveChild, 8,
/*64867*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64870*/       OPC_RecordNode, // #7 = $offsetz
/*64871*/       OPC_CheckType, MVT::i32,
/*64873*/       OPC_MoveParent,
/*64874*/       OPC_MoveChild, 9,
/*64876*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64879*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64880*/       OPC_CheckType, MVT::i32,
/*64882*/       OPC_MoveParent,
/*64883*/       OPC_MoveChild, 10,
/*64885*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64888*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64889*/       OPC_CheckType, MVT::i32,
/*64891*/       OPC_MoveParent,
/*64892*/       OPC_MoveChild, 11,
/*64894*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64897*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64898*/       OPC_CheckType, MVT::i32,
/*64900*/       OPC_MoveParent,
/*64901*/       OPC_MoveChild, 12,
/*64903*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64906*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64907*/       OPC_CheckType, MVT::i32,
/*64909*/       OPC_MoveParent,
/*64910*/       OPC_MoveChild, 13,
/*64912*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64915*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64916*/       OPC_CheckType, MVT::i32,
/*64918*/       OPC_MoveParent,
/*64919*/       OPC_MoveChild, 14,
/*64921*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64924*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64925*/       OPC_CheckType, MVT::i32,
/*64927*/       OPC_MoveParent,
/*64928*/       OPC_MoveChild, 15,
/*64930*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64933*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64934*/       OPC_CheckType, MVT::i32,
/*64936*/       OPC_MoveParent,
/*64937*/       OPC_MoveChild, 16,
/*64939*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64942*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64943*/       OPC_CheckType, MVT::i32,
/*64945*/       OPC_MoveParent,
/*64946*/       OPC_MoveChild, 17,
/*64948*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64951*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64952*/       OPC_CheckType, MVT::i32,
/*64954*/       OPC_MoveParent,
/*64955*/       OPC_MoveChild, 18,
/*64957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64960*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64961*/       OPC_CheckType, MVT::i32,
/*64963*/       OPC_MoveParent,
/*64964*/       OPC_CheckType, MVT::v4f32,
/*64966*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64968*/       OPC_EmitConvertToTarget, 1,
/*64970*/       OPC_EmitConvertToTarget, 2,
/*64972*/       OPC_EmitConvertToTarget, 3,
/*64974*/       OPC_EmitConvertToTarget, 4,
/*64976*/       OPC_EmitConvertToTarget, 5,
/*64978*/       OPC_EmitConvertToTarget, 6,
/*64980*/       OPC_EmitConvertToTarget, 7,
/*64982*/       OPC_EmitConvertToTarget, 8,
/*64984*/       OPC_EmitConvertToTarget, 9,
/*64986*/       OPC_EmitConvertToTarget, 10,
/*64988*/       OPC_EmitConvertToTarget, 11,
/*64990*/       OPC_EmitConvertToTarget, 12,
/*64992*/       OPC_EmitConvertToTarget, 13,
/*64994*/       OPC_EmitConvertToTarget, 14,
/*64996*/       OPC_EmitConvertToTarget, 15,
/*64998*/       OPC_EmitConvertToTarget, 16,
/*65000*/       OPC_EmitConvertToTarget, 17,
/*65002*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65027*/     /*Scope*/ 95|128,1/*223*/, /*->65252*/
/*65029*/       OPC_CheckChild0Integer, 7, 
/*65031*/       OPC_CheckChild0Type, MVT::i32,
/*65033*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65034*/       OPC_CheckChild1Type, MVT::v4i32,
/*65036*/       OPC_RecordChild2, // #1 = $srcx
/*65037*/       OPC_MoveChild, 2,
/*65039*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65042*/       OPC_CheckType, MVT::i32,
/*65044*/       OPC_MoveParent,
/*65045*/       OPC_RecordChild3, // #2 = $srcy
/*65046*/       OPC_MoveChild, 3,
/*65048*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65051*/       OPC_CheckType, MVT::i32,
/*65053*/       OPC_MoveParent,
/*65054*/       OPC_RecordChild4, // #3 = $srcz
/*65055*/       OPC_MoveChild, 4,
/*65057*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65060*/       OPC_CheckType, MVT::i32,
/*65062*/       OPC_MoveParent,
/*65063*/       OPC_RecordChild5, // #4 = $srcw
/*65064*/       OPC_MoveChild, 5,
/*65066*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65069*/       OPC_CheckType, MVT::i32,
/*65071*/       OPC_MoveParent,
/*65072*/       OPC_RecordChild6, // #5 = $offsetx
/*65073*/       OPC_MoveChild, 6,
/*65075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65078*/       OPC_CheckType, MVT::i32,
/*65080*/       OPC_MoveParent,
/*65081*/       OPC_RecordChild7, // #6 = $offsety
/*65082*/       OPC_MoveChild, 7,
/*65084*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65087*/       OPC_CheckType, MVT::i32,
/*65089*/       OPC_MoveParent,
/*65090*/       OPC_MoveChild, 8,
/*65092*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65095*/       OPC_RecordNode, // #7 = $offsetz
/*65096*/       OPC_CheckType, MVT::i32,
/*65098*/       OPC_MoveParent,
/*65099*/       OPC_MoveChild, 9,
/*65101*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65104*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65105*/       OPC_CheckType, MVT::i32,
/*65107*/       OPC_MoveParent,
/*65108*/       OPC_MoveChild, 10,
/*65110*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65113*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65114*/       OPC_CheckType, MVT::i32,
/*65116*/       OPC_MoveParent,
/*65117*/       OPC_MoveChild, 11,
/*65119*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65122*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65123*/       OPC_CheckType, MVT::i32,
/*65125*/       OPC_MoveParent,
/*65126*/       OPC_MoveChild, 12,
/*65128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65131*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65132*/       OPC_CheckType, MVT::i32,
/*65134*/       OPC_MoveParent,
/*65135*/       OPC_MoveChild, 13,
/*65137*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65140*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65141*/       OPC_CheckType, MVT::i32,
/*65143*/       OPC_MoveParent,
/*65144*/       OPC_MoveChild, 14,
/*65146*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65149*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65150*/       OPC_CheckType, MVT::i32,
/*65152*/       OPC_MoveParent,
/*65153*/       OPC_MoveChild, 15,
/*65155*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65158*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65159*/       OPC_CheckType, MVT::i32,
/*65161*/       OPC_MoveParent,
/*65162*/       OPC_MoveChild, 16,
/*65164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65167*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65168*/       OPC_CheckType, MVT::i32,
/*65170*/       OPC_MoveParent,
/*65171*/       OPC_MoveChild, 17,
/*65173*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65176*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65177*/       OPC_CheckType, MVT::i32,
/*65179*/       OPC_MoveParent,
/*65180*/       OPC_MoveChild, 18,
/*65182*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65185*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65186*/       OPC_CheckType, MVT::i32,
/*65188*/       OPC_MoveParent,
/*65189*/       OPC_CheckType, MVT::v4f32,
/*65191*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65193*/       OPC_EmitConvertToTarget, 1,
/*65195*/       OPC_EmitConvertToTarget, 2,
/*65197*/       OPC_EmitConvertToTarget, 3,
/*65199*/       OPC_EmitConvertToTarget, 4,
/*65201*/       OPC_EmitConvertToTarget, 5,
/*65203*/       OPC_EmitConvertToTarget, 6,
/*65205*/       OPC_EmitConvertToTarget, 7,
/*65207*/       OPC_EmitConvertToTarget, 8,
/*65209*/       OPC_EmitConvertToTarget, 9,
/*65211*/       OPC_EmitConvertToTarget, 10,
/*65213*/       OPC_EmitConvertToTarget, 11,
/*65215*/       OPC_EmitConvertToTarget, 12,
/*65217*/       OPC_EmitConvertToTarget, 13,
/*65219*/       OPC_EmitConvertToTarget, 14,
/*65221*/       OPC_EmitConvertToTarget, 15,
/*65223*/       OPC_EmitConvertToTarget, 16,
/*65225*/       OPC_EmitConvertToTarget, 17,
/*65227*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65252*/     /*Scope*/ 95|128,1/*223*/, /*->65477*/
/*65254*/       OPC_CheckChild0Integer, 8, 
/*65256*/       OPC_CheckChild0Type, MVT::i32,
/*65258*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65259*/       OPC_CheckChild1Type, MVT::v4f32,
/*65261*/       OPC_RecordChild2, // #1 = $srcx
/*65262*/       OPC_MoveChild, 2,
/*65264*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65267*/       OPC_CheckType, MVT::i32,
/*65269*/       OPC_MoveParent,
/*65270*/       OPC_RecordChild3, // #2 = $srcy
/*65271*/       OPC_MoveChild, 3,
/*65273*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65276*/       OPC_CheckType, MVT::i32,
/*65278*/       OPC_MoveParent,
/*65279*/       OPC_RecordChild4, // #3 = $srcz
/*65280*/       OPC_MoveChild, 4,
/*65282*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65285*/       OPC_CheckType, MVT::i32,
/*65287*/       OPC_MoveParent,
/*65288*/       OPC_RecordChild5, // #4 = $srcw
/*65289*/       OPC_MoveChild, 5,
/*65291*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65294*/       OPC_CheckType, MVT::i32,
/*65296*/       OPC_MoveParent,
/*65297*/       OPC_RecordChild6, // #5 = $offsetx
/*65298*/       OPC_MoveChild, 6,
/*65300*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65303*/       OPC_CheckType, MVT::i32,
/*65305*/       OPC_MoveParent,
/*65306*/       OPC_RecordChild7, // #6 = $offsety
/*65307*/       OPC_MoveChild, 7,
/*65309*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65312*/       OPC_CheckType, MVT::i32,
/*65314*/       OPC_MoveParent,
/*65315*/       OPC_MoveChild, 8,
/*65317*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65320*/       OPC_RecordNode, // #7 = $offsetz
/*65321*/       OPC_CheckType, MVT::i32,
/*65323*/       OPC_MoveParent,
/*65324*/       OPC_MoveChild, 9,
/*65326*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65329*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65330*/       OPC_CheckType, MVT::i32,
/*65332*/       OPC_MoveParent,
/*65333*/       OPC_MoveChild, 10,
/*65335*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65338*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65339*/       OPC_CheckType, MVT::i32,
/*65341*/       OPC_MoveParent,
/*65342*/       OPC_MoveChild, 11,
/*65344*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65347*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65348*/       OPC_CheckType, MVT::i32,
/*65350*/       OPC_MoveParent,
/*65351*/       OPC_MoveChild, 12,
/*65353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65356*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65357*/       OPC_CheckType, MVT::i32,
/*65359*/       OPC_MoveParent,
/*65360*/       OPC_MoveChild, 13,
/*65362*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65365*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65366*/       OPC_CheckType, MVT::i32,
/*65368*/       OPC_MoveParent,
/*65369*/       OPC_MoveChild, 14,
/*65371*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65374*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65375*/       OPC_CheckType, MVT::i32,
/*65377*/       OPC_MoveParent,
/*65378*/       OPC_MoveChild, 15,
/*65380*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65383*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65384*/       OPC_CheckType, MVT::i32,
/*65386*/       OPC_MoveParent,
/*65387*/       OPC_MoveChild, 16,
/*65389*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65392*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65393*/       OPC_CheckType, MVT::i32,
/*65395*/       OPC_MoveParent,
/*65396*/       OPC_MoveChild, 17,
/*65398*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65401*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65402*/       OPC_CheckType, MVT::i32,
/*65404*/       OPC_MoveParent,
/*65405*/       OPC_MoveChild, 18,
/*65407*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65410*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65411*/       OPC_CheckType, MVT::i32,
/*65413*/       OPC_MoveParent,
/*65414*/       OPC_CheckType, MVT::v4f32,
/*65416*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65418*/       OPC_EmitConvertToTarget, 1,
/*65420*/       OPC_EmitConvertToTarget, 2,
/*65422*/       OPC_EmitConvertToTarget, 3,
/*65424*/       OPC_EmitConvertToTarget, 4,
/*65426*/       OPC_EmitConvertToTarget, 5,
/*65428*/       OPC_EmitConvertToTarget, 6,
/*65430*/       OPC_EmitConvertToTarget, 7,
/*65432*/       OPC_EmitConvertToTarget, 8,
/*65434*/       OPC_EmitConvertToTarget, 9,
/*65436*/       OPC_EmitConvertToTarget, 10,
/*65438*/       OPC_EmitConvertToTarget, 11,
/*65440*/       OPC_EmitConvertToTarget, 12,
/*65442*/       OPC_EmitConvertToTarget, 13,
/*65444*/       OPC_EmitConvertToTarget, 14,
/*65446*/       OPC_EmitConvertToTarget, 15,
/*65448*/       OPC_EmitConvertToTarget, 16,
/*65450*/       OPC_EmitConvertToTarget, 17,
/*65452*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65477*/     /*Scope*/ 95|128,1/*223*/, /*->65702*/
/*65479*/       OPC_CheckChild0Integer, 9, 
/*65481*/       OPC_CheckChild0Type, MVT::i32,
/*65483*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65484*/       OPC_CheckChild1Type, MVT::v4f32,
/*65486*/       OPC_RecordChild2, // #1 = $srcx
/*65487*/       OPC_MoveChild, 2,
/*65489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65492*/       OPC_CheckType, MVT::i32,
/*65494*/       OPC_MoveParent,
/*65495*/       OPC_RecordChild3, // #2 = $srcy
/*65496*/       OPC_MoveChild, 3,
/*65498*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65501*/       OPC_CheckType, MVT::i32,
/*65503*/       OPC_MoveParent,
/*65504*/       OPC_RecordChild4, // #3 = $srcz
/*65505*/       OPC_MoveChild, 4,
/*65507*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65510*/       OPC_CheckType, MVT::i32,
/*65512*/       OPC_MoveParent,
/*65513*/       OPC_RecordChild5, // #4 = $srcw
/*65514*/       OPC_MoveChild, 5,
/*65516*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65519*/       OPC_CheckType, MVT::i32,
/*65521*/       OPC_MoveParent,
/*65522*/       OPC_RecordChild6, // #5 = $offsetx
/*65523*/       OPC_MoveChild, 6,
/*65525*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65528*/       OPC_CheckType, MVT::i32,
/*65530*/       OPC_MoveParent,
/*65531*/       OPC_RecordChild7, // #6 = $offsety
/*65532*/       OPC_MoveChild, 7,
/*65534*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65537*/       OPC_CheckType, MVT::i32,
/*65539*/       OPC_MoveParent,
/*65540*/       OPC_MoveChild, 8,
/*65542*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65545*/       OPC_RecordNode, // #7 = $offsetz
/*65546*/       OPC_CheckType, MVT::i32,
/*65548*/       OPC_MoveParent,
/*65549*/       OPC_MoveChild, 9,
/*65551*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65554*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65555*/       OPC_CheckType, MVT::i32,
/*65557*/       OPC_MoveParent,
/*65558*/       OPC_MoveChild, 10,
/*65560*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65563*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65564*/       OPC_CheckType, MVT::i32,
/*65566*/       OPC_MoveParent,
/*65567*/       OPC_MoveChild, 11,
/*65569*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65572*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65573*/       OPC_CheckType, MVT::i32,
/*65575*/       OPC_MoveParent,
/*65576*/       OPC_MoveChild, 12,
/*65578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65581*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65582*/       OPC_CheckType, MVT::i32,
/*65584*/       OPC_MoveParent,
/*65585*/       OPC_MoveChild, 13,
/*65587*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65590*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65591*/       OPC_CheckType, MVT::i32,
/*65593*/       OPC_MoveParent,
/*65594*/       OPC_MoveChild, 14,
/*65596*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65599*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65600*/       OPC_CheckType, MVT::i32,
/*65602*/       OPC_MoveParent,
/*65603*/       OPC_MoveChild, 15,
/*65605*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65608*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65609*/       OPC_CheckType, MVT::i32,
/*65611*/       OPC_MoveParent,
/*65612*/       OPC_MoveChild, 16,
/*65614*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65617*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65618*/       OPC_CheckType, MVT::i32,
/*65620*/       OPC_MoveParent,
/*65621*/       OPC_MoveChild, 17,
/*65623*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65626*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65627*/       OPC_CheckType, MVT::i32,
/*65629*/       OPC_MoveParent,
/*65630*/       OPC_MoveChild, 18,
/*65632*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65635*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65636*/       OPC_CheckType, MVT::i32,
/*65638*/       OPC_MoveParent,
/*65639*/       OPC_CheckType, MVT::v4f32,
/*65641*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65643*/       OPC_EmitConvertToTarget, 1,
/*65645*/       OPC_EmitConvertToTarget, 2,
/*65647*/       OPC_EmitConvertToTarget, 3,
/*65649*/       OPC_EmitConvertToTarget, 4,
/*65651*/       OPC_EmitConvertToTarget, 5,
/*65653*/       OPC_EmitConvertToTarget, 6,
/*65655*/       OPC_EmitConvertToTarget, 7,
/*65657*/       OPC_EmitConvertToTarget, 8,
/*65659*/       OPC_EmitConvertToTarget, 9,
/*65661*/       OPC_EmitConvertToTarget, 10,
/*65663*/       OPC_EmitConvertToTarget, 11,
/*65665*/       OPC_EmitConvertToTarget, 12,
/*65667*/       OPC_EmitConvertToTarget, 13,
/*65669*/       OPC_EmitConvertToTarget, 14,
/*65671*/       OPC_EmitConvertToTarget, 15,
/*65673*/       OPC_EmitConvertToTarget, 16,
/*65675*/       OPC_EmitConvertToTarget, 17,
/*65677*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65702*/     /*Scope*/ 95|128,1/*223*/, /*->65927*/
/*65704*/       OPC_CheckChild0Integer, 10, 
/*65706*/       OPC_CheckChild0Type, MVT::i32,
/*65708*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65709*/       OPC_CheckChild1Type, MVT::v4i32,
/*65711*/       OPC_RecordChild2, // #1 = $srcx
/*65712*/       OPC_MoveChild, 2,
/*65714*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65717*/       OPC_CheckType, MVT::i32,
/*65719*/       OPC_MoveParent,
/*65720*/       OPC_RecordChild3, // #2 = $srcy
/*65721*/       OPC_MoveChild, 3,
/*65723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65726*/       OPC_CheckType, MVT::i32,
/*65728*/       OPC_MoveParent,
/*65729*/       OPC_RecordChild4, // #3 = $srcz
/*65730*/       OPC_MoveChild, 4,
/*65732*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65735*/       OPC_CheckType, MVT::i32,
/*65737*/       OPC_MoveParent,
/*65738*/       OPC_RecordChild5, // #4 = $srcw
/*65739*/       OPC_MoveChild, 5,
/*65741*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65744*/       OPC_CheckType, MVT::i32,
/*65746*/       OPC_MoveParent,
/*65747*/       OPC_RecordChild6, // #5 = $offsetx
/*65748*/       OPC_MoveChild, 6,
/*65750*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65753*/       OPC_CheckType, MVT::i32,
/*65755*/       OPC_MoveParent,
/*65756*/       OPC_RecordChild7, // #6 = $offsety
/*65757*/       OPC_MoveChild, 7,
/*65759*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65762*/       OPC_CheckType, MVT::i32,
/*65764*/       OPC_MoveParent,
/*65765*/       OPC_MoveChild, 8,
/*65767*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65770*/       OPC_RecordNode, // #7 = $offsetz
/*65771*/       OPC_CheckType, MVT::i32,
/*65773*/       OPC_MoveParent,
/*65774*/       OPC_MoveChild, 9,
/*65776*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65779*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65780*/       OPC_CheckType, MVT::i32,
/*65782*/       OPC_MoveParent,
/*65783*/       OPC_MoveChild, 10,
/*65785*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65788*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65789*/       OPC_CheckType, MVT::i32,
/*65791*/       OPC_MoveParent,
/*65792*/       OPC_MoveChild, 11,
/*65794*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65797*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65798*/       OPC_CheckType, MVT::i32,
/*65800*/       OPC_MoveParent,
/*65801*/       OPC_MoveChild, 12,
/*65803*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65806*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65807*/       OPC_CheckType, MVT::i32,
/*65809*/       OPC_MoveParent,
/*65810*/       OPC_MoveChild, 13,
/*65812*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65815*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65816*/       OPC_CheckType, MVT::i32,
/*65818*/       OPC_MoveParent,
/*65819*/       OPC_MoveChild, 14,
/*65821*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65824*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65825*/       OPC_CheckType, MVT::i32,
/*65827*/       OPC_MoveParent,
/*65828*/       OPC_MoveChild, 15,
/*65830*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65833*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65834*/       OPC_CheckType, MVT::i32,
/*65836*/       OPC_MoveParent,
/*65837*/       OPC_MoveChild, 16,
/*65839*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65842*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65843*/       OPC_CheckType, MVT::i32,
/*65845*/       OPC_MoveParent,
/*65846*/       OPC_MoveChild, 17,
/*65848*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65851*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65852*/       OPC_CheckType, MVT::i32,
/*65854*/       OPC_MoveParent,
/*65855*/       OPC_MoveChild, 18,
/*65857*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65860*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65861*/       OPC_CheckType, MVT::i32,
/*65863*/       OPC_MoveParent,
/*65864*/       OPC_CheckType, MVT::v4f32,
/*65866*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65868*/       OPC_EmitConvertToTarget, 1,
/*65870*/       OPC_EmitConvertToTarget, 2,
/*65872*/       OPC_EmitConvertToTarget, 3,
/*65874*/       OPC_EmitConvertToTarget, 4,
/*65876*/       OPC_EmitConvertToTarget, 5,
/*65878*/       OPC_EmitConvertToTarget, 6,
/*65880*/       OPC_EmitConvertToTarget, 7,
/*65882*/       OPC_EmitConvertToTarget, 8,
/*65884*/       OPC_EmitConvertToTarget, 9,
/*65886*/       OPC_EmitConvertToTarget, 10,
/*65888*/       OPC_EmitConvertToTarget, 11,
/*65890*/       OPC_EmitConvertToTarget, 12,
/*65892*/       OPC_EmitConvertToTarget, 13,
/*65894*/       OPC_EmitConvertToTarget, 14,
/*65896*/       OPC_EmitConvertToTarget, 15,
/*65898*/       OPC_EmitConvertToTarget, 16,
/*65900*/       OPC_EmitConvertToTarget, 17,
/*65902*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65927*/     0, /*End of Scope*/
/*65928*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->66994
/*65932*/     OPC_RecordChild0, // #0 = $addr
/*65933*/     OPC_Scope, 121|128,1/*249*/, /*->66185*/ // 5 children in Scope
/*65936*/       OPC_CheckChild0Type, MVT::v2i32,
/*65938*/       OPC_RecordChild1, // #1 = $rsrc
/*65939*/       OPC_RecordChild2, // #2 = $sampler
/*65940*/       OPC_MoveChild, 3,
/*65942*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65945*/       OPC_Scope, 47, /*->65994*/ // 5 children in Scope
/*65947*/         OPC_CheckPredicate, 141, // Predicate_TEX_RECT
/*65949*/         OPC_MoveParent,
/*65950*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65952*/         OPC_EmitInteger, MVT::i32, 15, 
/*65955*/         OPC_EmitInteger, MVT::i1, 1, 
/*65958*/         OPC_EmitInteger, MVT::i1, 0, 
/*65961*/         OPC_EmitInteger, MVT::i1, 0, 
/*65964*/         OPC_EmitInteger, MVT::i1, 0, 
/*65967*/         OPC_EmitInteger, MVT::i1, 0, 
/*65970*/         OPC_EmitInteger, MVT::i1, 0, 
/*65973*/         OPC_EmitInteger, MVT::i1, 0, 
/*65976*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*65994*/       /*Scope*/ 47, /*->66042*/
/*65995*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*65997*/         OPC_MoveParent,
/*65998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66000*/         OPC_EmitInteger, MVT::i32, 15, 
/*66003*/         OPC_EmitInteger, MVT::i1, 0, 
/*66006*/         OPC_EmitInteger, MVT::i1, 0, 
/*66009*/         OPC_EmitInteger, MVT::i1, 1, 
/*66012*/         OPC_EmitInteger, MVT::i1, 0, 
/*66015*/         OPC_EmitInteger, MVT::i1, 0, 
/*66018*/         OPC_EmitInteger, MVT::i1, 0, 
/*66021*/         OPC_EmitInteger, MVT::i1, 0, 
/*66024*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66042*/       /*Scope*/ 47, /*->66090*/
/*66043*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*66045*/         OPC_MoveParent,
/*66046*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66048*/         OPC_EmitInteger, MVT::i32, 15, 
/*66051*/         OPC_EmitInteger, MVT::i1, 0, 
/*66054*/         OPC_EmitInteger, MVT::i1, 0, 
/*66057*/         OPC_EmitInteger, MVT::i1, 0, 
/*66060*/         OPC_EmitInteger, MVT::i1, 0, 
/*66063*/         OPC_EmitInteger, MVT::i1, 0, 
/*66066*/         OPC_EmitInteger, MVT::i1, 0, 
/*66069*/         OPC_EmitInteger, MVT::i1, 0, 
/*66072*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66090*/       /*Scope*/ 47, /*->66138*/
/*66091*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*66093*/         OPC_MoveParent,
/*66094*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66096*/         OPC_EmitInteger, MVT::i32, 15, 
/*66099*/         OPC_EmitInteger, MVT::i1, 0, 
/*66102*/         OPC_EmitInteger, MVT::i1, 0, 
/*66105*/         OPC_EmitInteger, MVT::i1, 1, 
/*66108*/         OPC_EmitInteger, MVT::i1, 0, 
/*66111*/         OPC_EmitInteger, MVT::i1, 0, 
/*66114*/         OPC_EmitInteger, MVT::i1, 0, 
/*66117*/         OPC_EmitInteger, MVT::i1, 0, 
/*66120*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66138*/       /*Scope*/ 45, /*->66184*/
/*66139*/         OPC_MoveParent,
/*66140*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66142*/         OPC_EmitInteger, MVT::i32, 15, 
/*66145*/         OPC_EmitInteger, MVT::i1, 0, 
/*66148*/         OPC_EmitInteger, MVT::i1, 0, 
/*66151*/         OPC_EmitInteger, MVT::i1, 0, 
/*66154*/         OPC_EmitInteger, MVT::i1, 0, 
/*66157*/         OPC_EmitInteger, MVT::i1, 0, 
/*66160*/         OPC_EmitInteger, MVT::i1, 0, 
/*66163*/         OPC_EmitInteger, MVT::i1, 0, 
/*66166*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66184*/       0, /*End of Scope*/
/*66185*/     /*Scope*/ 121|128,1/*249*/, /*->66436*/
/*66187*/       OPC_CheckChild0Type, MVT::v4i32,
/*66189*/       OPC_RecordChild1, // #1 = $rsrc
/*66190*/       OPC_RecordChild2, // #2 = $sampler
/*66191*/       OPC_MoveChild, 3,
/*66193*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66196*/       OPC_Scope, 47, /*->66245*/ // 5 children in Scope
/*66198*/         OPC_CheckPredicate, 141, // Predicate_TEX_RECT
/*66200*/         OPC_MoveParent,
/*66201*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66203*/         OPC_EmitInteger, MVT::i32, 15, 
/*66206*/         OPC_EmitInteger, MVT::i1, 1, 
/*66209*/         OPC_EmitInteger, MVT::i1, 0, 
/*66212*/         OPC_EmitInteger, MVT::i1, 0, 
/*66215*/         OPC_EmitInteger, MVT::i1, 0, 
/*66218*/         OPC_EmitInteger, MVT::i1, 0, 
/*66221*/         OPC_EmitInteger, MVT::i1, 0, 
/*66224*/         OPC_EmitInteger, MVT::i1, 0, 
/*66227*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66245*/       /*Scope*/ 47, /*->66293*/
/*66246*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*66248*/         OPC_MoveParent,
/*66249*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66251*/         OPC_EmitInteger, MVT::i32, 15, 
/*66254*/         OPC_EmitInteger, MVT::i1, 0, 
/*66257*/         OPC_EmitInteger, MVT::i1, 0, 
/*66260*/         OPC_EmitInteger, MVT::i1, 1, 
/*66263*/         OPC_EmitInteger, MVT::i1, 0, 
/*66266*/         OPC_EmitInteger, MVT::i1, 0, 
/*66269*/         OPC_EmitInteger, MVT::i1, 0, 
/*66272*/         OPC_EmitInteger, MVT::i1, 0, 
/*66275*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66293*/       /*Scope*/ 47, /*->66341*/
/*66294*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*66296*/         OPC_MoveParent,
/*66297*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66299*/         OPC_EmitInteger, MVT::i32, 15, 
/*66302*/         OPC_EmitInteger, MVT::i1, 0, 
/*66305*/         OPC_EmitInteger, MVT::i1, 0, 
/*66308*/         OPC_EmitInteger, MVT::i1, 0, 
/*66311*/         OPC_EmitInteger, MVT::i1, 0, 
/*66314*/         OPC_EmitInteger, MVT::i1, 0, 
/*66317*/         OPC_EmitInteger, MVT::i1, 0, 
/*66320*/         OPC_EmitInteger, MVT::i1, 0, 
/*66323*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66341*/       /*Scope*/ 47, /*->66389*/
/*66342*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*66344*/         OPC_MoveParent,
/*66345*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66347*/         OPC_EmitInteger, MVT::i32, 15, 
/*66350*/         OPC_EmitInteger, MVT::i1, 0, 
/*66353*/         OPC_EmitInteger, MVT::i1, 0, 
/*66356*/         OPC_EmitInteger, MVT::i1, 1, 
/*66359*/         OPC_EmitInteger, MVT::i1, 0, 
/*66362*/         OPC_EmitInteger, MVT::i1, 0, 
/*66365*/         OPC_EmitInteger, MVT::i1, 0, 
/*66368*/         OPC_EmitInteger, MVT::i1, 0, 
/*66371*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66389*/       /*Scope*/ 45, /*->66435*/
/*66390*/         OPC_MoveParent,
/*66391*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66393*/         OPC_EmitInteger, MVT::i32, 15, 
/*66396*/         OPC_EmitInteger, MVT::i1, 0, 
/*66399*/         OPC_EmitInteger, MVT::i1, 0, 
/*66402*/         OPC_EmitInteger, MVT::i1, 0, 
/*66405*/         OPC_EmitInteger, MVT::i1, 0, 
/*66408*/         OPC_EmitInteger, MVT::i1, 0, 
/*66411*/         OPC_EmitInteger, MVT::i1, 0, 
/*66414*/         OPC_EmitInteger, MVT::i1, 0, 
/*66417*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66435*/       0, /*End of Scope*/
/*66436*/     /*Scope*/ 121|128,1/*249*/, /*->66687*/
/*66438*/       OPC_CheckChild0Type, MVT::v8i32,
/*66440*/       OPC_RecordChild1, // #1 = $rsrc
/*66441*/       OPC_RecordChild2, // #2 = $sampler
/*66442*/       OPC_MoveChild, 3,
/*66444*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66447*/       OPC_Scope, 47, /*->66496*/ // 5 children in Scope
/*66449*/         OPC_CheckPredicate, 141, // Predicate_TEX_RECT
/*66451*/         OPC_MoveParent,
/*66452*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66454*/         OPC_EmitInteger, MVT::i32, 15, 
/*66457*/         OPC_EmitInteger, MVT::i1, 1, 
/*66460*/         OPC_EmitInteger, MVT::i1, 0, 
/*66463*/         OPC_EmitInteger, MVT::i1, 0, 
/*66466*/         OPC_EmitInteger, MVT::i1, 0, 
/*66469*/         OPC_EmitInteger, MVT::i1, 0, 
/*66472*/         OPC_EmitInteger, MVT::i1, 0, 
/*66475*/         OPC_EmitInteger, MVT::i1, 0, 
/*66478*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66496*/       /*Scope*/ 47, /*->66544*/
/*66497*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*66499*/         OPC_MoveParent,
/*66500*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66502*/         OPC_EmitInteger, MVT::i32, 15, 
/*66505*/         OPC_EmitInteger, MVT::i1, 0, 
/*66508*/         OPC_EmitInteger, MVT::i1, 0, 
/*66511*/         OPC_EmitInteger, MVT::i1, 1, 
/*66514*/         OPC_EmitInteger, MVT::i1, 0, 
/*66517*/         OPC_EmitInteger, MVT::i1, 0, 
/*66520*/         OPC_EmitInteger, MVT::i1, 0, 
/*66523*/         OPC_EmitInteger, MVT::i1, 0, 
/*66526*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66544*/       /*Scope*/ 47, /*->66592*/
/*66545*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*66547*/         OPC_MoveParent,
/*66548*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66550*/         OPC_EmitInteger, MVT::i32, 15, 
/*66553*/         OPC_EmitInteger, MVT::i1, 0, 
/*66556*/         OPC_EmitInteger, MVT::i1, 0, 
/*66559*/         OPC_EmitInteger, MVT::i1, 0, 
/*66562*/         OPC_EmitInteger, MVT::i1, 0, 
/*66565*/         OPC_EmitInteger, MVT::i1, 0, 
/*66568*/         OPC_EmitInteger, MVT::i1, 0, 
/*66571*/         OPC_EmitInteger, MVT::i1, 0, 
/*66574*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66592*/       /*Scope*/ 47, /*->66640*/
/*66593*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*66595*/         OPC_MoveParent,
/*66596*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66598*/         OPC_EmitInteger, MVT::i32, 15, 
/*66601*/         OPC_EmitInteger, MVT::i1, 0, 
/*66604*/         OPC_EmitInteger, MVT::i1, 0, 
/*66607*/         OPC_EmitInteger, MVT::i1, 1, 
/*66610*/         OPC_EmitInteger, MVT::i1, 0, 
/*66613*/         OPC_EmitInteger, MVT::i1, 0, 
/*66616*/         OPC_EmitInteger, MVT::i1, 0, 
/*66619*/         OPC_EmitInteger, MVT::i1, 0, 
/*66622*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66640*/       /*Scope*/ 45, /*->66686*/
/*66641*/         OPC_MoveParent,
/*66642*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66644*/         OPC_EmitInteger, MVT::i32, 15, 
/*66647*/         OPC_EmitInteger, MVT::i1, 0, 
/*66650*/         OPC_EmitInteger, MVT::i1, 0, 
/*66653*/         OPC_EmitInteger, MVT::i1, 0, 
/*66656*/         OPC_EmitInteger, MVT::i1, 0, 
/*66659*/         OPC_EmitInteger, MVT::i1, 0, 
/*66662*/         OPC_EmitInteger, MVT::i1, 0, 
/*66665*/         OPC_EmitInteger, MVT::i1, 0, 
/*66668*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66686*/       0, /*End of Scope*/
/*66687*/     /*Scope*/ 121|128,1/*249*/, /*->66938*/
/*66689*/       OPC_CheckChild0Type, MVT::v16i32,
/*66691*/       OPC_RecordChild1, // #1 = $rsrc
/*66692*/       OPC_RecordChild2, // #2 = $sampler
/*66693*/       OPC_MoveChild, 3,
/*66695*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66698*/       OPC_Scope, 47, /*->66747*/ // 5 children in Scope
/*66700*/         OPC_CheckPredicate, 141, // Predicate_TEX_RECT
/*66702*/         OPC_MoveParent,
/*66703*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66705*/         OPC_EmitInteger, MVT::i32, 15, 
/*66708*/         OPC_EmitInteger, MVT::i1, 1, 
/*66711*/         OPC_EmitInteger, MVT::i1, 0, 
/*66714*/         OPC_EmitInteger, MVT::i1, 0, 
/*66717*/         OPC_EmitInteger, MVT::i1, 0, 
/*66720*/         OPC_EmitInteger, MVT::i1, 0, 
/*66723*/         OPC_EmitInteger, MVT::i1, 0, 
/*66726*/         OPC_EmitInteger, MVT::i1, 0, 
/*66729*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66747*/       /*Scope*/ 47, /*->66795*/
/*66748*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*66750*/         OPC_MoveParent,
/*66751*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66753*/         OPC_EmitInteger, MVT::i32, 15, 
/*66756*/         OPC_EmitInteger, MVT::i1, 0, 
/*66759*/         OPC_EmitInteger, MVT::i1, 0, 
/*66762*/         OPC_EmitInteger, MVT::i1, 1, 
/*66765*/         OPC_EmitInteger, MVT::i1, 0, 
/*66768*/         OPC_EmitInteger, MVT::i1, 0, 
/*66771*/         OPC_EmitInteger, MVT::i1, 0, 
/*66774*/         OPC_EmitInteger, MVT::i1, 0, 
/*66777*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66795*/       /*Scope*/ 47, /*->66843*/
/*66796*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*66798*/         OPC_MoveParent,
/*66799*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66801*/         OPC_EmitInteger, MVT::i32, 15, 
/*66804*/         OPC_EmitInteger, MVT::i1, 0, 
/*66807*/         OPC_EmitInteger, MVT::i1, 0, 
/*66810*/         OPC_EmitInteger, MVT::i1, 0, 
/*66813*/         OPC_EmitInteger, MVT::i1, 0, 
/*66816*/         OPC_EmitInteger, MVT::i1, 0, 
/*66819*/         OPC_EmitInteger, MVT::i1, 0, 
/*66822*/         OPC_EmitInteger, MVT::i1, 0, 
/*66825*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66843*/       /*Scope*/ 47, /*->66891*/
/*66844*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*66846*/         OPC_MoveParent,
/*66847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66849*/         OPC_EmitInteger, MVT::i32, 15, 
/*66852*/         OPC_EmitInteger, MVT::i1, 0, 
/*66855*/         OPC_EmitInteger, MVT::i1, 0, 
/*66858*/         OPC_EmitInteger, MVT::i1, 1, 
/*66861*/         OPC_EmitInteger, MVT::i1, 0, 
/*66864*/         OPC_EmitInteger, MVT::i1, 0, 
/*66867*/         OPC_EmitInteger, MVT::i1, 0, 
/*66870*/         OPC_EmitInteger, MVT::i1, 0, 
/*66873*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66891*/       /*Scope*/ 45, /*->66937*/
/*66892*/         OPC_MoveParent,
/*66893*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66895*/         OPC_EmitInteger, MVT::i32, 15, 
/*66898*/         OPC_EmitInteger, MVT::i1, 0, 
/*66901*/         OPC_EmitInteger, MVT::i1, 0, 
/*66904*/         OPC_EmitInteger, MVT::i1, 0, 
/*66907*/         OPC_EmitInteger, MVT::i1, 0, 
/*66910*/         OPC_EmitInteger, MVT::i1, 0, 
/*66913*/         OPC_EmitInteger, MVT::i1, 0, 
/*66916*/         OPC_EmitInteger, MVT::i1, 0, 
/*66919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66937*/       0, /*End of Scope*/
/*66938*/     /*Scope*/ 54, /*->66993*/
/*66939*/       OPC_CheckChild0Type, MVT::i32,
/*66941*/       OPC_RecordChild1, // #1 = $rsrc
/*66942*/       OPC_RecordChild2, // #2 = $sampler
/*66943*/       OPC_MoveChild, 3,
/*66945*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66948*/       OPC_MoveParent,
/*66949*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66951*/       OPC_EmitInteger, MVT::i32, 15, 
/*66954*/       OPC_EmitInteger, MVT::i1, 0, 
/*66957*/       OPC_EmitInteger, MVT::i1, 0, 
/*66960*/       OPC_EmitInteger, MVT::i1, 0, 
/*66963*/       OPC_EmitInteger, MVT::i1, 0, 
/*66966*/       OPC_EmitInteger, MVT::i1, 0, 
/*66969*/       OPC_EmitInteger, MVT::i1, 0, 
/*66972*/       OPC_EmitInteger, MVT::i1, 0, 
/*66975*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66993*/     0, /*End of Scope*/
/*66994*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->67813
/*66998*/     OPC_RecordChild0, // #0 = $addr
/*66999*/     OPC_Scope, 73|128,1/*201*/, /*->67203*/ // 4 children in Scope
/*67002*/       OPC_CheckChild0Type, MVT::v2i32,
/*67004*/       OPC_RecordChild1, // #1 = $rsrc
/*67005*/       OPC_RecordChild2, // #2 = $sampler
/*67006*/       OPC_MoveChild, 3,
/*67008*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67011*/       OPC_Scope, 47, /*->67060*/ // 4 children in Scope
/*67013*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*67015*/         OPC_MoveParent,
/*67016*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67018*/         OPC_EmitInteger, MVT::i32, 15, 
/*67021*/         OPC_EmitInteger, MVT::i1, 0, 
/*67024*/         OPC_EmitInteger, MVT::i1, 0, 
/*67027*/         OPC_EmitInteger, MVT::i1, 1, 
/*67030*/         OPC_EmitInteger, MVT::i1, 0, 
/*67033*/         OPC_EmitInteger, MVT::i1, 0, 
/*67036*/         OPC_EmitInteger, MVT::i1, 0, 
/*67039*/         OPC_EmitInteger, MVT::i1, 0, 
/*67042*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67060*/       /*Scope*/ 47, /*->67108*/
/*67061*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*67063*/         OPC_MoveParent,
/*67064*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67066*/         OPC_EmitInteger, MVT::i32, 15, 
/*67069*/         OPC_EmitInteger, MVT::i1, 0, 
/*67072*/         OPC_EmitInteger, MVT::i1, 0, 
/*67075*/         OPC_EmitInteger, MVT::i1, 0, 
/*67078*/         OPC_EmitInteger, MVT::i1, 0, 
/*67081*/         OPC_EmitInteger, MVT::i1, 0, 
/*67084*/         OPC_EmitInteger, MVT::i1, 0, 
/*67087*/         OPC_EmitInteger, MVT::i1, 0, 
/*67090*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67108*/       /*Scope*/ 47, /*->67156*/
/*67109*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*67111*/         OPC_MoveParent,
/*67112*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67114*/         OPC_EmitInteger, MVT::i32, 15, 
/*67117*/         OPC_EmitInteger, MVT::i1, 0, 
/*67120*/         OPC_EmitInteger, MVT::i1, 0, 
/*67123*/         OPC_EmitInteger, MVT::i1, 1, 
/*67126*/         OPC_EmitInteger, MVT::i1, 0, 
/*67129*/         OPC_EmitInteger, MVT::i1, 0, 
/*67132*/         OPC_EmitInteger, MVT::i1, 0, 
/*67135*/         OPC_EmitInteger, MVT::i1, 0, 
/*67138*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67156*/       /*Scope*/ 45, /*->67202*/
/*67157*/         OPC_MoveParent,
/*67158*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67160*/         OPC_EmitInteger, MVT::i32, 15, 
/*67163*/         OPC_EmitInteger, MVT::i1, 0, 
/*67166*/         OPC_EmitInteger, MVT::i1, 0, 
/*67169*/         OPC_EmitInteger, MVT::i1, 0, 
/*67172*/         OPC_EmitInteger, MVT::i1, 0, 
/*67175*/         OPC_EmitInteger, MVT::i1, 0, 
/*67178*/         OPC_EmitInteger, MVT::i1, 0, 
/*67181*/         OPC_EmitInteger, MVT::i1, 0, 
/*67184*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67202*/       0, /*End of Scope*/
/*67203*/     /*Scope*/ 73|128,1/*201*/, /*->67406*/
/*67205*/       OPC_CheckChild0Type, MVT::v4i32,
/*67207*/       OPC_RecordChild1, // #1 = $rsrc
/*67208*/       OPC_RecordChild2, // #2 = $sampler
/*67209*/       OPC_MoveChild, 3,
/*67211*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67214*/       OPC_Scope, 47, /*->67263*/ // 4 children in Scope
/*67216*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*67218*/         OPC_MoveParent,
/*67219*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67221*/         OPC_EmitInteger, MVT::i32, 15, 
/*67224*/         OPC_EmitInteger, MVT::i1, 0, 
/*67227*/         OPC_EmitInteger, MVT::i1, 0, 
/*67230*/         OPC_EmitInteger, MVT::i1, 1, 
/*67233*/         OPC_EmitInteger, MVT::i1, 0, 
/*67236*/         OPC_EmitInteger, MVT::i1, 0, 
/*67239*/         OPC_EmitInteger, MVT::i1, 0, 
/*67242*/         OPC_EmitInteger, MVT::i1, 0, 
/*67245*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67263*/       /*Scope*/ 47, /*->67311*/
/*67264*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*67266*/         OPC_MoveParent,
/*67267*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67269*/         OPC_EmitInteger, MVT::i32, 15, 
/*67272*/         OPC_EmitInteger, MVT::i1, 0, 
/*67275*/         OPC_EmitInteger, MVT::i1, 0, 
/*67278*/         OPC_EmitInteger, MVT::i1, 0, 
/*67281*/         OPC_EmitInteger, MVT::i1, 0, 
/*67284*/         OPC_EmitInteger, MVT::i1, 0, 
/*67287*/         OPC_EmitInteger, MVT::i1, 0, 
/*67290*/         OPC_EmitInteger, MVT::i1, 0, 
/*67293*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67311*/       /*Scope*/ 47, /*->67359*/
/*67312*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*67314*/         OPC_MoveParent,
/*67315*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67317*/         OPC_EmitInteger, MVT::i32, 15, 
/*67320*/         OPC_EmitInteger, MVT::i1, 0, 
/*67323*/         OPC_EmitInteger, MVT::i1, 0, 
/*67326*/         OPC_EmitInteger, MVT::i1, 1, 
/*67329*/         OPC_EmitInteger, MVT::i1, 0, 
/*67332*/         OPC_EmitInteger, MVT::i1, 0, 
/*67335*/         OPC_EmitInteger, MVT::i1, 0, 
/*67338*/         OPC_EmitInteger, MVT::i1, 0, 
/*67341*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67359*/       /*Scope*/ 45, /*->67405*/
/*67360*/         OPC_MoveParent,
/*67361*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67363*/         OPC_EmitInteger, MVT::i32, 15, 
/*67366*/         OPC_EmitInteger, MVT::i1, 0, 
/*67369*/         OPC_EmitInteger, MVT::i1, 0, 
/*67372*/         OPC_EmitInteger, MVT::i1, 0, 
/*67375*/         OPC_EmitInteger, MVT::i1, 0, 
/*67378*/         OPC_EmitInteger, MVT::i1, 0, 
/*67381*/         OPC_EmitInteger, MVT::i1, 0, 
/*67384*/         OPC_EmitInteger, MVT::i1, 0, 
/*67387*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67405*/       0, /*End of Scope*/
/*67406*/     /*Scope*/ 73|128,1/*201*/, /*->67609*/
/*67408*/       OPC_CheckChild0Type, MVT::v8i32,
/*67410*/       OPC_RecordChild1, // #1 = $rsrc
/*67411*/       OPC_RecordChild2, // #2 = $sampler
/*67412*/       OPC_MoveChild, 3,
/*67414*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67417*/       OPC_Scope, 47, /*->67466*/ // 4 children in Scope
/*67419*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*67421*/         OPC_MoveParent,
/*67422*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67424*/         OPC_EmitInteger, MVT::i32, 15, 
/*67427*/         OPC_EmitInteger, MVT::i1, 0, 
/*67430*/         OPC_EmitInteger, MVT::i1, 0, 
/*67433*/         OPC_EmitInteger, MVT::i1, 1, 
/*67436*/         OPC_EmitInteger, MVT::i1, 0, 
/*67439*/         OPC_EmitInteger, MVT::i1, 0, 
/*67442*/         OPC_EmitInteger, MVT::i1, 0, 
/*67445*/         OPC_EmitInteger, MVT::i1, 0, 
/*67448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67466*/       /*Scope*/ 47, /*->67514*/
/*67467*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*67469*/         OPC_MoveParent,
/*67470*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67472*/         OPC_EmitInteger, MVT::i32, 15, 
/*67475*/         OPC_EmitInteger, MVT::i1, 0, 
/*67478*/         OPC_EmitInteger, MVT::i1, 0, 
/*67481*/         OPC_EmitInteger, MVT::i1, 0, 
/*67484*/         OPC_EmitInteger, MVT::i1, 0, 
/*67487*/         OPC_EmitInteger, MVT::i1, 0, 
/*67490*/         OPC_EmitInteger, MVT::i1, 0, 
/*67493*/         OPC_EmitInteger, MVT::i1, 0, 
/*67496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67514*/       /*Scope*/ 47, /*->67562*/
/*67515*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*67517*/         OPC_MoveParent,
/*67518*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67520*/         OPC_EmitInteger, MVT::i32, 15, 
/*67523*/         OPC_EmitInteger, MVT::i1, 0, 
/*67526*/         OPC_EmitInteger, MVT::i1, 0, 
/*67529*/         OPC_EmitInteger, MVT::i1, 1, 
/*67532*/         OPC_EmitInteger, MVT::i1, 0, 
/*67535*/         OPC_EmitInteger, MVT::i1, 0, 
/*67538*/         OPC_EmitInteger, MVT::i1, 0, 
/*67541*/         OPC_EmitInteger, MVT::i1, 0, 
/*67544*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67562*/       /*Scope*/ 45, /*->67608*/
/*67563*/         OPC_MoveParent,
/*67564*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67566*/         OPC_EmitInteger, MVT::i32, 15, 
/*67569*/         OPC_EmitInteger, MVT::i1, 0, 
/*67572*/         OPC_EmitInteger, MVT::i1, 0, 
/*67575*/         OPC_EmitInteger, MVT::i1, 0, 
/*67578*/         OPC_EmitInteger, MVT::i1, 0, 
/*67581*/         OPC_EmitInteger, MVT::i1, 0, 
/*67584*/         OPC_EmitInteger, MVT::i1, 0, 
/*67587*/         OPC_EmitInteger, MVT::i1, 0, 
/*67590*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67608*/       0, /*End of Scope*/
/*67609*/     /*Scope*/ 73|128,1/*201*/, /*->67812*/
/*67611*/       OPC_CheckChild0Type, MVT::v16i32,
/*67613*/       OPC_RecordChild1, // #1 = $rsrc
/*67614*/       OPC_RecordChild2, // #2 = $sampler
/*67615*/       OPC_MoveChild, 3,
/*67617*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67620*/       OPC_Scope, 47, /*->67669*/ // 4 children in Scope
/*67622*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*67624*/         OPC_MoveParent,
/*67625*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67627*/         OPC_EmitInteger, MVT::i32, 15, 
/*67630*/         OPC_EmitInteger, MVT::i1, 0, 
/*67633*/         OPC_EmitInteger, MVT::i1, 0, 
/*67636*/         OPC_EmitInteger, MVT::i1, 1, 
/*67639*/         OPC_EmitInteger, MVT::i1, 0, 
/*67642*/         OPC_EmitInteger, MVT::i1, 0, 
/*67645*/         OPC_EmitInteger, MVT::i1, 0, 
/*67648*/         OPC_EmitInteger, MVT::i1, 0, 
/*67651*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67669*/       /*Scope*/ 47, /*->67717*/
/*67670*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*67672*/         OPC_MoveParent,
/*67673*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67675*/         OPC_EmitInteger, MVT::i32, 15, 
/*67678*/         OPC_EmitInteger, MVT::i1, 0, 
/*67681*/         OPC_EmitInteger, MVT::i1, 0, 
/*67684*/         OPC_EmitInteger, MVT::i1, 0, 
/*67687*/         OPC_EmitInteger, MVT::i1, 0, 
/*67690*/         OPC_EmitInteger, MVT::i1, 0, 
/*67693*/         OPC_EmitInteger, MVT::i1, 0, 
/*67696*/         OPC_EmitInteger, MVT::i1, 0, 
/*67699*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67717*/       /*Scope*/ 47, /*->67765*/
/*67718*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*67720*/         OPC_MoveParent,
/*67721*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67723*/         OPC_EmitInteger, MVT::i32, 15, 
/*67726*/         OPC_EmitInteger, MVT::i1, 0, 
/*67729*/         OPC_EmitInteger, MVT::i1, 0, 
/*67732*/         OPC_EmitInteger, MVT::i1, 1, 
/*67735*/         OPC_EmitInteger, MVT::i1, 0, 
/*67738*/         OPC_EmitInteger, MVT::i1, 0, 
/*67741*/         OPC_EmitInteger, MVT::i1, 0, 
/*67744*/         OPC_EmitInteger, MVT::i1, 0, 
/*67747*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67765*/       /*Scope*/ 45, /*->67811*/
/*67766*/         OPC_MoveParent,
/*67767*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67769*/         OPC_EmitInteger, MVT::i32, 15, 
/*67772*/         OPC_EmitInteger, MVT::i1, 0, 
/*67775*/         OPC_EmitInteger, MVT::i1, 0, 
/*67778*/         OPC_EmitInteger, MVT::i1, 0, 
/*67781*/         OPC_EmitInteger, MVT::i1, 0, 
/*67784*/         OPC_EmitInteger, MVT::i1, 0, 
/*67787*/         OPC_EmitInteger, MVT::i1, 0, 
/*67790*/         OPC_EmitInteger, MVT::i1, 0, 
/*67793*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67811*/       0, /*End of Scope*/
/*67812*/     0, /*End of Scope*/
/*67813*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->68632
/*67817*/     OPC_RecordChild0, // #0 = $addr
/*67818*/     OPC_Scope, 73|128,1/*201*/, /*->68022*/ // 4 children in Scope
/*67821*/       OPC_CheckChild0Type, MVT::v2i32,
/*67823*/       OPC_RecordChild1, // #1 = $rsrc
/*67824*/       OPC_RecordChild2, // #2 = $sampler
/*67825*/       OPC_MoveChild, 3,
/*67827*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67830*/       OPC_Scope, 47, /*->67879*/ // 4 children in Scope
/*67832*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*67834*/         OPC_MoveParent,
/*67835*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67837*/         OPC_EmitInteger, MVT::i32, 15, 
/*67840*/         OPC_EmitInteger, MVT::i1, 0, 
/*67843*/         OPC_EmitInteger, MVT::i1, 0, 
/*67846*/         OPC_EmitInteger, MVT::i1, 1, 
/*67849*/         OPC_EmitInteger, MVT::i1, 0, 
/*67852*/         OPC_EmitInteger, MVT::i1, 0, 
/*67855*/         OPC_EmitInteger, MVT::i1, 0, 
/*67858*/         OPC_EmitInteger, MVT::i1, 0, 
/*67861*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67879*/       /*Scope*/ 47, /*->67927*/
/*67880*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*67882*/         OPC_MoveParent,
/*67883*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67885*/         OPC_EmitInteger, MVT::i32, 15, 
/*67888*/         OPC_EmitInteger, MVT::i1, 0, 
/*67891*/         OPC_EmitInteger, MVT::i1, 0, 
/*67894*/         OPC_EmitInteger, MVT::i1, 0, 
/*67897*/         OPC_EmitInteger, MVT::i1, 0, 
/*67900*/         OPC_EmitInteger, MVT::i1, 0, 
/*67903*/         OPC_EmitInteger, MVT::i1, 0, 
/*67906*/         OPC_EmitInteger, MVT::i1, 0, 
/*67909*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67927*/       /*Scope*/ 47, /*->67975*/
/*67928*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*67930*/         OPC_MoveParent,
/*67931*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67933*/         OPC_EmitInteger, MVT::i32, 15, 
/*67936*/         OPC_EmitInteger, MVT::i1, 0, 
/*67939*/         OPC_EmitInteger, MVT::i1, 0, 
/*67942*/         OPC_EmitInteger, MVT::i1, 1, 
/*67945*/         OPC_EmitInteger, MVT::i1, 0, 
/*67948*/         OPC_EmitInteger, MVT::i1, 0, 
/*67951*/         OPC_EmitInteger, MVT::i1, 0, 
/*67954*/         OPC_EmitInteger, MVT::i1, 0, 
/*67957*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67975*/       /*Scope*/ 45, /*->68021*/
/*67976*/         OPC_MoveParent,
/*67977*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67979*/         OPC_EmitInteger, MVT::i32, 15, 
/*67982*/         OPC_EmitInteger, MVT::i1, 0, 
/*67985*/         OPC_EmitInteger, MVT::i1, 0, 
/*67988*/         OPC_EmitInteger, MVT::i1, 0, 
/*67991*/         OPC_EmitInteger, MVT::i1, 0, 
/*67994*/         OPC_EmitInteger, MVT::i1, 0, 
/*67997*/         OPC_EmitInteger, MVT::i1, 0, 
/*68000*/         OPC_EmitInteger, MVT::i1, 0, 
/*68003*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68021*/       0, /*End of Scope*/
/*68022*/     /*Scope*/ 73|128,1/*201*/, /*->68225*/
/*68024*/       OPC_CheckChild0Type, MVT::v4i32,
/*68026*/       OPC_RecordChild1, // #1 = $rsrc
/*68027*/       OPC_RecordChild2, // #2 = $sampler
/*68028*/       OPC_MoveChild, 3,
/*68030*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68033*/       OPC_Scope, 47, /*->68082*/ // 4 children in Scope
/*68035*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*68037*/         OPC_MoveParent,
/*68038*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68040*/         OPC_EmitInteger, MVT::i32, 15, 
/*68043*/         OPC_EmitInteger, MVT::i1, 0, 
/*68046*/         OPC_EmitInteger, MVT::i1, 0, 
/*68049*/         OPC_EmitInteger, MVT::i1, 1, 
/*68052*/         OPC_EmitInteger, MVT::i1, 0, 
/*68055*/         OPC_EmitInteger, MVT::i1, 0, 
/*68058*/         OPC_EmitInteger, MVT::i1, 0, 
/*68061*/         OPC_EmitInteger, MVT::i1, 0, 
/*68064*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68082*/       /*Scope*/ 47, /*->68130*/
/*68083*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*68085*/         OPC_MoveParent,
/*68086*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68088*/         OPC_EmitInteger, MVT::i32, 15, 
/*68091*/         OPC_EmitInteger, MVT::i1, 0, 
/*68094*/         OPC_EmitInteger, MVT::i1, 0, 
/*68097*/         OPC_EmitInteger, MVT::i1, 0, 
/*68100*/         OPC_EmitInteger, MVT::i1, 0, 
/*68103*/         OPC_EmitInteger, MVT::i1, 0, 
/*68106*/         OPC_EmitInteger, MVT::i1, 0, 
/*68109*/         OPC_EmitInteger, MVT::i1, 0, 
/*68112*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68130*/       /*Scope*/ 47, /*->68178*/
/*68131*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*68133*/         OPC_MoveParent,
/*68134*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68136*/         OPC_EmitInteger, MVT::i32, 15, 
/*68139*/         OPC_EmitInteger, MVT::i1, 0, 
/*68142*/         OPC_EmitInteger, MVT::i1, 0, 
/*68145*/         OPC_EmitInteger, MVT::i1, 1, 
/*68148*/         OPC_EmitInteger, MVT::i1, 0, 
/*68151*/         OPC_EmitInteger, MVT::i1, 0, 
/*68154*/         OPC_EmitInteger, MVT::i1, 0, 
/*68157*/         OPC_EmitInteger, MVT::i1, 0, 
/*68160*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68178*/       /*Scope*/ 45, /*->68224*/
/*68179*/         OPC_MoveParent,
/*68180*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68182*/         OPC_EmitInteger, MVT::i32, 15, 
/*68185*/         OPC_EmitInteger, MVT::i1, 0, 
/*68188*/         OPC_EmitInteger, MVT::i1, 0, 
/*68191*/         OPC_EmitInteger, MVT::i1, 0, 
/*68194*/         OPC_EmitInteger, MVT::i1, 0, 
/*68197*/         OPC_EmitInteger, MVT::i1, 0, 
/*68200*/         OPC_EmitInteger, MVT::i1, 0, 
/*68203*/         OPC_EmitInteger, MVT::i1, 0, 
/*68206*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68224*/       0, /*End of Scope*/
/*68225*/     /*Scope*/ 73|128,1/*201*/, /*->68428*/
/*68227*/       OPC_CheckChild0Type, MVT::v8i32,
/*68229*/       OPC_RecordChild1, // #1 = $rsrc
/*68230*/       OPC_RecordChild2, // #2 = $sampler
/*68231*/       OPC_MoveChild, 3,
/*68233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68236*/       OPC_Scope, 47, /*->68285*/ // 4 children in Scope
/*68238*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*68240*/         OPC_MoveParent,
/*68241*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68243*/         OPC_EmitInteger, MVT::i32, 15, 
/*68246*/         OPC_EmitInteger, MVT::i1, 0, 
/*68249*/         OPC_EmitInteger, MVT::i1, 0, 
/*68252*/         OPC_EmitInteger, MVT::i1, 1, 
/*68255*/         OPC_EmitInteger, MVT::i1, 0, 
/*68258*/         OPC_EmitInteger, MVT::i1, 0, 
/*68261*/         OPC_EmitInteger, MVT::i1, 0, 
/*68264*/         OPC_EmitInteger, MVT::i1, 0, 
/*68267*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68285*/       /*Scope*/ 47, /*->68333*/
/*68286*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*68288*/         OPC_MoveParent,
/*68289*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68291*/         OPC_EmitInteger, MVT::i32, 15, 
/*68294*/         OPC_EmitInteger, MVT::i1, 0, 
/*68297*/         OPC_EmitInteger, MVT::i1, 0, 
/*68300*/         OPC_EmitInteger, MVT::i1, 0, 
/*68303*/         OPC_EmitInteger, MVT::i1, 0, 
/*68306*/         OPC_EmitInteger, MVT::i1, 0, 
/*68309*/         OPC_EmitInteger, MVT::i1, 0, 
/*68312*/         OPC_EmitInteger, MVT::i1, 0, 
/*68315*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68333*/       /*Scope*/ 47, /*->68381*/
/*68334*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*68336*/         OPC_MoveParent,
/*68337*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68339*/         OPC_EmitInteger, MVT::i32, 15, 
/*68342*/         OPC_EmitInteger, MVT::i1, 0, 
/*68345*/         OPC_EmitInteger, MVT::i1, 0, 
/*68348*/         OPC_EmitInteger, MVT::i1, 1, 
/*68351*/         OPC_EmitInteger, MVT::i1, 0, 
/*68354*/         OPC_EmitInteger, MVT::i1, 0, 
/*68357*/         OPC_EmitInteger, MVT::i1, 0, 
/*68360*/         OPC_EmitInteger, MVT::i1, 0, 
/*68363*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68381*/       /*Scope*/ 45, /*->68427*/
/*68382*/         OPC_MoveParent,
/*68383*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68385*/         OPC_EmitInteger, MVT::i32, 15, 
/*68388*/         OPC_EmitInteger, MVT::i1, 0, 
/*68391*/         OPC_EmitInteger, MVT::i1, 0, 
/*68394*/         OPC_EmitInteger, MVT::i1, 0, 
/*68397*/         OPC_EmitInteger, MVT::i1, 0, 
/*68400*/         OPC_EmitInteger, MVT::i1, 0, 
/*68403*/         OPC_EmitInteger, MVT::i1, 0, 
/*68406*/         OPC_EmitInteger, MVT::i1, 0, 
/*68409*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68427*/       0, /*End of Scope*/
/*68428*/     /*Scope*/ 73|128,1/*201*/, /*->68631*/
/*68430*/       OPC_CheckChild0Type, MVT::v16i32,
/*68432*/       OPC_RecordChild1, // #1 = $rsrc
/*68433*/       OPC_RecordChild2, // #2 = $sampler
/*68434*/       OPC_MoveChild, 3,
/*68436*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68439*/       OPC_Scope, 47, /*->68488*/ // 4 children in Scope
/*68441*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*68443*/         OPC_MoveParent,
/*68444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68446*/         OPC_EmitInteger, MVT::i32, 15, 
/*68449*/         OPC_EmitInteger, MVT::i1, 0, 
/*68452*/         OPC_EmitInteger, MVT::i1, 0, 
/*68455*/         OPC_EmitInteger, MVT::i1, 1, 
/*68458*/         OPC_EmitInteger, MVT::i1, 0, 
/*68461*/         OPC_EmitInteger, MVT::i1, 0, 
/*68464*/         OPC_EmitInteger, MVT::i1, 0, 
/*68467*/         OPC_EmitInteger, MVT::i1, 0, 
/*68470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68488*/       /*Scope*/ 47, /*->68536*/
/*68489*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*68491*/         OPC_MoveParent,
/*68492*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68494*/         OPC_EmitInteger, MVT::i32, 15, 
/*68497*/         OPC_EmitInteger, MVT::i1, 0, 
/*68500*/         OPC_EmitInteger, MVT::i1, 0, 
/*68503*/         OPC_EmitInteger, MVT::i1, 0, 
/*68506*/         OPC_EmitInteger, MVT::i1, 0, 
/*68509*/         OPC_EmitInteger, MVT::i1, 0, 
/*68512*/         OPC_EmitInteger, MVT::i1, 0, 
/*68515*/         OPC_EmitInteger, MVT::i1, 0, 
/*68518*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68536*/       /*Scope*/ 47, /*->68584*/
/*68537*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*68539*/         OPC_MoveParent,
/*68540*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68542*/         OPC_EmitInteger, MVT::i32, 15, 
/*68545*/         OPC_EmitInteger, MVT::i1, 0, 
/*68548*/         OPC_EmitInteger, MVT::i1, 0, 
/*68551*/         OPC_EmitInteger, MVT::i1, 1, 
/*68554*/         OPC_EmitInteger, MVT::i1, 0, 
/*68557*/         OPC_EmitInteger, MVT::i1, 0, 
/*68560*/         OPC_EmitInteger, MVT::i1, 0, 
/*68563*/         OPC_EmitInteger, MVT::i1, 0, 
/*68566*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68584*/       /*Scope*/ 45, /*->68630*/
/*68585*/         OPC_MoveParent,
/*68586*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68588*/         OPC_EmitInteger, MVT::i32, 15, 
/*68591*/         OPC_EmitInteger, MVT::i1, 0, 
/*68594*/         OPC_EmitInteger, MVT::i1, 0, 
/*68597*/         OPC_EmitInteger, MVT::i1, 0, 
/*68600*/         OPC_EmitInteger, MVT::i1, 0, 
/*68603*/         OPC_EmitInteger, MVT::i1, 0, 
/*68606*/         OPC_EmitInteger, MVT::i1, 0, 
/*68609*/         OPC_EmitInteger, MVT::i1, 0, 
/*68612*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68630*/       0, /*End of Scope*/
/*68631*/     0, /*End of Scope*/
/*68632*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->69451
/*68636*/     OPC_RecordChild0, // #0 = $addr
/*68637*/     OPC_Scope, 73|128,1/*201*/, /*->68841*/ // 4 children in Scope
/*68640*/       OPC_CheckChild0Type, MVT::v2i32,
/*68642*/       OPC_RecordChild1, // #1 = $rsrc
/*68643*/       OPC_RecordChild2, // #2 = $sampler
/*68644*/       OPC_MoveChild, 3,
/*68646*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68649*/       OPC_Scope, 47, /*->68698*/ // 4 children in Scope
/*68651*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*68653*/         OPC_MoveParent,
/*68654*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68656*/         OPC_EmitInteger, MVT::i32, 15, 
/*68659*/         OPC_EmitInteger, MVT::i1, 0, 
/*68662*/         OPC_EmitInteger, MVT::i1, 0, 
/*68665*/         OPC_EmitInteger, MVT::i1, 1, 
/*68668*/         OPC_EmitInteger, MVT::i1, 0, 
/*68671*/         OPC_EmitInteger, MVT::i1, 0, 
/*68674*/         OPC_EmitInteger, MVT::i1, 0, 
/*68677*/         OPC_EmitInteger, MVT::i1, 0, 
/*68680*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68698*/       /*Scope*/ 47, /*->68746*/
/*68699*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*68701*/         OPC_MoveParent,
/*68702*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68704*/         OPC_EmitInteger, MVT::i32, 15, 
/*68707*/         OPC_EmitInteger, MVT::i1, 0, 
/*68710*/         OPC_EmitInteger, MVT::i1, 0, 
/*68713*/         OPC_EmitInteger, MVT::i1, 0, 
/*68716*/         OPC_EmitInteger, MVT::i1, 0, 
/*68719*/         OPC_EmitInteger, MVT::i1, 0, 
/*68722*/         OPC_EmitInteger, MVT::i1, 0, 
/*68725*/         OPC_EmitInteger, MVT::i1, 0, 
/*68728*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68746*/       /*Scope*/ 47, /*->68794*/
/*68747*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*68749*/         OPC_MoveParent,
/*68750*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68752*/         OPC_EmitInteger, MVT::i32, 15, 
/*68755*/         OPC_EmitInteger, MVT::i1, 0, 
/*68758*/         OPC_EmitInteger, MVT::i1, 0, 
/*68761*/         OPC_EmitInteger, MVT::i1, 1, 
/*68764*/         OPC_EmitInteger, MVT::i1, 0, 
/*68767*/         OPC_EmitInteger, MVT::i1, 0, 
/*68770*/         OPC_EmitInteger, MVT::i1, 0, 
/*68773*/         OPC_EmitInteger, MVT::i1, 0, 
/*68776*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68794*/       /*Scope*/ 45, /*->68840*/
/*68795*/         OPC_MoveParent,
/*68796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68798*/         OPC_EmitInteger, MVT::i32, 15, 
/*68801*/         OPC_EmitInteger, MVT::i1, 0, 
/*68804*/         OPC_EmitInteger, MVT::i1, 0, 
/*68807*/         OPC_EmitInteger, MVT::i1, 0, 
/*68810*/         OPC_EmitInteger, MVT::i1, 0, 
/*68813*/         OPC_EmitInteger, MVT::i1, 0, 
/*68816*/         OPC_EmitInteger, MVT::i1, 0, 
/*68819*/         OPC_EmitInteger, MVT::i1, 0, 
/*68822*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68840*/       0, /*End of Scope*/
/*68841*/     /*Scope*/ 73|128,1/*201*/, /*->69044*/
/*68843*/       OPC_CheckChild0Type, MVT::v4i32,
/*68845*/       OPC_RecordChild1, // #1 = $rsrc
/*68846*/       OPC_RecordChild2, // #2 = $sampler
/*68847*/       OPC_MoveChild, 3,
/*68849*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68852*/       OPC_Scope, 47, /*->68901*/ // 4 children in Scope
/*68854*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*68856*/         OPC_MoveParent,
/*68857*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68859*/         OPC_EmitInteger, MVT::i32, 15, 
/*68862*/         OPC_EmitInteger, MVT::i1, 0, 
/*68865*/         OPC_EmitInteger, MVT::i1, 0, 
/*68868*/         OPC_EmitInteger, MVT::i1, 1, 
/*68871*/         OPC_EmitInteger, MVT::i1, 0, 
/*68874*/         OPC_EmitInteger, MVT::i1, 0, 
/*68877*/         OPC_EmitInteger, MVT::i1, 0, 
/*68880*/         OPC_EmitInteger, MVT::i1, 0, 
/*68883*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68901*/       /*Scope*/ 47, /*->68949*/
/*68902*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*68904*/         OPC_MoveParent,
/*68905*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68907*/         OPC_EmitInteger, MVT::i32, 15, 
/*68910*/         OPC_EmitInteger, MVT::i1, 0, 
/*68913*/         OPC_EmitInteger, MVT::i1, 0, 
/*68916*/         OPC_EmitInteger, MVT::i1, 0, 
/*68919*/         OPC_EmitInteger, MVT::i1, 0, 
/*68922*/         OPC_EmitInteger, MVT::i1, 0, 
/*68925*/         OPC_EmitInteger, MVT::i1, 0, 
/*68928*/         OPC_EmitInteger, MVT::i1, 0, 
/*68931*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68949*/       /*Scope*/ 47, /*->68997*/
/*68950*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*68952*/         OPC_MoveParent,
/*68953*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68955*/         OPC_EmitInteger, MVT::i32, 15, 
/*68958*/         OPC_EmitInteger, MVT::i1, 0, 
/*68961*/         OPC_EmitInteger, MVT::i1, 0, 
/*68964*/         OPC_EmitInteger, MVT::i1, 1, 
/*68967*/         OPC_EmitInteger, MVT::i1, 0, 
/*68970*/         OPC_EmitInteger, MVT::i1, 0, 
/*68973*/         OPC_EmitInteger, MVT::i1, 0, 
/*68976*/         OPC_EmitInteger, MVT::i1, 0, 
/*68979*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68997*/       /*Scope*/ 45, /*->69043*/
/*68998*/         OPC_MoveParent,
/*68999*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69001*/         OPC_EmitInteger, MVT::i32, 15, 
/*69004*/         OPC_EmitInteger, MVT::i1, 0, 
/*69007*/         OPC_EmitInteger, MVT::i1, 0, 
/*69010*/         OPC_EmitInteger, MVT::i1, 0, 
/*69013*/         OPC_EmitInteger, MVT::i1, 0, 
/*69016*/         OPC_EmitInteger, MVT::i1, 0, 
/*69019*/         OPC_EmitInteger, MVT::i1, 0, 
/*69022*/         OPC_EmitInteger, MVT::i1, 0, 
/*69025*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69043*/       0, /*End of Scope*/
/*69044*/     /*Scope*/ 73|128,1/*201*/, /*->69247*/
/*69046*/       OPC_CheckChild0Type, MVT::v8i32,
/*69048*/       OPC_RecordChild1, // #1 = $rsrc
/*69049*/       OPC_RecordChild2, // #2 = $sampler
/*69050*/       OPC_MoveChild, 3,
/*69052*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69055*/       OPC_Scope, 47, /*->69104*/ // 4 children in Scope
/*69057*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*69059*/         OPC_MoveParent,
/*69060*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69062*/         OPC_EmitInteger, MVT::i32, 15, 
/*69065*/         OPC_EmitInteger, MVT::i1, 0, 
/*69068*/         OPC_EmitInteger, MVT::i1, 0, 
/*69071*/         OPC_EmitInteger, MVT::i1, 1, 
/*69074*/         OPC_EmitInteger, MVT::i1, 0, 
/*69077*/         OPC_EmitInteger, MVT::i1, 0, 
/*69080*/         OPC_EmitInteger, MVT::i1, 0, 
/*69083*/         OPC_EmitInteger, MVT::i1, 0, 
/*69086*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69104*/       /*Scope*/ 47, /*->69152*/
/*69105*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*69107*/         OPC_MoveParent,
/*69108*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69110*/         OPC_EmitInteger, MVT::i32, 15, 
/*69113*/         OPC_EmitInteger, MVT::i1, 0, 
/*69116*/         OPC_EmitInteger, MVT::i1, 0, 
/*69119*/         OPC_EmitInteger, MVT::i1, 0, 
/*69122*/         OPC_EmitInteger, MVT::i1, 0, 
/*69125*/         OPC_EmitInteger, MVT::i1, 0, 
/*69128*/         OPC_EmitInteger, MVT::i1, 0, 
/*69131*/         OPC_EmitInteger, MVT::i1, 0, 
/*69134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69152*/       /*Scope*/ 47, /*->69200*/
/*69153*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*69155*/         OPC_MoveParent,
/*69156*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69158*/         OPC_EmitInteger, MVT::i32, 15, 
/*69161*/         OPC_EmitInteger, MVT::i1, 0, 
/*69164*/         OPC_EmitInteger, MVT::i1, 0, 
/*69167*/         OPC_EmitInteger, MVT::i1, 1, 
/*69170*/         OPC_EmitInteger, MVT::i1, 0, 
/*69173*/         OPC_EmitInteger, MVT::i1, 0, 
/*69176*/         OPC_EmitInteger, MVT::i1, 0, 
/*69179*/         OPC_EmitInteger, MVT::i1, 0, 
/*69182*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69200*/       /*Scope*/ 45, /*->69246*/
/*69201*/         OPC_MoveParent,
/*69202*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69204*/         OPC_EmitInteger, MVT::i32, 15, 
/*69207*/         OPC_EmitInteger, MVT::i1, 0, 
/*69210*/         OPC_EmitInteger, MVT::i1, 0, 
/*69213*/         OPC_EmitInteger, MVT::i1, 0, 
/*69216*/         OPC_EmitInteger, MVT::i1, 0, 
/*69219*/         OPC_EmitInteger, MVT::i1, 0, 
/*69222*/         OPC_EmitInteger, MVT::i1, 0, 
/*69225*/         OPC_EmitInteger, MVT::i1, 0, 
/*69228*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69246*/       0, /*End of Scope*/
/*69247*/     /*Scope*/ 73|128,1/*201*/, /*->69450*/
/*69249*/       OPC_CheckChild0Type, MVT::v16i32,
/*69251*/       OPC_RecordChild1, // #1 = $rsrc
/*69252*/       OPC_RecordChild2, // #2 = $sampler
/*69253*/       OPC_MoveChild, 3,
/*69255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69258*/       OPC_Scope, 47, /*->69307*/ // 4 children in Scope
/*69260*/         OPC_CheckPredicate, 113, // Predicate_TEX_ARRAY
/*69262*/         OPC_MoveParent,
/*69263*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69265*/         OPC_EmitInteger, MVT::i32, 15, 
/*69268*/         OPC_EmitInteger, MVT::i1, 0, 
/*69271*/         OPC_EmitInteger, MVT::i1, 0, 
/*69274*/         OPC_EmitInteger, MVT::i1, 1, 
/*69277*/         OPC_EmitInteger, MVT::i1, 0, 
/*69280*/         OPC_EmitInteger, MVT::i1, 0, 
/*69283*/         OPC_EmitInteger, MVT::i1, 0, 
/*69286*/         OPC_EmitInteger, MVT::i1, 0, 
/*69289*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69307*/       /*Scope*/ 47, /*->69355*/
/*69308*/         OPC_CheckPredicate, 116, // Predicate_TEX_SHADOW
/*69310*/         OPC_MoveParent,
/*69311*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69313*/         OPC_EmitInteger, MVT::i32, 15, 
/*69316*/         OPC_EmitInteger, MVT::i1, 0, 
/*69319*/         OPC_EmitInteger, MVT::i1, 0, 
/*69322*/         OPC_EmitInteger, MVT::i1, 0, 
/*69325*/         OPC_EmitInteger, MVT::i1, 0, 
/*69328*/         OPC_EmitInteger, MVT::i1, 0, 
/*69331*/         OPC_EmitInteger, MVT::i1, 0, 
/*69334*/         OPC_EmitInteger, MVT::i1, 0, 
/*69337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69355*/       /*Scope*/ 47, /*->69403*/
/*69356*/         OPC_CheckPredicate, 142, // Predicate_TEX_SHADOW_ARRAY
/*69358*/         OPC_MoveParent,
/*69359*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69361*/         OPC_EmitInteger, MVT::i32, 15, 
/*69364*/         OPC_EmitInteger, MVT::i1, 0, 
/*69367*/         OPC_EmitInteger, MVT::i1, 0, 
/*69370*/         OPC_EmitInteger, MVT::i1, 1, 
/*69373*/         OPC_EmitInteger, MVT::i1, 0, 
/*69376*/         OPC_EmitInteger, MVT::i1, 0, 
/*69379*/         OPC_EmitInteger, MVT::i1, 0, 
/*69382*/         OPC_EmitInteger, MVT::i1, 0, 
/*69385*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69403*/       /*Scope*/ 45, /*->69449*/
/*69404*/         OPC_MoveParent,
/*69405*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69407*/         OPC_EmitInteger, MVT::i32, 15, 
/*69410*/         OPC_EmitInteger, MVT::i1, 0, 
/*69413*/         OPC_EmitInteger, MVT::i1, 0, 
/*69416*/         OPC_EmitInteger, MVT::i1, 0, 
/*69419*/         OPC_EmitInteger, MVT::i1, 0, 
/*69422*/         OPC_EmitInteger, MVT::i1, 0, 
/*69425*/         OPC_EmitInteger, MVT::i1, 0, 
/*69428*/         OPC_EmitInteger, MVT::i1, 0, 
/*69431*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69449*/       0, /*End of Scope*/
/*69450*/     0, /*End of Scope*/
/*69451*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->69493
/*69454*/     OPC_RecordChild0, // #0 = $tlst
/*69455*/     OPC_RecordChild1, // #1 = $attr_offset
/*69456*/     OPC_MoveChild, 1,
/*69458*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69461*/     OPC_MoveParent,
/*69462*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*69463*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69465*/     OPC_EmitInteger, MVT::i32, 0, 
/*69468*/     OPC_EmitConvertToTarget, 1,
/*69470*/     OPC_EmitInteger, MVT::i1, 0, 
/*69473*/     OPC_EmitInteger, MVT::i1, 0, 
/*69476*/     OPC_EmitInteger, MVT::i1, 0, 
/*69479*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*69493*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 69495 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 424
  // #OPC_RecordNode                     = 1171
  // #OPC_RecordChild                    = 2205
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 23
  // #OPC_MoveChild                      = 1407
  // #OPC_MoveParent                     = 1618
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 89
  // #OPC_CheckPatternPredicate          = 1122
  // #OPC_CheckPredicate                 = 446
  // #OPC_CheckOpcode                    = 413
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 596
  // #OPC_SwitchType                     = 98
  // #OPC_CheckChildType                 = 442
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 236
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 319
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4529
  // #OPC_EmitStringInteger              = 221
  // #OPC_EmitRegister                   = 263
  // #OPC_EmitConvertToTarget            = 264
  // #OPC_EmitMergeInputChains           = 258
  // #OPC_EmitCopyToReg                  = 2
  // #OPC_EmitNode                       = 174
  // #OPC_EmitNodeXForm                  = 2083
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 33
  // #OPC_MorphNodeTo                    = 1405

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true);
  case 2: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 3: return (Subtarget->hasCaymanISA());
  case 4: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 5: return (Subtarget->hasFlatAddressSpace());
  case 6: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 7: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 8: return (Subtarget->getGeneration() <= AMDGPUSubtarget::R700);
  case 9: return (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 10: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 11: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 12: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 32);
  case 13: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) && (true) && (Subtarget->getLDSBankCount() == 16);
  case 14: return (TM.Options.UnsafeFPMath);
  case 15: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_si_st_local
    SDNode *N = Node;

  return isLocalStore(cast<StoreSDNode>(N));

  }
  case 1: { // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 2: { // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 3: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 4: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 5: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 6: { // Predicate_truncstorei8_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 7: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 9: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 10: { // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 11: { // Predicate_truncstorei8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 12: { // Predicate_truncstorei16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 13: { // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 14: { // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 15: { // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 16: { // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 17: { // Predicate_local_store
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 18: { // Predicate_truncstorei8_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 19: { // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 20: { // Predicate_truncstorei8_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 21: { // Predicate_truncstorei16_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 22: { // Predicate_flat_store
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_az_extload
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 25: { // Predicate_az_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { // Predicate_az_extloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 27: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 28: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 29: { // Predicate_sextloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 30: { // Predicate_az_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 31: { // Predicate_az_extloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 32: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 33: { // Predicate_sextloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 34: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 35: { // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 36: { // Predicate_sextloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 37: { // Predicate_az_extloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 38: { // Predicate_sextloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 39: { // Predicate_az_extloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 40: { // Predicate_sextloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 41: { // Predicate_extloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 42: { // Predicate_sextloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 43: { // Predicate_extloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 44: { // Predicate_load_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 45: { // Predicate_load_param_exti8
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 46: { // Predicate_load_param_exti16
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 47: { // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 48: { // Predicate_constant_load
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 49: { // Predicate_si_ld_local
    SDNode *N = Node;

  return isLocalLoad(cast<LoadSDNode>(N));

  }
  case 50: { // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 51: { // Predicate_si_sextload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 52: { // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 53: { // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 54: { // Predicate_si_sextload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 55: { // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 56: { // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 57: { // Predicate_sextloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 58: { // Predicate_az_extloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 59: { // Predicate_sextloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 60: { // Predicate_az_extloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 61: { // Predicate_flat_load
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 62: { // Predicate_az_extloadi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 63: { // Predicate_az_extloadi32_flat
    SDNode *N = Node;

  return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 64: { // Predicate_local_load
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 65: { // Predicate_sextloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 66: { // Predicate_az_extloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 67: { // Predicate_sextloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 68: { // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 69: { // Predicate_si_load_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 70: { // Predicate_atomic_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 71: { // Predicate_si_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 72: { // Predicate_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 73: { // Predicate_atomic_add_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 74: { // Predicate_si_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 75: { // Predicate_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 76: { // Predicate_atomic_sub_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 77: { // Predicate_si_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 78: { // Predicate_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 79: { // Predicate_atomic_min_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 80: { // Predicate_si_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 81: { // Predicate_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 82: { // Predicate_atomic_umin_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 83: { // Predicate_si_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 84: { // Predicate_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 85: { // Predicate_atomic_max_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 86: { // Predicate_si_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 87: { // Predicate_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 88: { // Predicate_atomic_umax_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 89: { // Predicate_si_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 90: { // Predicate_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 91: { // Predicate_atomic_and_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 92: { // Predicate_si_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 93: { // Predicate_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 94: { // Predicate_atomic_or_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 95: { // Predicate_si_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 96: { // Predicate_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 97: { // Predicate_atomic_xor_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 98: { // Predicate_si_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 99: { // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 100: { // Predicate_COND_OEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 101: { // Predicate_COND_OGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 102: { // Predicate_COND_OGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 103: { // Predicate_COND_UNE_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 104: { // Predicate_FP_ONE
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 105: { // Predicate_FP_ZERO
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 106: { // Predicate_COND_EQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 107: { // Predicate_COND_SGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 108: { // Predicate_COND_SGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 109: { // Predicate_si_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 110: { // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 111: { // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 112: { // Predicate_IMMZeroBasedBitfieldMask
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 113: { // Predicate_TEX_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 114: { // Predicate_TEX_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 115: { // Predicate_TEX_ARRAY_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 116: { // Predicate_TEX_SHADOW
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 117: { // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 118: { // Predicate_anonymous_1468
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 119: { // Predicate_anonymous_1474
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 120: { // Predicate_FP_HALF
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 121: { // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 122: { // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 123: { // Predicate_COND_NULL
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 124: { // Predicate_COND_OLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 125: { // Predicate_COND_OLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 126: { // Predicate_COND_ONE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 127: { // Predicate_COND_O
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 128: { // Predicate_COND_UO
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 129: { // Predicate_COND_ULT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 130: { // Predicate_COND_UEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 131: { // Predicate_COND_ULE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 132: { // Predicate_COND_UGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 133: { // Predicate_COND_UNE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 134: { // Predicate_COND_UGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 135: { // Predicate_COND_SLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 136: { // Predicate_COND_SLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 137: { // Predicate_COND_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 138: { // Predicate_IMM20bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 139: { // Predicate_anonymous_1470
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 140: { // Predicate_anonymous_1478
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 141: { // Predicate_TEX_RECT
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 142: { // Predicate_TEX_SHADOW_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+7);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 2:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 3:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 10:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 17:
    Result.resize(NextRes+4);
    return SelectVOP3NoMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectVOP3NoMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+1);
    return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 22:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 3: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 6: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 7: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

