// è¿™æ˜¯å“ªä¸ªhartï¼ˆæ ¸å¿ƒï¼‰ï¼Ÿ
static inline uint64
r_mhartid()
{
  uint64 x;
  asm volatile("csrr %0, mhartid" : "=r" (x) );
  return x;
}

// æœºå™¨çŠ¶æ€å¯„å­˜å™¨ï¼ˆMachine Status Registerï¼‰ï¼Œmstatus

#define MSTATUS_MPP_MASK (3L << 11) // ä¹‹å‰çš„æ¨¡å¼
#define MSTATUS_MPP_M (3L << 11)
#define MSTATUS_MPP_S (1L << 11)
#define MSTATUS_MPP_U (0L << 11)
#define MSTATUS_MIE (1L << 3)    // æœºå™¨æ¨¡å¼ä¸­æ–­å¯ç”¨ï¼ˆmachine-mode interrupt enableï¼‰.

// è¯»çŠ¶æ€
static inline uint64
r_mstatus()
{
  uint64 x;
  asm volatile("csrr %0, mstatus" : "=r" (x) );
  return x;
}

// å†™çŠ¶æ€
static inline void 
w_mstatus(uint64 x)
{
  asm volatile("csrw mstatus, %0" : : "r" (x));
}

// æœºå™¨å¼‚å¸¸ç¨‹åºè®¡æ•°å™¨ï¼ˆmachine exception program counterï¼‰ï¼Œ
// ä¿å­˜ä»å¼‚å¸¸è¿”å›çš„æŒ‡ä»¤åœ°å€ã€‚
static inline void 
w_mepc(uint64 x)
{
  asm volatile("csrw mepc, %0" : : "r" (x));
}

// å†…æ ¸çŠ¶æ€å¯„å­˜å™¨ï¼ˆSupervisor Status Registerï¼‰ï¼Œsstatus

#define SSTATUS_SPP (1L << 8)  // ä¹‹å‰çš„æ¨¡å¼, 1=å†…æ ¸, 0=ç”¨æˆ·
#define SSTATUS_SPIE (1L << 5) // å†…æ ¸ä¹‹å‰çš„ä¸­æ–­å¯ç”¨ï¼ˆSupervisor Previous Interrupt Enableï¼‰
#define SSTATUS_UPIE (1L << 4) // ç”¨æˆ·ä¹‹å‰çš„ä¸­æ–­å¯ç”¨ï¼ˆUser Previous Interrupt Enableï¼‰
#define SSTATUS_SIE (1L << 1)  // å†…æ ¸ä¸­æ–­å¯ç”¨ï¼ˆSupervisor Interrupt Enableï¼‰
#define SSTATUS_UIE (1L << 0)  // ç”¨æˆ·ä¸­æ–­å¯ç”¨ï¼ˆUser Interrupt Enableï¼‰

// è¯»çŠ¶æ€
static inline uint64
r_sstatus()
{
  uint64 x;
  asm volatile("csrr %0, sstatus" : "=r" (x) );
  return x;
}

// å†™çŠ¶æ€
static inline void 
w_sstatus(uint64 x)
{
  asm volatile("csrw sstatus, %0" : : "r" (x));
}
 
// å†…æ ¸ä¸­æ–­æŒ‚èµ·ï¼ˆSupervisor Interrupt Pendingï¼‰
static inline uint64
r_sip()
{
  uint64 x;
  asm volatile("csrr %0, sip" : "=r" (x) );
  return x;
}

static inline void 
w_sip(uint64 x)
{
  asm volatile("csrw sip, %0" : : "r" (x));
}

// å†…æ ¸ä¸­æ–­å¯ç”¨ï¼ˆSupervisor Interrupt Enableï¼‰
#define SIE_SEIE (1L << 9) // å¤–éƒ¨
#define SIE_STIE (1L << 5) // å®šæ—¶
#define SIE_SSIE (1L << 1) // è½¯ä»¶
static inline uint64
r_sie()
{
  uint64 x;
  asm volatile("csrr %0, sie" : "=r" (x) );
  return x;
}

static inline void 
w_sie(uint64 x)
{
  asm volatile("csrw sie, %0" : : "r" (x));
}

// æœºå™¨æ¨¡å¼ä¸­æ–­å¯ç”¨ï¼ˆMachine-mode Interrupt Enableï¼‰
#define MIE_MEIE (1L << 11) // å¤–éƒ¨
#define MIE_MTIE (1L << 7)  // å®šæ—¶
#define MIE_MSIE (1L << 3)  // è½¯ä»¶
static inline uint64
r_mie()
{
  uint64 x;
  asm volatile("csrr %0, mie" : "=r" (x) );
  return x;
}

static inline void 
w_mie(uint64 x)
{
  asm volatile("csrw mie, %0" : : "r" (x));
}

// å†…æ ¸å¼‚å¸¸ç¨‹åºè®¡æ•°å™¨ï¼ˆSupervisor exception program counterï¼‰ï¼Œ
// ä¿å­˜ä»å¼‚å¸¸è¿”å›çš„æŒ‡ä»¤åœ°å€ã€‚
static inline void 
w_sepc(uint64 x)
{
  asm volatile("csrw sepc, %0" : : "r" (x));
}

static inline uint64
r_sepc()
{
  uint64 x;
  asm volatile("csrr %0, sepc" : "=r" (x) );
  return x;
}

// æœºå™¨å¼‚å¸¸ä»£ç†ï¼ˆMachine Exception Delegationï¼‰
static inline uint64
r_medeleg()
{
  uint64 x;
  asm volatile("csrr %0, medeleg" : "=r" (x) );
  return x;
}

static inline void 
w_medeleg(uint64 x)
{
  asm volatile("csrw medeleg, %0" : : "r" (x));
}

// æœºå™¨ä¸­æ–­ä»£ç†ï¼ˆMachine Interrupt Delegationï¼‰
static inline uint64
r_mideleg()
{
  uint64 x;
  asm volatile("csrr %0, mideleg" : "=r" (x) );
  return x;
}

static inline void 
w_mideleg(uint64 x)
{
  asm volatile("csrw mideleg, %0" : : "r" (x));
}

//å†…æ ¸é™·é˜±çŸ¢é‡åŸºåœ°å€ï¼ˆSupervisor Trap-Vector Base Addressï¼‰
//ä½ä¸¤ä½æ˜¯æ¨¡å¼ã€‚ï¼Ÿ
static inline void 
w_stvec(uint64 x)
{
  asm volatile("csrw stvec, %0" : : "r" (x));
}

static inline uint64
r_stvec()
{
  uint64 x;
  asm volatile("csrr %0, stvec" : "=r" (x) );
  return x;
}

// æœºå™¨æ¨¡å¼ä¸­æ–­å‘é‡ï¼ˆMachine-mode interrupt vectorï¼‰
static inline void 
w_mtvec(uint64 x)
{
  asm volatile("csrw mtvec, %0" : : "r" (x));
}

// ä½¿ç”¨riscvçš„sv39é¡µè¡¨æ–¹æ¡ˆã€‚
#define SATP_SV39 (8L << 60)

#define MAKE_SATP(pagetable) (SATP_SV39 | (((uint64)pagetable) >> 12))

// å†…æ ¸åœ°å€ç¿»è¯‘å’Œä¿æŠ¤ï¼›ï¼ˆsupervisor address translation and protectionï¼‰
// ä¿å­˜é¡µè¡¨çš„åœ°å€ã€‚
static inline void 
w_satp(uint64 x)
{
  asm volatile("csrw satp, %0" : : "r" (x));
}

static inline uint64
r_satp()
{
  uint64 x;
  asm volatile("csrr %0, satp" : "=r" (x) );
  return x;
}

// å†…æ ¸æŠ“ç—•å¯„å­˜å™¨ï¼ˆSupervisor Scratch registerï¼‰
// ä¸»è¦ç”¨åœ¨æ—©èµ·trampoline.Sé‡Œçš„é™·é˜±å¤„ç†
static inline void 
w_sscratch(uint64 x)
{
  asm volatile("csrw sscratch, %0" : : "r" (x));
}

static inline void 
w_mscratch(uint64 x)
{
  asm volatile("csrw mscratch, %0" : : "r" (x));
}

// å†…æ ¸é™·é˜±å‘ç”ŸåŸå› ï¼ˆSupervisor Trap Causeï¼‰
static inline uint64
r_scause()
{
  uint64 x;
  asm volatile("csrr %0, scause" : "=r" (x) );
  return x;
}

// å†…æ ¸é™·é˜±å€¼ï¼ˆSupervisor Trap Valueï¼‰
static inline uint64
r_stval()
{
  uint64 x;
  asm volatile("csrr %0, stval" : "=r" (x) );
  return x;
}

// æœºå™¨æ¨¡å¼è®¡æ•°å™¨å¯ç”¨ï¼ˆMachine-mode Counter-Enableï¼‰
static inline void 
w_mcounteren(uint64 x)
{
  asm volatile("csrw mcounteren, %0" : : "r" (x));
}

static inline uint64
r_mcounteren()
{
  uint64 x;
  asm volatile("csrr %0, mcounteren" : "=r" (x) );
  return x;
}

// æœºå™¨æ¨¡å¼å‘¨æœŸè®¡æ•°å™¨ï¼ˆmachine-mode cycle counterï¼‰
static inline uint64
r_time()
{
  uint64 x;
  asm volatile("csrr %0, time" : "=r" (x) );
  return x;
}

// å¯ç”¨è®¾å¤‡ä¸­æ–­
static inline void
intr_on()
{
  w_sstatus(r_sstatus() | SSTATUS_SIE);
}

// ç¦ç”¨è®¾å¤‡ä¸­æ–­
static inline void
intr_off()
{
  w_sstatus(r_sstatus() & ~SSTATUS_SIE);
}

// è®¾å¤‡ä¸­æ–­å¯ç”¨äº†å—ï¼Ÿ
static inline int
intr_get()
{
  uint64 x = r_sstatus();
  return (x & SSTATUS_SIE) != 0;
}

static inline uint64
r_sp()
{
  uint64 x;
  asm volatile("mv %0, sp" : "=r" (x) );
  return x;
}

// è¯»å†™tpï¼Œçº¿ç¨‹æŒ‡é’ˆï¼Œå®ƒä¿å­˜
// è¿™ä¸ªæ ¸å¿ƒçš„hartidï¼ˆæ ¸å¿ƒå·ï¼‰ï¼Œcpu[]çš„ç´¢å¼•ã€‚
static inline uint64
r_tp()
{
  uint64 x;
  asm volatile("mv %0, tp" : "=r" (x) );
  return x;
}

static inline void 
w_tp(uint64 x)
{
  asm volatile("mv tp, %0" : : "r" (x));
}

// è¯»å–å‡½æ•°è¿”å›åœ°å€
static inline uint64
r_ra()
{
  uint64 x;
  asm volatile("mv %0, ra" : "=r" (x) );
  return x;
}

// åˆ·æ–° TLB.
static inline void
sfence_vma()
{
  // zeroï¼Œzeroè¡¨ç¤ºåˆ·æ–°æ‰€æœ‰TLBæ¡ç›®ã€‚
  asm volatile("sfence.vma zero, zero");
}


#define PGSIZE 4096 // æ¯ä¸€ä¸ªé¡µçš„å­—èŠ‚æ•°
#define PGSHIFT 12  // é¡µå†…çš„åç§»ä½

#define PGROUNDUP(sz)  (((sz)+PGSIZE-1) & ~(PGSIZE-1))
#define PGROUNDDOWN(a) (((a)) & ~(PGSIZE-1))

#define PTE_V (1L << 0) // æœ‰æ•ˆ
#define PTE_R (1L << 1)
#define PTE_W (1L << 2)
#define PTE_X (1L << 3)
#define PTE_U (1L << 4) // 1 -> ç”¨æˆ·å¯ä»¥è®¿é—®

// ç§»åŠ¨ç‰©ç†åœ°å€åˆ°ä¸€ä¸ªæ­£ç¡®åœ°æ–¹å°±èƒ½è½¬åŒ–ä¸ºPTE
#define PA2PTE(pa) ((((uint64)pa) >> 12) << 10)

// ğŸ‘†çš„åæ“ä½œ
#define PTE2PA(pte) (((pte) >> 10) << 12)

#define PTE_FLAGS(pte) ((pte) & 0x3FF)

// ä»è™šæ‹Ÿåœ°å€ä¸­æå–ä¸‰ä¸ª9ä½é¡µè¡¨ç´¢å¼•ã€‚
#define PXMASK          0x1FF // 9 ä½
#define PXSHIFT(level)  (PGSHIFT+(9*(level)))
#define PX(level, va) ((((uint64) (va)) >> PXSHIFT(level)) & PXMASK)

// one beyond the highest possible virtual address.
// MAXVA is actually one bit less than the max allowed by
// Sv39, to avoid having to sign-extend virtual addresses
// that have the high bit set.
// æœ€å¤§è™šæ‹Ÿå†…å­˜åœ°å€ï¼ˆä¸Šé¢ä¸çŸ¥é“æ€ä¹ˆç¿»è¯‘ğŸ˜„ï¼‰
#define MAXVA (1L << (9 + 9 + 9 + 12 - 1))

typedef uint64 pte_t;
typedef uint64 *pagetable_t; // 512ä¸ªPTE
