Info: Starting: Create simulation model
Info: qsys-generate /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Sources/standalone_hps.qsys
Progress: Reading input file
Progress: Adding axi_bridge_0 [altera_axi_bridge 18.1]
Progress: Parameterizing module axi_bridge_0
Progress: Adding buttons_i [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons_i
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_i [altera_avalon_pio 18.1]
Progress: Parameterizing module dipsw_i
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding leds_o [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_o
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: standalone_hps.axi_bridge_0: Burst length BURST_LENGTH_WIDTH 8
Info: standalone_hps.axi_bridge_0: Lock signals width LOCK_WIDTH 1
Info: standalone_hps.buttons_i: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: standalone_hps.dipsw_i: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: standalone_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: standalone_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: standalone_hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: standalone_hps.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: standalone_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: standalone_hps.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Warning: standalone_hps.hps_0: hps_0.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Info: standalone_hps: Generating standalone_hps "standalone_hps" for SIM_VHDL
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave axi_bridge_0.s0 because the master is of type axi and the slave is of type axi4.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: axi_bridge_0: "standalone_hps" instantiated altera_axi_bridge "axi_bridge_0"
Info: buttons_i: Starting RTL generation for module 'standalone_hps_buttons_i'
Info: buttons_i:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=standalone_hps_buttons_i --dir=/tmp/alt8061_8506937400719513699.dir/0003_buttons_i_gen/ --quartus_dir=/opt/altera/18.1/quartus --vhdl --config=/tmp/alt8061_8506937400719513699.dir/0003_buttons_i_gen//standalone_hps_buttons_i_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8061_8506937400719513699.dir/0003_buttons_i_gen/  ]
Info: buttons_i: Done RTL generation for module 'standalone_hps_buttons_i'
Info: buttons_i: "standalone_hps" instantiated altera_avalon_pio "buttons_i"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: hps_0: "standalone_hps" instantiated altera_hps "hps_0"
Info: leds_o: Starting RTL generation for module 'standalone_hps_leds_o'
Info: leds_o:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=standalone_hps_leds_o --dir=/tmp/alt8061_8506937400719513699.dir/0004_leds_o_gen/ --quartus_dir=/opt/altera/18.1/quartus --vhdl --config=/tmp/alt8061_8506937400719513699.dir/0004_leds_o_gen//standalone_hps_leds_o_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8061_8506937400719513699.dir/0004_leds_o_gen/  ]
Info: leds_o: Done RTL generation for module 'standalone_hps_leds_o'
Info: leds_o: "standalone_hps" instantiated altera_avalon_pio "leds_o"
Info: mm_interconnect_0: "standalone_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "standalone_hps" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "standalone_hps" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "standalone_hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: axi_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_axi_translator "axi_bridge_0_s0_translator"
Info: leds_o_s1_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "leds_o_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: leds_o_s1_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "leds_o_s1_agent"
Info: leds_o_s1_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "leds_o_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_avalon_sc_fifo.v
Warning: Overwriting different file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: leds_o_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "leds_o_s1_burst_adapter"
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/verbosity_pkg.sv
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/submodules/altera_avalon_reset_source.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: standalone_hps: Done "standalone_hps" with 27 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/standalone_hps.spd --output-directory=/home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/standalone_hps.spd --output-directory=/home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	27 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps.qsys --synthesis=VHDL --output-directory=/home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Sources/standalone_hps.qsys
Progress: Reading input file
Progress: Adding axi_bridge_0 [altera_axi_bridge 18.1]
Progress: Parameterizing module axi_bridge_0
Progress: Adding buttons_i [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons_i
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_i [altera_avalon_pio 18.1]
Progress: Parameterizing module dipsw_i
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding leds_o [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_o
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: standalone_hps.axi_bridge_0: Burst length BURST_LENGTH_WIDTH 8
Info: standalone_hps.axi_bridge_0: Lock signals width LOCK_WIDTH 1
Info: standalone_hps.buttons_i: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: standalone_hps.dipsw_i: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: standalone_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: standalone_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: standalone_hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: standalone_hps.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: standalone_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: standalone_hps.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Warning: standalone_hps.hps_0: hps_0.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Info: standalone_hps: Generating standalone_hps "standalone_hps" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave axi_bridge_0.s0 because the master is of type axi and the slave is of type axi4.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: axi_bridge_0: "standalone_hps" instantiated altera_axi_bridge "axi_bridge_0"
Info: buttons_i: Starting RTL generation for module 'standalone_hps_buttons_i'
Info: buttons_i:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=standalone_hps_buttons_i --dir=/tmp/alt8061_8506937400719513699.dir/0025_buttons_i_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt8061_8506937400719513699.dir/0025_buttons_i_gen//standalone_hps_buttons_i_component_configuration.pl  --do_build_sim=0  ]
Info: buttons_i: Done RTL generation for module 'standalone_hps_buttons_i'
Info: buttons_i: "standalone_hps" instantiated altera_avalon_pio "buttons_i"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: hps_0: "standalone_hps" instantiated altera_hps "hps_0"
Info: leds_o: Starting RTL generation for module 'standalone_hps_leds_o'
Info: leds_o:   Generation command is [exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=standalone_hps_leds_o --dir=/tmp/alt8061_8506937400719513699.dir/0026_leds_o_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt8061_8506937400719513699.dir/0026_leds_o_gen//standalone_hps_leds_o_component_configuration.pl  --do_build_sim=0  ]
Info: leds_o: Done RTL generation for module 'standalone_hps_leds_o'
Info: leds_o: "standalone_hps" instantiated altera_avalon_pio "leds_o"
Info: mm_interconnect_0: "standalone_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "standalone_hps" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "standalone_hps" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "standalone_hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: axi_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_axi_translator "axi_bridge_0_s0_translator"
Info: leds_o_s1_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "leds_o_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: leds_o_s1_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "leds_o_s1_agent"
Info: leds_o_s1_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "leds_o_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/synthesis/submodules/altera_avalon_sc_fifo.v
Warning: Overwriting different file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: leds_o_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "leds_o_s1_burst_adapter"
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/npittet/Documents/PLDesign/Perso/GoldenTop/Sources/standalone_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: standalone_hps: Done "standalone_hps" with 27 modules, 85 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
