Skipping rules checking as scan-chains cannot be extracted from design.
This could be because you are reading in verilog netlist and scandef file is not specified, or
there is no scan-chain in your design.
