Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 28 17:40:57 2025
| Host         : Shashwat-Thinkbook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file chess_top_timing_summary_routed.rpt -pb chess_top_timing_summary_routed.pb -rpx chess_top_timing_summary_routed.rpx -warn_on_violation
| Design       : chess_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     536         
LUTAR-1    Warning           LUT drives async reset alert    2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (536)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (954)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (6)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (536)
--------------------------
 There are 506 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (954)
--------------------------------------------------
 There are 953 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (6)
------------------------------------
 There are 6 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.945        0.000                      0                   12        0.308        0.000                      0                   12        4.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.945        0.000                      0                   12        0.308        0.000                      0                   12        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.716ns (41.809%)  route 2.388ns (58.191%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.080 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.197 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.520 r  DIV_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.520    DIV_CLK_reg[8]_i_1_n_6
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480    14.963    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[9]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.109    15.465    DIV_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.708ns (41.695%)  route 2.388ns (58.305%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.080 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.197 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.512 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.512    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480    14.963    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.109    15.465    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.632ns (40.593%)  route 2.388ns (59.407%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.080 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.197 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.436 r  DIV_CLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.436    DIV_CLK_reg[8]_i_1_n_5
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480    14.963    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[10]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.109    15.465    DIV_CLK_reg[10]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.612ns (40.296%)  route 2.388ns (59.704%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.080 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.197 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.416 r  DIV_CLK_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.416    DIV_CLK_reg[8]_i_1_n_7
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480    14.963    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[8]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.109    15.465    DIV_CLK_reg[8]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.599ns (40.101%)  route 2.388ns (59.899%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.080 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.403 r  DIV_CLK_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.403    DIV_CLK_reg[4]_i_1_n_6
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480    14.963    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[5]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.109    15.465    DIV_CLK_reg[5]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.591ns (39.981%)  route 2.388ns (60.019%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.080 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.395 r  DIV_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.395    DIV_CLK_reg[4]_i_1_n_4
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480    14.963    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[7]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.109    15.465    DIV_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.515ns (38.812%)  route 2.388ns (61.188%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.080 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.319 r  DIV_CLK_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.319    DIV_CLK_reg[4]_i_1_n_5
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480    14.963    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[6]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.109    15.465    DIV_CLK_reg[6]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.495ns (38.497%)  route 2.388ns (61.503%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.080 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.080    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.299 r  DIV_CLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.299    DIV_CLK_reg[4]_i_1_n_7
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480    14.963    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[4]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.109    15.465    DIV_CLK_reg[4]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.386ns (36.721%)  route 2.388ns (63.279%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.190 r  DIV_CLK_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.190    DIV_CLK_reg[0]_i_1_n_4
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.479    14.962    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[3]/C
                         clock pessimism              0.453    15.415    
                         clock uncertainty           -0.035    15.380    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.109    15.489    DIV_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.321ns (35.612%)  route 2.388ns (64.388%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           2.171     3.661    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.653     5.415    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.577     6.510    vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.611 r  vga_clk_BUFG_inst/O
                         net (fo=31, routed)          1.812     8.423    vga_clk_BUFG
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     9.125 r  DIV_CLK_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.125    DIV_CLK_reg[0]_i_1_n_5
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972    13.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.479    14.962    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[2]/C
                         clock pessimism              0.453    15.415    
                         clock uncertainty           -0.035    15.380    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.109    15.489    DIV_CLK_reg[2]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  6.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.556     1.503    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 f  DIV_CLK_reg[0]/Q
                         net (fo=1, routed)           0.163     1.830    DIV_CLK_reg_n_0_[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  DIV_CLK[0]_i_2/O
                         net (fo=1, routed)           0.000     1.875    DIV_CLK[0]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.945 r  DIV_CLK_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    DIV_CLK_reg[0]_i_1_n_7
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.823     2.017    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[0]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.134     1.637    DIV_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.557     1.504    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  DIV_CLK_reg[7]/Q
                         net (fo=1, routed)           0.173     1.840    DIV_CLK_reg_n_0_[7]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.949 r  DIV_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    DIV_CLK_reg[4]_i_1_n_4
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[7]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.134     1.638    DIV_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.556     1.503    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  DIV_CLK_reg[3]/Q
                         net (fo=1, routed)           0.173     1.839    DIV_CLK_reg_n_0_[3]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.948 r  DIV_CLK_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    DIV_CLK_reg[0]_i_1_n_4
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.823     2.017    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.134     1.637    DIV_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.557     1.504    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  DIV_CLK_reg[8]/Q
                         net (fo=1, routed)           0.170     1.838    DIV_CLK_reg_n_0_[8]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.953 r  DIV_CLK_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    DIV_CLK_reg[8]_i_1_n_7
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[8]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.134     1.638    DIV_CLK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.556     1.503    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 f  DIV_CLK_reg[0]/Q
                         net (fo=1, routed)           0.163     1.830    DIV_CLK_reg_n_0_[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  DIV_CLK[0]_i_2/O
                         net (fo=1, routed)           0.000     1.875    DIV_CLK[0]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.980 r  DIV_CLK_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    DIV_CLK_reg[0]_i_1_n_6
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.823     2.017    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.134     1.637    DIV_CLK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.557     1.504    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  DIV_CLK_reg[8]/Q
                         net (fo=1, routed)           0.170     1.838    DIV_CLK_reg_n_0_[8]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.988 r  DIV_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    DIV_CLK_reg[8]_i_1_n_6
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[9]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.134     1.638    DIV_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.279ns (56.304%)  route 0.217ns (43.696%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.557     1.504    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  DIV_CLK_reg[4]/Q
                         net (fo=1, routed)           0.217     1.884    DIV_CLK_reg_n_0_[4]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.999 r  DIV_CLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    DIV_CLK_reg[4]_i_1_n_7
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[4]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.134     1.638    DIV_CLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.354ns (68.458%)  route 0.163ns (31.542%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.556     1.503    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.667 f  DIV_CLK_reg[0]/Q
                         net (fo=1, routed)           0.163     1.830    DIV_CLK_reg_n_0_[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  DIV_CLK[0]_i_2/O
                         net (fo=1, routed)           0.000     1.875    DIV_CLK[0]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.020 r  DIV_CLK_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.020    DIV_CLK_reg[0]_i_1_n_5
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.823     2.017    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[2]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.134     1.637    DIV_CLK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.354ns (67.495%)  route 0.170ns (32.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.557     1.504    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  DIV_CLK_reg[8]/Q
                         net (fo=1, routed)           0.170     1.838    DIV_CLK_reg_n_0_[8]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     2.028 r  DIV_CLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.028    DIV_CLK_reg[8]_i_1_n_5
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[10]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.134     1.638    DIV_CLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.314ns (59.186%)  route 0.217ns (40.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.663     0.921    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.557     1.504    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  DIV_CLK_reg[4]/Q
                         net (fo=1, routed)           0.217     1.884    DIV_CLK_reg_n_0_[4]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.034 r  DIV_CLK_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    DIV_CLK_reg[4]_i_1_n_6
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[5]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.134     1.638    DIV_CLK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.397    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_BUF/BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y48   DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y48   DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   DIV_CLK_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   DIV_CLK_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   DIV_CLK_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   DIV_CLK_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   DIV_CLK_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   DIV_CLK_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   DIV_CLK_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   DIV_CLK_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   DIV_CLK_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   DIV_CLK_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   DIV_CLK_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   DIV_CLK_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   DIV_CLK_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           570 Endpoints
Min Delay           570 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/oled_ctrl/spiData_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.536ns  (logic 1.637ns (13.057%)  route 10.899ns (86.943%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)        10.218    21.704    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.150    21.854 r  oled_display/oled_ctrl/spiData[5]_i_1/O
                         net (fo=4, routed)           0.682    22.536    oled_display/oled_ctrl/spiData[5]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  oled_display/oled_ctrl/spiData_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/oled_ctrl/spiData_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.536ns  (logic 1.637ns (13.057%)  route 10.899ns (86.943%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)        10.218    21.704    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.150    21.854 r  oled_display/oled_ctrl/spiData[5]_i_1/O
                         net (fo=4, routed)           0.682    22.536    oled_display/oled_ctrl/spiData[5]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  oled_display/oled_ctrl/spiData_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/oled_ctrl/spiData_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.536ns  (logic 1.637ns (13.057%)  route 10.899ns (86.943%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)        10.218    21.704    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.150    21.854 r  oled_display/oled_ctrl/spiData[5]_i_1/O
                         net (fo=4, routed)           0.682    22.536    oled_display/oled_ctrl/spiData[5]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  oled_display/oled_ctrl/spiData_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/oled_ctrl/spiData_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.536ns  (logic 1.637ns (13.057%)  route 10.899ns (86.943%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)        10.218    21.704    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.150    21.854 r  oled_display/oled_ctrl/spiData[5]_i_1/O
                         net (fo=4, routed)           0.682    22.536    oled_display/oled_ctrl/spiData[5]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  oled_display/oled_ctrl/spiData_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/send_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 1.639ns (13.419%)  route 10.574ns (86.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         9.959    21.446    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.152    21.598 r  oled_display/oled_ctrl/send_data[6]_i_1/O
                         net (fo=7, routed)           0.615    22.213    oled_display/oled_ctrl_n_4
    SLICE_X6Y44          FDRE                                         r  oled_display/send_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/send_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 1.639ns (13.419%)  route 10.574ns (86.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         9.959    21.446    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.152    21.598 r  oled_display/oled_ctrl/send_data[6]_i_1/O
                         net (fo=7, routed)           0.615    22.213    oled_display/oled_ctrl_n_4
    SLICE_X6Y44          FDRE                                         r  oled_display/send_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/send_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 1.639ns (13.419%)  route 10.574ns (86.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         9.959    21.446    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.152    21.598 r  oled_display/oled_ctrl/send_data[6]_i_1/O
                         net (fo=7, routed)           0.615    22.213    oled_display/oled_ctrl_n_4
    SLICE_X6Y44          FDRE                                         r  oled_display/send_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/send_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 1.639ns (13.419%)  route 10.574ns (86.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         9.959    21.446    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.152    21.598 r  oled_display/oled_ctrl/send_data[6]_i_1/O
                         net (fo=7, routed)           0.615    22.213    oled_display/oled_ctrl_n_4
    SLICE_X6Y44          FDRE                                         r  oled_display/send_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/send_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 1.639ns (13.419%)  route 10.574ns (86.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         9.959    21.446    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.152    21.598 r  oled_display/oled_ctrl/send_data[6]_i_1/O
                         net (fo=7, routed)           0.615    22.213    oled_display/oled_ctrl_n_4
    SLICE_X6Y44          FDRE                                         r  oled_display/send_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_display/send_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 1.639ns (13.419%)  route 10.574ns (86.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         9.959    21.446    oled_display/oled_ctrl/Sw0_IBUF
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.152    21.598 r  oled_display/oled_ctrl/send_data[6]_i_1/O
                         net (fo=7, routed)           0.615    22.213    oled_display/oled_ctrl_n_4
    SLICE_X6Y44          FDRE                                         r  oled_display/send_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnU
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debounce/Btn_pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.282ns (35.802%)  route 0.507ns (64.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  BtnU (IN)
                         net (fo=0)                   0.000     0.000    BtnU
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  BtnU_IBUF_inst/O
                         net (fo=5, routed)           0.507     0.744    U_debounce/BtnU_IBUF
    SLICE_X109Y44        LUT5 (Prop_lut5_I1_O)        0.045     0.789 r  U_debounce/Btn_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     0.789    U_debounce/Btn_pulse_i_1__1_n_0
    SLICE_X109Y44        FDCE                                         r  U_debounce/Btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnU
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debounce/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.282ns (35.576%)  route 0.512ns (64.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  BtnU (IN)
                         net (fo=0)                   0.000     0.000    BtnU
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  BtnU_IBUF_inst/O
                         net (fo=5, routed)           0.512     0.749    U_debounce/BtnU_IBUF
    SLICE_X108Y44        LUT2 (Prop_lut2_I1_O)        0.045     0.794 r  U_debounce/FSM_onehot_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.794    U_debounce/FSM_onehot_state[2]_i_1__1_n_0
    SLICE_X108Y44        FDCE                                         r  U_debounce/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnU
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debounce/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.285ns (35.819%)  route 0.512ns (64.181%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  BtnU (IN)
                         net (fo=0)                   0.000     0.000    BtnU
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  BtnU_IBUF_inst/O
                         net (fo=5, routed)           0.512     0.749    U_debounce/BtnU_IBUF
    SLICE_X108Y44        LUT3 (Prop_lut3_I2_O)        0.048     0.797 r  U_debounce/FSM_onehot_state[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.797    U_debounce/FSM_onehot_state[3]_i_1__1_n_0
    SLICE_X108Y44        FDCE                                         r  U_debounce/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnU
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debounce/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.282ns (35.398%)  route 0.516ns (64.602%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 f  BtnU (IN)
                         net (fo=0)                   0.000     0.000    BtnU
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  BtnU_IBUF_inst/O
                         net (fo=5, routed)           0.516     0.753    U_debounce/BtnU_IBUF
    SLICE_X108Y44        LUT3 (Prop_lut3_I0_O)        0.045     0.798 r  U_debounce/FSM_onehot_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.798    U_debounce/FSM_onehot_state[0]_i_1__1_n_0
    SLICE_X108Y44        FDPE                                         r  U_debounce/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnC
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_debounce/Btn_pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.261ns (31.928%)  route 0.557ns (68.072%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BtnC_IBUF_inst/O
                         net (fo=5, routed)           0.557     0.773    C_debounce/BtnC_IBUF
    SLICE_X109Y46        LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  C_debounce/Btn_pulse_i_1__3/O
                         net (fo=1, routed)           0.000     0.818    C_debounce/Btn_pulse_i_1__3_n_0
    SLICE_X109Y46        FDCE                                         r  C_debounce/Btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnC
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_debounce/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.904ns  (logic 0.261ns (28.891%)  route 0.643ns (71.109%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  BtnC_IBUF_inst/O
                         net (fo=5, routed)           0.643     0.859    C_debounce/BtnC_IBUF
    SLICE_X108Y46        LUT3 (Prop_lut3_I0_O)        0.045     0.904 r  C_debounce/FSM_onehot_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.904    C_debounce/FSM_onehot_state[0]_i_1__3_n_0
    SLICE_X108Y46        FDPE                                         r  C_debounce/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnC
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_debounce/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.260ns (28.749%)  route 0.645ns (71.251%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BtnC_IBUF_inst/O
                         net (fo=5, routed)           0.645     0.861    C_debounce/BtnC_IBUF
    SLICE_X108Y46        LUT3 (Prop_lut3_I2_O)        0.044     0.905 r  C_debounce/FSM_onehot_state[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.905    C_debounce/FSM_onehot_state[3]_i_1__3_n_0
    SLICE_X108Y46        FDCE                                         r  C_debounce/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnC
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_debounce/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.261ns (28.827%)  route 0.645ns (71.173%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BtnC_IBUF_inst/O
                         net (fo=5, routed)           0.645     0.861    C_debounce/BtnC_IBUF
    SLICE_X108Y46        LUT2 (Prop_lut2_I1_O)        0.045     0.906 r  C_debounce/FSM_onehot_state[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.906    C_debounce/FSM_onehot_state[2]_i_1__3_n_0
    SLICE_X108Y46        FDCE                                         r  C_debounce/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnR
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_debounce/Btn_pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.272ns (29.034%)  route 0.666ns (70.966%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R18                                               0.000     0.000 r  BtnR (IN)
                         net (fo=0)                   0.000     0.000    BtnR
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  BtnR_IBUF_inst/O
                         net (fo=5, routed)           0.666     0.893    R_debounce/BtnR_IBUF
    SLICE_X108Y33        LUT5 (Prop_lut5_I1_O)        0.045     0.938 r  R_debounce/Btn_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     0.938    R_debounce/Btn_pulse_i_1__0_n_0
    SLICE_X108Y33        FDCE                                         r  R_debounce/Btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnD
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_debounce/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.286ns (29.472%)  route 0.684ns (70.528%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R16                                               0.000     0.000 r  BtnD (IN)
                         net (fo=0)                   0.000     0.000    BtnD
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  BtnD_IBUF_inst/O
                         net (fo=5, routed)           0.684     0.924    D_debounce/BtnD_IBUF
    SLICE_X108Y40        LUT2 (Prop_lut2_I1_O)        0.045     0.969 r  D_debounce/FSM_onehot_state[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.969    D_debounce/FSM_onehot_state[2]_i_1__2_n_0
    SLICE_X108Y40        FDCE                                         r  D_debounce/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ld4
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.597ns  (logic 5.795ns (34.915%)  route 10.802ns (65.085%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF8=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 f  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 f  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 f  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 r  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 r  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 r  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           2.234    13.060    Ld4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537    16.597 r  Ld4_OBUF_inst/O
                         net (fo=0)                   0.000    16.597    Ld4
    V22                                                               r  Ld4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/output_color_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g0
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 4.429ns (59.015%)  route 3.076ns (40.985%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y42        FDRE                         0.000     0.000 r  display_interface/output_color_reg[4]/C
    SLICE_X102Y42        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_interface/output_color_reg[4]/Q
                         net (fo=1, routed)           1.007     1.525    display_interface/syncgen/vga_g1
    SLICE_X104Y37        LUT2 (Prop_lut2_I0_O)        0.150     1.675 r  display_interface/syncgen/vga_g0_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.069     3.744    vga_g1_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         3.761     7.504 r  vga_g0_OBUF_inst/O
                         net (fo=0)                   0.000     7.504    vga_g0
    AB22                                                              r  vga_g0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/output_color_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g1
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 4.419ns (58.888%)  route 3.085ns (41.112%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y42        FDRE                         0.000     0.000 r  display_interface/output_color_reg[4]/C
    SLICE_X102Y42        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_interface/output_color_reg[4]/Q
                         net (fo=1, routed)           1.007     1.525    display_interface/syncgen/vga_g1
    SLICE_X104Y37        LUT2 (Prop_lut2_I0_O)        0.150     1.675 r  display_interface/syncgen/vga_g0_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.078     3.753    vga_g1_OBUF
    AA22                 OBUF (Prop_obuf_I_O)         3.751     7.504 r  vga_g1_OBUF_inst/O
                         net (fo=0)                   0.000     7.504    vga_g1
    AA22                                                              r  vga_g1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/output_color_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b0
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.414ns  (logic 4.112ns (55.468%)  route 3.301ns (44.532%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        FDRE                         0.000     0.000 r  display_interface/output_color_reg[1]/C
    SLICE_X103Y42        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_interface/output_color_reg[1]/Q
                         net (fo=1, routed)           1.149     1.605    display_interface/syncgen/vga_b0
    SLICE_X104Y37        LUT2 (Prop_lut2_I0_O)        0.124     1.729 r  display_interface/syncgen/vga_b0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.153     3.881    vga_b0_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         3.532     7.414 r  vga_b0_OBUF_inst/O
                         net (fo=0)                   0.000     7.414    vga_b0
    Y21                                                               r  vga_b0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/output_color_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r0
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 4.348ns (59.145%)  route 3.003ns (40.855%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y42        FDRE                         0.000     0.000 r  display_interface/output_color_reg[7]/C
    SLICE_X105Y42        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_interface/output_color_reg[7]/Q
                         net (fo=1, routed)           0.939     1.395    display_interface/syncgen/vga_r0
    SLICE_X105Y40        LUT2 (Prop_lut2_I0_O)        0.152     1.547 r  display_interface/syncgen/vga_r0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.064     3.611    vga_r0_OBUF
    V20                  OBUF (Prop_obuf_I_O)         3.740     7.351 r  vga_r0_OBUF_inst/O
                         net (fo=0)                   0.000     7.351    vga_r0
    V20                                                               r  vga_r0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/output_color_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r2
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 4.381ns (59.904%)  route 2.932ns (40.096%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y43        FDRE                         0.000     0.000 r  display_interface/output_color_reg[5]/C
    SLICE_X104Y43        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_interface/output_color_reg[5]/Q
                         net (fo=1, routed)           0.806     1.324    display_interface/syncgen/Q[2]
    SLICE_X104Y40        LUT2 (Prop_lut2_I0_O)        0.148     1.472 r  display_interface/syncgen/vga_r2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.126     3.598    vga_r2_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.715     7.313 r  vga_r2_OBUF_inst/O
                         net (fo=0)                   0.000     7.313    vga_r2
    V19                                                               r  vga_r2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ld2
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 4.347ns (60.250%)  route 2.868ns (39.750%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDCE                         0.000     0.000 r  game_logic_inst/FSM_sequential_state_reg[1]/C
    SLICE_X107Y44        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          1.046     1.502    game_logic_inst/state__0[1]
    SLICE_X107Y45        LUT3 (Prop_lut3_I1_O)        0.152     1.654 r  game_logic_inst/Ld2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.822     3.476    Ld2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.739     7.215 r  Ld2_OBUF_inst/O
                         net (fo=0)                   0.000     7.215    Ld2
    U22                                                               r  Ld2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/output_color_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b1
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 4.173ns (58.178%)  route 3.000ns (41.822%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y42        FDRE                         0.000     0.000 r  display_interface/output_color_reg[0]/C
    SLICE_X104Y42        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_interface/output_color_reg[0]/Q
                         net (fo=1, routed)           0.882     1.400    display_interface/syncgen/Q[0]
    SLICE_X104Y37        LUT2 (Prop_lut2_I0_O)        0.124     1.524 r  display_interface/syncgen/vga_b1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.117     3.642    vga_b1_OBUF
    Y20                  OBUF (Prop_obuf_I_O)         3.531     7.173 r  vga_b1_OBUF_inst/O
                         net (fo=0)                   0.000     7.173    vga_b1
    Y20                                                               r  vga_b1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/syncgen/inDisplayArea_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g2
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 4.138ns (58.276%)  route 2.963ns (41.724%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y37        FDRE                         0.000     0.000 r  display_interface/syncgen/inDisplayArea_reg/C
    SLICE_X105Y37        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_interface/syncgen/inDisplayArea_reg/Q
                         net (fo=7, routed)           0.809     1.265    display_interface/syncgen/inDisplayArea
    SLICE_X105Y40        LUT2 (Prop_lut2_I1_O)        0.124     1.389 r  display_interface/syncgen/vga_g2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.154     3.543    vga_g2_OBUF
    AB21                 OBUF (Prop_obuf_I_O)         3.558     7.101 r  vga_g2_OBUF_inst/O
                         net (fo=0)                   0.000     7.101    vga_g2
    AB21                                                              r  vga_g2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ld1
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 4.094ns (58.298%)  route 2.928ns (41.702%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDCE                         0.000     0.000 r  game_logic_inst/FSM_sequential_state_reg[1]/C
    SLICE_X107Y44        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          1.044     1.500    game_logic_inst/state__0[1]
    SLICE_X107Y45        LUT3 (Prop_lut3_I1_O)        0.124     1.624 r  game_logic_inst/Ld1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.885     3.508    Ld1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514     7.022 r  Ld1_OBUF_inst/O
                         net (fo=0)                   0.000     7.022    Ld1
    T21                                                               r  Ld1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/syncgen/vga_HS_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_hsync
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.383ns (76.149%)  route 0.433ns (23.851%))
  Logic Levels:           2  (FDRE=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y35        FDRE                         0.000     0.000 r  display_interface/syncgen/vga_HS_reg_inv/C
    SLICE_X109Y35        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_interface/syncgen/vga_HS_reg_inv/Q
                         net (fo=1, routed)           0.433     0.574    vga_hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.242     1.816 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.816    vga_hsync
    AA19                                                              r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_display/oled_ctrl/spi_ctrl/spi_data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1_spi_data
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.448ns (79.724%)  route 0.368ns (20.276%))
  Logic Levels:           2  (FDRE=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE                         0.000     0.000 r  oled_display/oled_ctrl/spi_ctrl/spi_data_reg/C
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  oled_display/oled_ctrl/spi_ctrl/spi_data_reg/Q
                         net (fo=1, routed)           0.368     0.509    disp1_spi_data_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         1.307     1.816 r  disp1_spi_data_OBUF_inst/O
                         net (fo=0)                   0.000     1.816    disp1_spi_data
    AA12                                                              r  disp1_spi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_display/oled_ctrl/oled_vdd_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1_reset_n
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.388ns (76.029%)  route 0.438ns (23.971%))
  Logic Levels:           2  (FDRE=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE                         0.000     0.000 r  oled_display/oled_ctrl/oled_vdd_reg_lopt_replica/C
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  oled_display/oled_ctrl/oled_vdd_reg_lopt_replica/Q
                         net (fo=1, routed)           0.438     0.602    lopt
    U9                   OBUF (Prop_obuf_I_O)         1.224     1.825 r  disp1_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     1.825    disp1_reset_n
    U9                                                                r  disp1_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_display/oled_ctrl/spi_ctrl/spi_clock_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1_spi_clk
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.463ns (77.539%)  route 0.424ns (22.461%))
  Logic Levels:           2  (FDRE=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  oled_display/oled_ctrl/spi_ctrl/spi_clock_reg/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  oled_display/oled_ctrl/spi_ctrl/spi_clock_reg/Q
                         net (fo=5, routed)           0.424     0.588    disp1_spi_clk_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         1.299     1.887 r  disp1_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.887    disp1_spi_clk
    AB12                                                              r  disp1_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_display/oled_ctrl/oled_dc_n_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            disp1_dc_n
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.404ns (73.848%)  route 0.497ns (26.152%))
  Logic Levels:           2  (FDSE=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDSE                         0.000     0.000 r  oled_display/oled_ctrl/oled_dc_n_reg/C
    SLICE_X4Y47          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  oled_display/oled_ctrl/oled_dc_n_reg/Q
                         net (fo=1, routed)           0.497     0.661    disp1_dc_n_OBUF
    U10                  OBUF (Prop_obuf_I_O)         1.240     1.902 r  disp1_dc_n_OBUF_inst/O
                         net (fo=0)                   0.000     1.902    disp1_dc_n
    U10                                                               r  disp1_dc_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_display/oled_ctrl/oled_vdd_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1_vbat
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.542ns (78.527%)  route 0.422ns (21.473%))
  Logic Levels:           2  (FDRE=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE                         0.000     0.000 r  oled_display/oled_ctrl/oled_vdd_reg_lopt_replica_2/C
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  oled_display/oled_ctrl/oled_vdd_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.422     0.586    lopt_1
    U11                  OBUF (Prop_obuf_I_O)         1.378     1.964 r  disp1_vbat_OBUF_inst/O
                         net (fo=0)                   0.000     1.964    disp1_vbat
    U11                                                               r  disp1_vbat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_display/oled_ctrl/oled_vdd_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp1_vdd
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.535ns (78.104%)  route 0.430ns (21.896%))
  Logic Levels:           2  (FDRE=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE                         0.000     0.000 r  oled_display/oled_ctrl/oled_vdd_reg/C
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  oled_display/oled_ctrl/oled_vdd_reg/Q
                         net (fo=1, routed)           0.430     0.594    disp1_reset_n_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.371     1.965 r  disp1_vdd_OBUF_inst/O
                         net (fo=0)                   0.000     1.965    disp1_vdd
    U12                                                               r  disp1_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/syncgen/vga_VS_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_vsync
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.395ns (70.024%)  route 0.597ns (29.976%))
  Logic Levels:           2  (FDRE=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y36        FDRE                         0.000     0.000 r  display_interface/syncgen/vga_VS_reg_inv/C
    SLICE_X105Y36        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_interface/syncgen/vga_VS_reg_inv/Q
                         net (fo=1, routed)           0.597     0.738    vga_vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.254     1.992 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.992    vga_vsync
    Y19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ld0
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.474ns (72.280%)  route 0.565ns (27.720%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDCE                         0.000     0.000 r  game_logic_inst/FSM_sequential_state_reg[2]/C
    SLICE_X107Y43        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          0.182     0.323    game_logic_inst/FSM_sequential_state_reg[2]_0[0]
    SLICE_X107Y44        LUT3 (Prop_lut3_I2_O)        0.048     0.371 r  game_logic_inst/Ld0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.384     0.754    Ld0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.285     2.040 r  Ld0_OBUF_inst/O
                         net (fo=0)                   0.000     2.040    Ld0
    T22                                                               r  Ld0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ld1
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.401ns (68.157%)  route 0.654ns (31.843%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDCE                         0.000     0.000 r  game_logic_inst/FSM_sequential_state_reg[2]/C
    SLICE_X107Y43        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          0.234     0.375    game_logic_inst/FSM_sequential_state_reg[2]_0[0]
    SLICE_X107Y45        LUT3 (Prop_lut3_I0_O)        0.045     0.420 r  game_logic_inst/Ld1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.421     0.840    Ld1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     2.055 r  Ld1_OBUF_inst/O
                         net (fo=0)                   0.000     2.055    Ld1
    T21                                                               r  Ld1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.948ns  (logic 1.487ns (18.705%)  route 6.462ns (81.295%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.462    17.948    Sw0_IBUF
    SLICE_X50Y48         FDCE                                         f  DIV_CLK_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480     4.963    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[10]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.948ns  (logic 1.487ns (18.705%)  route 6.462ns (81.295%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.462    17.948    Sw0_IBUF
    SLICE_X50Y48         FDCE                                         f  DIV_CLK_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480     4.963    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[11]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.948ns  (logic 1.487ns (18.705%)  route 6.462ns (81.295%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.462    17.948    Sw0_IBUF
    SLICE_X50Y48         FDCE                                         f  DIV_CLK_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480     4.963    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[8]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.948ns  (logic 1.487ns (18.705%)  route 6.462ns (81.295%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.462    17.948    Sw0_IBUF
    SLICE_X50Y48         FDCE                                         f  DIV_CLK_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480     4.963    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[9]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.794ns  (logic 1.487ns (19.076%)  route 6.307ns (80.924%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.307    17.794    Sw0_IBUF
    SLICE_X50Y46         FDCE                                         f  DIV_CLK_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.479     4.962    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[0]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.794ns  (logic 1.487ns (19.076%)  route 6.307ns (80.924%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.307    17.794    Sw0_IBUF
    SLICE_X50Y46         FDCE                                         f  DIV_CLK_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.479     4.962    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.794ns  (logic 1.487ns (19.076%)  route 6.307ns (80.924%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.307    17.794    Sw0_IBUF
    SLICE_X50Y46         FDCE                                         f  DIV_CLK_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.479     4.962    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[2]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.794ns  (logic 1.487ns (19.076%)  route 6.307ns (80.924%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.307    17.794    Sw0_IBUF
    SLICE_X50Y46         FDCE                                         f  DIV_CLK_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.479     4.962    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[3]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.647ns  (logic 1.487ns (19.444%)  route 6.160ns (80.556%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.160    17.647    Sw0_IBUF
    SLICE_X50Y47         FDCE                                         f  DIV_CLK_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480     4.963    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[4]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.647ns  (logic 1.487ns (19.444%)  route 6.160ns (80.556%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    F22                                               0.000    10.000 f  Sw0 (IN)
                         net (fo=0)                   0.000    10.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         1.487    11.487 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         6.160    17.647    Sw0_IBUF
    SLICE_X50Y47         FDCE                                         f  DIV_CLK_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           1.972     3.392    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          1.480     4.963    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.255ns (8.248%)  route 2.832ns (91.752%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.832     3.087    Sw0_IBUF
    SLICE_X50Y47         FDCE                                         f  DIV_CLK_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[4]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.255ns (8.248%)  route 2.832ns (91.752%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.832     3.087    Sw0_IBUF
    SLICE_X50Y47         FDCE                                         f  DIV_CLK_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[5]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.255ns (8.248%)  route 2.832ns (91.752%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.832     3.087    Sw0_IBUF
    SLICE_X50Y47         FDCE                                         f  DIV_CLK_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[6]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.255ns (8.248%)  route 2.832ns (91.752%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.832     3.087    Sw0_IBUF
    SLICE_X50Y47         FDCE                                         f  DIV_CLK_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y47         FDCE                                         r  DIV_CLK_reg[7]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.141ns  (logic 0.255ns (8.105%)  route 2.886ns (91.895%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.886     3.141    Sw0_IBUF
    SLICE_X50Y46         FDCE                                         f  DIV_CLK_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.823     2.017    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[0]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.141ns  (logic 0.255ns (8.105%)  route 2.886ns (91.895%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.886     3.141    Sw0_IBUF
    SLICE_X50Y46         FDCE                                         f  DIV_CLK_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.823     2.017    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[1]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.141ns  (logic 0.255ns (8.105%)  route 2.886ns (91.895%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.886     3.141    Sw0_IBUF
    SLICE_X50Y46         FDCE                                         f  DIV_CLK_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.823     2.017    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[2]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.141ns  (logic 0.255ns (8.105%)  route 2.886ns (91.895%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.886     3.141    Sw0_IBUF
    SLICE_X50Y46         FDCE                                         f  DIV_CLK_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.823     2.017    full_clock
    SLICE_X50Y46         FDCE                                         r  DIV_CLK_reg[3]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.212ns  (logic 0.255ns (7.925%)  route 2.958ns (92.075%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.958     3.212    Sw0_IBUF
    SLICE_X50Y48         FDCE                                         f  DIV_CLK_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[10]/C

Slack:                    inf
  Source:                 Sw0
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.212ns  (logic 0.255ns (7.925%)  route 2.958ns (92.075%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 f  Sw0 (IN)
                         net (fo=0)                   0.000     0.000    Sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  Sw0_IBUF_inst/O
                         net (fo=492, routed)         2.958     3.212    Sw0_IBUF
    SLICE_X50Y48         FDCE                                         f  DIV_CLK_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    CLK_BUF/I
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_BUF/IBUF/O
                         net (fo=1, routed)           0.719     1.165    CLK_BUF/IBUFG_2_BUFG
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_BUF/BUFG/O
                         net (fo=12, routed)          0.824     2.018    full_clock
    SLICE_X50Y48         FDCE                                         r  DIV_CLK_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1050 Endpoints
Min Delay          1050 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/board_out_piece_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.845ns  (logic 2.382ns (18.545%)  route 10.463ns (81.455%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 f  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 f  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 f  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 r  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 r  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 r  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           1.068    11.894    game_logic_inst/Ld4_OBUF
    SLICE_X107Y45        LUT6 (Prop_lut6_I1_O)        0.124    12.018 r  game_logic_inst/board_out_addr[5]_i_1/O
                         net (fo=11, routed)          0.826    12.845    game_logic_inst/board_out_addr[5]_i_1_n_0
    SLICE_X104Y45        FDCE                                         r  game_logic_inst/board_out_piece_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/board_out_piece_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.845ns  (logic 2.382ns (18.545%)  route 10.463ns (81.455%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 f  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 f  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 f  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 r  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 r  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 r  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           1.068    11.894    game_logic_inst/Ld4_OBUF
    SLICE_X107Y45        LUT6 (Prop_lut6_I1_O)        0.124    12.018 r  game_logic_inst/board_out_addr[5]_i_1/O
                         net (fo=11, routed)          0.826    12.845    game_logic_inst/board_out_addr[5]_i_1_n_0
    SLICE_X104Y45        FDCE                                         r  game_logic_inst/board_out_piece_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/board_out_piece_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.845ns  (logic 2.382ns (18.545%)  route 10.463ns (81.455%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 f  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 f  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 f  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 r  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 r  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 r  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           1.068    11.894    game_logic_inst/Ld4_OBUF
    SLICE_X107Y45        LUT6 (Prop_lut6_I1_O)        0.124    12.018 r  game_logic_inst/board_out_addr[5]_i_1/O
                         net (fo=11, routed)          0.826    12.845    game_logic_inst/board_out_addr[5]_i_1_n_0
    SLICE_X104Y45        FDCE                                         r  game_logic_inst/board_out_piece_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/board_out_addr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.655ns  (logic 2.382ns (18.822%)  route 10.273ns (81.178%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 f  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 f  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 f  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 r  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 r  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 r  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           1.068    11.894    game_logic_inst/Ld4_OBUF
    SLICE_X107Y45        LUT6 (Prop_lut6_I1_O)        0.124    12.018 r  game_logic_inst/board_out_addr[5]_i_1/O
                         net (fo=11, routed)          0.637    12.655    game_logic_inst/board_out_addr[5]_i_1_n_0
    SLICE_X105Y45        FDCE                                         r  game_logic_inst/board_out_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/board_out_piece_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.655ns  (logic 2.382ns (18.822%)  route 10.273ns (81.178%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 f  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 f  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 f  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 r  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 r  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 r  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           1.068    11.894    game_logic_inst/Ld4_OBUF
    SLICE_X107Y45        LUT6 (Prop_lut6_I1_O)        0.124    12.018 r  game_logic_inst/board_out_addr[5]_i_1/O
                         net (fo=11, routed)          0.637    12.655    game_logic_inst/board_out_addr[5]_i_1_n_0
    SLICE_X105Y45        FDCE                                         r  game_logic_inst/board_out_piece_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/selected_addr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.625ns  (logic 2.382ns (18.868%)  route 10.243ns (81.132%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 r  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 r  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 r  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 f  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 f  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 f  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 f  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 f  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           1.065    11.891    game_logic_inst/Ld4_OBUF
    SLICE_X107Y44        LUT6 (Prop_lut6_I5_O)        0.124    12.015 r  game_logic_inst/selected_addr[5]_i_1/O
                         net (fo=6, routed)           0.609    12.625    game_logic_inst/selected_addr[5]_i_1_n_0
    SLICE_X107Y45        FDRE                                         r  game_logic_inst/selected_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/selected_addr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.625ns  (logic 2.382ns (18.868%)  route 10.243ns (81.132%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 r  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 r  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 r  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 f  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 f  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 f  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 f  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 f  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           1.065    11.891    game_logic_inst/Ld4_OBUF
    SLICE_X107Y44        LUT6 (Prop_lut6_I5_O)        0.124    12.015 r  game_logic_inst/selected_addr[5]_i_1/O
                         net (fo=6, routed)           0.609    12.625    game_logic_inst/selected_addr[5]_i_1_n_0
    SLICE_X107Y45        FDRE                                         r  game_logic_inst/selected_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/selected_addr_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.625ns  (logic 2.382ns (18.868%)  route 10.243ns (81.132%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 r  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 r  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 r  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 f  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 f  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 f  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 f  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 f  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           1.065    11.891    game_logic_inst/Ld4_OBUF
    SLICE_X107Y44        LUT6 (Prop_lut6_I5_O)        0.124    12.015 r  game_logic_inst/selected_addr[5]_i_1/O
                         net (fo=6, routed)           0.609    12.625    game_logic_inst/selected_addr[5]_i_1_n_0
    SLICE_X107Y45        FDRE                                         r  game_logic_inst/selected_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/selected_addr_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.625ns  (logic 2.382ns (18.868%)  route 10.243ns (81.132%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 r  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 r  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 r  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 f  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 f  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 f  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 f  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 f  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           1.065    11.891    game_logic_inst/Ld4_OBUF
    SLICE_X107Y44        LUT6 (Prop_lut6_I5_O)        0.124    12.015 r  game_logic_inst/selected_addr[5]_i_1/O
                         net (fo=6, routed)           0.609    12.625    game_logic_inst/selected_addr[5]_i_1_n_0
    SLICE_X107Y45        FDRE                                         r  game_logic_inst/selected_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/cursor_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/board_change_enable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.599ns  (logic 2.382ns (18.906%)  route 10.217ns (81.094%))
  Logic Levels:           11  (FDCE=1 LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE                         0.000     0.000 r  game_logic_inst/cursor_addr_reg[3]/C
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/cursor_addr_reg[3]/Q
                         net (fo=32, routed)          2.706     3.162    board_init_inst/Q[3]
    SLICE_X101Y52        MUXF8 (Prop_muxf8_S_O)       0.273     3.435 f  board_init_inst/FSM_sequential_state_reg[2]_i_19/O
                         net (fo=1, routed)           1.295     4.730    board_init_inst/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I3_O)        0.316     5.046 f  board_init_inst/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.670     5.717    board_init_inst/FSM_sequential_state[2]_i_6_n_0
    SLICE_X107Y48        LUT5 (Prop_lut5_I1_O)        0.124     5.841 f  board_init_inst/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.963     6.804    board_init_inst/cursor_addr_reg[5]
    SLICE_X105Y46        LUT2 (Prop_lut2_I0_O)        0.124     6.928 r  board_init_inst/move_is_legal_reg_i_17/O
                         net (fo=2, routed)           0.797     7.724    game_logic_inst/move_is_legal_reg_i_8_0
    SLICE_X103Y47        LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  game_logic_inst/move_is_legal_reg_i_26/O
                         net (fo=1, routed)           0.323     8.171    game_logic_inst/move_is_legal_reg_i_26_n_0
    SLICE_X104Y46        LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  game_logic_inst/move_is_legal_reg_i_8/O
                         net (fo=1, routed)           0.856     9.151    game_logic_inst/move_is_legal_reg_i_8_n_0
    SLICE_X104Y45        LUT6 (Prop_lut6_I4_O)        0.124     9.275 r  game_logic_inst/move_is_legal_reg_i_1/O
                         net (fo=1, routed)           0.579     9.855    game_logic_inst/move_is_legal_reg/D
    SLICE_X103Y45        LUT3 (Prop_lut3_I2_O)        0.124     9.979 r  game_logic_inst/move_is_legal_reg/L3_1/O
                         net (fo=1, routed)           0.379    10.358    game_logic_inst/move_is_legal_reg/D0
    SLICE_X103Y45        LDCE (DToQ_ldce_D_Q)         0.469    10.827 r  game_logic_inst/move_is_legal_reg/L7/Q
                         net (fo=6, routed)           0.843    11.669    game_logic_inst/Ld4_OBUF
    SLICE_X107Y45        LUT5 (Prop_lut5_I1_O)        0.124    11.793 r  game_logic_inst/board_change_enable_i_1/O
                         net (fo=1, routed)           0.806    12.599    game_logic_inst/board_change_enable
    SLICE_X106Y45        FDCE                                         r  game_logic_inst/board_change_enable_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_debounce/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            C_debounce/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y46        FDPE                         0.000     0.000 r  C_debounce/FSM_onehot_state_reg[0]/C
    SLICE_X108Y46        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  C_debounce/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.068     0.232    C_debounce/FSM_onehot_state_reg_n_0_[0]
    SLICE_X108Y46        FDCE                                         r  C_debounce/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_debounce/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U_debounce/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDPE                         0.000     0.000 r  U_debounce/FSM_onehot_state_reg[0]/C
    SLICE_X108Y44        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  U_debounce/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.078     0.242    U_debounce/FSM_onehot_state_reg_n_0_[0]
    SLICE_X108Y44        FDCE                                         r  U_debounce/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_debounce/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L_debounce/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE                         0.000     0.000 r  L_debounce/FSM_onehot_state_reg[3]/C
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  L_debounce/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.134     0.262    L_debounce/FSM_onehot_state_reg_n_0_[3]
    SLICE_X110Y37        FDCE                                         r  L_debounce/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_display/oled_ctrl/spi_ctrl/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled_display/oled_ctrl/oled_vdd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE                         0.000     0.000 r  oled_display/oled_ctrl/spi_ctrl/done_send_reg/C
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  oled_display/oled_ctrl/spi_ctrl/done_send_reg/Q
                         net (fo=14, routed)          0.133     0.274    oled_display/oled_ctrl/spiDone
    SLICE_X4Y46          FDRE                                         r  oled_display/oled_ctrl/oled_vdd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_debounce/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R_debounce/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y32        FDCE                         0.000     0.000 r  R_debounce/FSM_onehot_state_reg[3]/C
    SLICE_X108Y32        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  R_debounce/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.134     0.282    R_debounce/FSM_onehot_state_reg_n_0_[3]
    SLICE_X108Y32        FDCE                                         r  R_debounce/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_debounce/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C_debounce/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.326%)  route 0.135ns (47.674%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y46        FDCE                         0.000     0.000 r  C_debounce/FSM_onehot_state_reg[3]/C
    SLICE_X108Y46        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  C_debounce/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.135     0.283    C_debounce/FSM_onehot_state_reg_n_0_[3]
    SLICE_X108Y46        FDCE                                         r  C_debounce/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_debounce/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L_debounce/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.219%)  route 0.099ns (34.782%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y37        FDCE                         0.000     0.000 r  L_debounce/FSM_onehot_state_reg[4]/C
    SLICE_X110Y37        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  L_debounce/FSM_onehot_state_reg[4]/Q
                         net (fo=19, routed)          0.099     0.240    L_debounce/FSM_onehot_state_reg_n_0_[4]
    SLICE_X111Y37        LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  L_debounce/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    L_debounce/FSM_onehot_state[0]_i_1_n_0
    SLICE_X111Y37        FDPE                                         r  L_debounce/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_debounce/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_debounce/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.148ns (50.512%)  route 0.145ns (49.488%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDCE                         0.000     0.000 r  U_debounce/FSM_onehot_state_reg[3]/C
    SLICE_X108Y44        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_debounce/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.145     0.293    U_debounce/FSM_onehot_state_reg_n_0_[3]
    SLICE_X108Y44        FDCE                                         r  U_debounce/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled_display/oled_ctrl/startDelay_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled_display/oled_ctrl/delay_gen/delayDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE                         0.000     0.000 r  oled_display/oled_ctrl/startDelay_reg/C
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  oled_display/oled_ctrl/startDelay_reg/Q
                         net (fo=3, routed)           0.109     0.250    oled_display/oled_ctrl/delay_gen/startDelay
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.045     0.295 r  oled_display/oled_ctrl/delay_gen/delayDone_i_1/O
                         net (fo=1, routed)           0.000     0.295    oled_display/oled_ctrl/delay_gen/delayDone_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  oled_display/oled_ctrl/delay_gen/delayDone_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_debounce/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D_debounce/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.148ns (50.038%)  route 0.148ns (49.962%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDCE                         0.000     0.000 r  D_debounce/FSM_onehot_state_reg[3]/C
    SLICE_X108Y40        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  D_debounce/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.148     0.296    D_debounce/FSM_onehot_state_reg_n_0_[3]
    SLICE_X108Y40        FDCE                                         r  D_debounce/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





