

================================================================
== Vivado HLS Report for 'doCore'
================================================================
* Date:           Tue Jun 29 00:12:30 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        doCore
* Solution:       solution
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.50 ns | 6.999 ns |   1.06 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   442370|   573440| 3.760 ms | 4.874 ms |  442370|  573440|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_doCycle_fu_487  |doCycle  |        4|        6| 34.000 ns | 51.000 ns |    4|    6|   none  |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        4|        4|         1|          -|          -|      4|    no    |
        |- Loop 2  |    24576|    24576|         3|          -|          -|   8192|    no    |
        |- Loop 3  |   393210|   524280|   6 ~ 8  |          -|          -|  65535|    no    |
        |- Loop 4  |    24576|    24576|         3|          -|          -|   8192|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    167|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|   2070|   6998|    -|
|Memory           |       18|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|     71|    -|
|Register         |        -|      -|    952|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       18|      0|   3022|   7236|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       15|      0|      8|     41|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+---------+---------+-------+------+------+-----+
    |grp_doCycle_fu_487  |doCycle  |        0|      0|  2070|  6998|    0|
    +--------------------+---------+---------+-------+------+------+-----+
    |Total               |         |        0|      0|  2070|  6998|    0|
    +--------------------+---------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |core_dataMemory_memo_U  |doCore_core_dataMeOg  |       16|  0|   0|    0|  32768|    8|     1|       262144|
    |core_regFile_V_U        |doCore_core_regFifYi  |        2|  0|   0|    0|     32|   32|     1|         1024|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                   |                      |       18|  0|   0|    0|  32800|   40|     2|       263168|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_565_p2          |     +    |      0|  0|   4|           3|           1|
    |i_4_fu_714_p2          |     +    |      0|  0|  16|          16|           1|
    |i_5_fu_1331_p2         |     +    |      0|  0|  14|          14|           1|
    |i_fu_605_p2            |     +    |      0|  0|  14|          14|           1|
    |icmp_ln750_fu_599_p2   |   icmp   |      0|  0|   7|          14|          15|
    |icmp_ln759_fu_708_p2   |   icmp   |      0|  0|   7|          16|           2|
    |icmp_ln764_fu_1325_p2  |   icmp   |      0|  0|   7|          14|          15|
    |icmp_ln76_fu_559_p2    |   icmp   |      0|  0|   2|           3|           4|
    |or_ln180_2_fu_680_p2   |    or    |      0|  0|  16|          16|           2|
    |or_ln180_3_fu_694_p2   |    or    |      0|  0|  16|          16|           2|
    |or_ln180_fu_629_p2     |    or    |      0|  0|  16|          16|           1|
    |or_ln215_1_fu_1365_p2  |    or    |      0|  0|  16|          16|           2|
    |or_ln215_2_fu_1379_p2  |    or    |      0|  0|  16|          16|           2|
    |or_ln215_fu_1350_p2    |    or    |      0|  0|  16|          16|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 167|         190|          50|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |   6|         11|    1|         11|
    |core_bp_front_0_reg_404         |   3|          2|   32|         64|
    |core_bp_processCount_1_reg_416  |   3|          2|   32|         64|
    |core_bp_table_V_0_co            |   3|          2|    2|          4|
    |core_bp_table_V_1_co            |   3|          2|    2|          4|
    |core_bp_table_V_2_co            |   3|          2|    2|          4|
    |core_bp_table_V_3_co            |   3|          2|    2|          4|
    |core_dataMemory_memo_address0   |   4|          6|   15|         90|
    |core_dataMemory_memo_address1   |   4|          6|   15|         90|
    |core_dataMemory_memo_ce0        |   3|          3|    1|          3|
    |core_dataMemory_memo_ce1        |   3|          3|    1|          3|
    |core_dataMemory_memo_d0         |   3|          4|    8|         32|
    |core_dataMemory_memo_d1         |   3|          4|    8|         32|
    |core_dataMemory_memo_we0        |   3|          3|    1|          3|
    |core_dataMemory_memo_we1        |   3|          3|    1|          3|
    |core_ftoDC_instructi_reg_440    |   3|          2|   32|         64|
    |core_ftoDC_pc_V_0_reg_452       |   3|          2|   32|         64|
    |core_ftoDC_we_0_reg_428         |   3|          2|    1|          2|
    |i_0_i_i_i_i_reg_381             |   3|          2|    3|          6|
    |i_0_reg_392                     |   3|          2|   14|         28|
    |i_1_reg_464                     |   3|          2|   16|         32|
    |i_2_reg_475                     |   3|          2|   14|         28|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  71|         69|  235|        635|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |core_bp_front_0_reg_404           |  32|   0|   32|          0|
    |core_bp_processCount_1_reg_416    |  32|   0|   32|          0|
    |core_bp_table_V_0_co              |   2|   0|    2|          0|
    |core_bp_table_V_1_co              |   2|   0|    2|          0|
    |core_bp_table_V_2_co              |   2|   0|    2|          0|
    |core_bp_table_V_3_co              |   2|   0|    2|          0|
    |core_cycle_1_fu_276               |  64|   0|   64|          0|
    |core_dataMemory_memo_16_reg_2016  |   8|   0|    8|          0|
    |core_dataMemory_memo_17_reg_2021  |   8|   0|    8|          0|
    |core_dctoEx_datac_V_1_fu_136      |  32|   0|   32|          0|
    |core_dctoEx_funct3_V_1_fu_124     |   3|   0|    3|          0|
    |core_dctoEx_funct7_V_1_fu_120     |   7|   0|    7|          0|
    |core_dctoEx_instruct_fu_112       |  32|   0|   32|          0|
    |core_dctoEx_isBranch_3_fu_144     |   1|   0|    1|          0|
    |core_dctoEx_lhs_V_1_fu_128        |  32|   0|   32|          0|
    |core_dctoEx_nextPCDC_fu_140       |  32|   0|   32|          0|
    |core_dctoEx_opCode_V_1_fu_116     |   7|   0|    7|          0|
    |core_dctoEx_pc_V_1_fu_108         |  32|   0|   32|          0|
    |core_dctoEx_predBran_fu_148       |   1|   0|    1|          0|
    |core_dctoEx_rd_V_1_fu_180         |   5|   0|    5|          0|
    |core_dctoEx_rhs_V_1_fu_132        |  32|   0|   32|          0|
    |core_dctoEx_rs1_V_1_fu_168        |   5|   0|    5|          0|
    |core_dctoEx_rs2_V_1_fu_172        |   5|   0|    5|          0|
    |core_dctoEx_rs3_V_1_fu_176        |   5|   0|    5|          0|
    |core_dctoEx_useRd_1_fu_164        |   1|   0|    1|          0|
    |core_dctoEx_useRs1_1_fu_152       |   1|   0|    1|          0|
    |core_dctoEx_useRs2_1_fu_156       |   1|   0|    1|          0|
    |core_dctoEx_useRs3_1_fu_160       |   1|   0|    1|          0|
    |core_dctoEx_we_1_fu_184           |   1|   0|    1|          0|
    |core_extoMem_datac_V_1_fu_220     |  32|   0|   32|          0|
    |core_extoMem_funct3_s_fu_216      |   3|   0|    3|          0|
    |core_extoMem_instruc_fu_192       |  32|   0|   32|          0|
    |core_extoMem_isBranc_fu_228       |   1|   0|    1|          0|
    |core_extoMem_isLongI_fu_208       |   1|   0|    1|          0|
    |core_extoMem_nextPC_s_fu_224      |  32|   0|   32|          0|
    |core_extoMem_opCode_s_fu_212      |   7|   0|    7|          0|
    |core_extoMem_pc_V_1_fu_188        |  32|   0|   32|          0|
    |core_extoMem_predBra_fu_232       |   1|   0|    1|          0|
    |core_extoMem_rd_V_1_fu_200        |   5|   0|    5|          0|
    |core_extoMem_result_s_fu_196      |  32|   0|   32|          0|
    |core_extoMem_useRd_1_fu_204       |   1|   0|    1|          0|
    |core_extoMem_we_1_fu_236          |   1|   0|    1|          0|
    |core_ftoDC_instructi_reg_440      |  32|   0|   32|          0|
    |core_ftoDC_nextPCFet_fu_104       |  32|   0|   32|          0|
    |core_ftoDC_pc_V_0_reg_452         |  32|   0|   32|          0|
    |core_ftoDC_we_0_reg_428           |   1|   0|    1|          0|
    |core_memtoWB_address_fu_252       |  32|   0|   32|          0|
    |core_memtoWB_byteEna_fu_260       |   4|   0|    4|          0|
    |core_memtoWB_isLoad_1_fu_268      |   1|   0|    1|          0|
    |core_memtoWB_isStore_2_fu_264     |   1|   0|    1|          0|
    |core_memtoWB_rd_V_1_fu_244        |   5|   0|    5|          0|
    |core_memtoWB_result_s_fu_240      |  32|   0|   32|          0|
    |core_memtoWB_useRd_1_fu_248       |   1|   0|    1|          0|
    |core_memtoWB_valueTo_fu_256       |  32|   0|   32|          0|
    |core_memtoWB_we_1_fu_272          |   1|   0|    1|          0|
    |core_pc_V_1_fu_280                |  32|   0|   32|          0|
    |grp_doCycle_fu_487_ap_start_reg   |   1|   0|    1|          0|
    |i_0_i_i_i_i_reg_381               |   3|   0|    3|          0|
    |i_0_reg_392                       |  14|   0|   14|          0|
    |i_1_reg_464                       |  16|   0|   16|          0|
    |i_2_reg_475                       |  14|   0|   14|          0|
    |i_4_reg_1727                      |  16|   0|   16|          0|
    |i_5_reg_1985                      |  14|   0|   14|          0|
    |i_reg_1428                        |  14|   0|   14|          0|
    |p_Result_2_reg_1714               |   8|   0|    8|          0|
    |p_Result_3_reg_1719               |   8|   0|    8|          0|
    |tmp_3_reg_1990                    |  14|   0|   16|          2|
    |tmp_reg_1708                      |  14|   0|   16|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 952|   0|  956|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    doCore    | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |    doCore    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    doCore    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    doCore    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    doCore    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    doCore    | return value |
|globalStall        |  in |    1|   ap_none  |  globalStall |    scalar    |
|imData_V_address0  | out |   13|  ap_memory |   imData_V   |     array    |
|imData_V_ce0       | out |    1|  ap_memory |   imData_V   |     array    |
|imData_V_q0        |  in |   32|  ap_memory |   imData_V   |     array    |
|dmData_V_address0  | out |   13|  ap_memory |   dmData_V   |     array    |
|dmData_V_ce0       | out |    1|  ap_memory |   dmData_V   |     array    |
|dmData_V_q0        |  in |   32|  ap_memory |   dmData_V   |     array    |
|dm_out_V_address0  | out |   13|  ap_memory |   dm_out_V   |     array    |
|dm_out_V_ce0       | out |    1|  ap_memory |   dm_out_V   |     array    |
|dm_out_V_we0       | out |    1|  ap_memory |   dm_out_V   |     array    |
|dm_out_V_d0        | out |   32|  ap_memory |   dm_out_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

