To implement a 16x8bit SRAM with asynchronous read and synchronous write in Verilog.
