# Reading E:/Quartus_Prime/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do byte_rotation_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Quartus_Prime/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2 {E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2/byte_rotation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:03:46 on May 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2" E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2/byte_rotation.sv 
# -- Compiling module byte_rotation
# 
# Top level modules:
# 	byte_rotation
# End time: 01:03:46 on May 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2/byte_rotation.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:03:58 on May 05,2018
# vlog -reportprogress 300 -work work E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2/byte_rotation.sv 
# -- Compiling module byte_rotation
# 
# Top level modules:
# 	byte_rotation
# End time: 01:03:58 on May 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2/tb_byte_rotation.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:03:58 on May 05,2018
# vlog -reportprogress 300 -work work E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2/tb_byte_rotation.sv 
# -- Compiling module tb_byte_rotation
# 
# Top level modules:
# 	tb_byte_rotation
# End time: 01:03:58 on May 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_byte_rotation
# vsim work.tb_byte_rotation 
# Start time: 01:04:07 on May 05,2018
# Loading sv_std.std
# Loading work.tb_byte_rotation
# Loading work.byte_rotation
add wave -r /*
run -all
# -------
# 
# Message
# 
# -------
# 
# 01234567
# 
# 02468ace
# 
# 048d159c
# 
# 091a2b38
# 
# 12345670
# 
# 2468ace0
# 
# 48d159c0
# 
# 91a2b380
# 
# 23456701
# 
# 468ace02
# 
# 8d159c04
# 
# 1a2b3809
# 
# 34567012
# 
# 68ace024
# 
# d159c048
# 
# a2b38091
# 
# --------------------------
# 
# correct converted message:
# 
# --------------------------
# 
# 23456701
# 
# 468ace02
# 
# 8d159c04
# 
# 1a2b3809
# 
# 34567012
# 
# 68ace024
# 
# d159c048
# 
# a2b38091
# 
# 45670123
# 
# 8ace0246
# 
# 159c048d
# 
# 2b38091a
# 
# 56701234
# 
# ace02468
# 
# 59c048d1
# 
# b38091a2
# 
# -----------------------
# 
# your converted message:
# 
# -----------------------
# 
# 23456701
# 
# 468ace02
# 
# 8d159c04
# 
# 1a2b3809
# 
# 34567012
# 
# 68ace024
# 
# d159c048
# 
# a2b38091
# 
# 45670123
# 
# 8ace0246
# 
# 159c048d
# 
# 2b38091a
# 
# 56701234
# 
# ace02468
# 
# 59c048d1
# 
# b38091a2
# 
# Congratulations! You have the correct converted results!
# 
# Total number of cycles:          36
# 
# 
# ** Note: $stop    : E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2/tb_byte_rotation.sv(108)
#    Time: 770 ps  Iteration: 2  Instance: /tb_byte_rotation
# Break in Module tb_byte_rotation at E:/Quartus_Prime/Advanced_Digital_Design_Project/project_2/tb_byte_rotation.sv line 108
# End time: 01:04:44 on May 05,2018, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
