// Generated by CIRCT 42e53322a
module add12u_1SA(	// /tmp/tmp.ynNJDUekg5/27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.cleaned.mlir:2:3
  input  [11:0] A,	// /tmp/tmp.ynNJDUekg5/27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.cleaned.mlir:2:28
                B,	// /tmp/tmp.ynNJDUekg5/27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.cleaned.mlir:2:41
  output [12:0] O	// /tmp/tmp.ynNJDUekg5/27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.cleaned.mlir:2:55
);

  wire _GEN = B[7] & A[7] | A[7] & B[6] | B[7] & B[6];	// /tmp/tmp.ynNJDUekg5/27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.cleaned.mlir:3:10, :8:10, :9:10, :15:11, :16:11, :17:11, :18:11
  wire _GEN_0 = A[8] & B[8] | B[8] & _GEN | A[8] & _GEN;	// /tmp/tmp.ynNJDUekg5/27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.cleaned.mlir:4:10, :10:10, :18:11, :20:11, :21:11, :22:11, :23:11
  wire _GEN_1 = A[9] & B[9] | B[9] & _GEN_0 | A[9] & _GEN_0;	// /tmp/tmp.ynNJDUekg5/27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.cleaned.mlir:5:10, :11:10, :23:11, :25:11, :26:11, :27:11, :28:11
  wire _GEN_2 = A[10] & B[10] | B[10] & _GEN_1 | A[10] & _GEN_1;	// /tmp/tmp.ynNJDUekg5/27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.cleaned.mlir:6:10, :12:10, :28:11, :30:11, :31:11, :32:11, :33:11
  assign O =
    {A[11] & B[11] | B[11] & _GEN_2 | A[11] & _GEN_2,
     A[11] ^ B[11] ^ _GEN_2,
     A[10] ^ B[10] ^ _GEN_1,
     A[9] ^ B[9] ^ _GEN_0,
     A[8] ^ B[8] ^ _GEN,
     B[7] ^ A[7] ^ B[6],
     A[6:4],
     B[5:4],
     B[2],
     A[2]};	// /tmp/tmp.ynNJDUekg5/27910_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_1SA.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :18:11, :19:11, :23:11, :24:11, :28:11, :29:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:5
endmodule

