/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from script tools/DNXRegs/phyregs2c/reg2c.pl.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        gddr6phy_reg.c
 * Purpose:     Independent register descriptions.
 * Example:     perl reg2c.pl <phy register file>
 */


#include <soc/field.h>
#include <soc/types.h>
#include <soc/g6ddrc16.h>

soc_reg_info_t soc_phy_gddr6_reg_list[] = {
    { /* SOC_PHY_GDDR6_REG_AQ_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0xd04,
        0,
        0,
        9,
        soc_phy_gddr6_AQ_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_AQ_LDO_CONFIGr */
        0,
        0,
        1,
        0,
        0xd05,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_AQ_L_MACRO_RESERVED_REGr */
        0,
        0,
        1,
        0,
        0xd06,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_ADDRr */
        0,
        0,
        1,
        0,
        0xd00,
        0,
        0,
        2,
        soc_phy_gddr6_AQ_L_MAX_VDL_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_CTRLr */
        0,
        0,
        1,
        0,
        0xd01,
        0,
        0,
        2,
        soc_phy_gddr6_AQ_L_MAX_VDL_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_AQ_L_STATUS_MACRO_RESERVEDr */
        0,
        0,
        1,
        0,
        0xd07,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_AQ_U_MACRO_RESERVED_REGr */
        0,
        0,
        1,
        0,
        0xd08,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_ADDRr */
        0,
        0,
        1,
        0,
        0xd02,
        0,
        0,
        2,
        soc_phy_gddr6_AQ_L_MAX_VDL_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_CTRLr */
        0,
        0,
        1,
        0,
        0xd03,
        0,
        0,
        2,
        soc_phy_gddr6_AQ_L_MAX_VDL_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_AQ_U_STATUS_MACRO_RESERVEDr */
        0,
        0,
        1,
        0,
        0xd09,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_COMMON_CK_CONFIGr */
        0,
        0,
        1,
        0,
        0xe01,
        0,
        0,
        2,
        soc_phy_gddr6_COMMON_CK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_COMMON_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0xe02,
        0,
        0,
        9,
        soc_phy_gddr6_AQ_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_COMMON_LDO_CONFIGr */
        0,
        0,
        1,
        0,
        0xe03,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_COMMON_MACRO_RESERVED_REGr */
        0,
        0,
        1,
        0,
        0xe07,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_COMMON_MAX_VDL_CKr */
        0,
        0,
        1,
        0,
        0xe00,
        0,
        0,
        2,
        soc_phy_gddr6_COMMON_MAX_VDL_CKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_COMMON_RESCAL_INIT_CONFIGr */
        0,
        0,
        1,
        0,
        0xe04,
        0,
        0,
        6,
        soc_phy_gddr6_COMMON_RESCAL_INIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_COMMON_RESCAL_OPERATION_CONFIGr */
        0,
        0,
        1,
        0,
        0xe05,
        0,
        0,
        9,
        soc_phy_gddr6_COMMON_RESCAL_OPERATION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_COMMON_STATUS_MACRO_RESERVEDr */
        0,
        0,
        1,
        0,
        0xe08,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_COMMON_STATUS_RESCALr */
        0,
        0,
        1,
        0,
        0xe06,
        0,
        0,
        11,
        soc_phy_gddr6_COMMON_STATUS_RESCALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr */
        0,
        0,
        1,
        0,
        0xf06,
        0,
        0,
        7,
        soc_phy_gddr6_CONTROL_REGS_FREQ_CNTR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr */
        0,
        0,
        1,
        0,
        0xf04,
        0,
        0,
        6,
        soc_phy_gddr6_CONTROL_REGS_INPUT_SHIFT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_READ_FIFO_CTRLr */
        0,
        0,
        1,
        0,
        0xf02,
        0,
        0,
        2,
        soc_phy_gddr6_CONTROL_REGS_READ_FIFO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_RESERVED_REGr */
        0,
        0,
        1,
        0,
        0xf09,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_RESET_CTRLr */
        0,
        0,
        1,
        0,
        0xf01,
        0,
        0,
        9,
        soc_phy_gddr6_CONTROL_REGS_RESET_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_REVISIONr */
        0,
        0,
        1,
        0,
        0xf00,
        0,
        0,
        2,
        soc_phy_gddr6_CONTROL_REGS_REVISIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr */
        0,
        0,
        1,
        0,
        0xf05,
        0,
        0,
        2,
        soc_phy_gddr6_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr */
        0,
        0,
        1,
        0,
        0xf07,
        0,
        0,
        1,
        soc_phy_gddr6_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr */
        0,
        0,
        1,
        0,
        0xf08,
        0,
        0,
        2,
        soc_phy_gddr6_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr */
        0,
        0,
        1,
        0,
        0xf0a,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_CONTROL_REGS_WRITE_FIFO_CTRLr */
        0,
        0,
        1,
        0,
        0xf03,
        0,
        0,
        1,
        soc_phy_gddr6_CONTROL_REGS_WRITE_FIFO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_N_VDL_CONFIGr */
        0,
        0,
        1,
        0,
        0x2a,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_CDR_N_VDL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr */
        0,
        0,
        1,
        0,
        0x24,
        0,
        0,
        11,
        soc_phy_gddr6_DQ_BYTE0_CDR_OPERATION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_P_VDL_CONFIGr */
        0,
        0,
        1,
        0,
        0x29,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_CDR_P_VDL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TIMING_CONFIGr */
        0,
        0,
        1,
        0,
        0x27,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_CDR_TIMING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TRACK_CONFIGr */
        0,
        0,
        1,
        0,
        0x26,
        0,
        0,
        3,
        soc_phy_gddr6_DQ_BYTE0_CDR_TRACK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_UPDATE_CONFIGr */
        0,
        0,
        1,
        0,
        0x25,
        0,
        0,
        5,
        soc_phy_gddr6_DQ_BYTE0_CDR_UPDATE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_VDL_CAP_CONFIGr */
        0,
        0,
        1,
        0,
        0x28,
        0,
        0,
        3,
        soc_phy_gddr6_DQ_BYTE0_CDR_VDL_CAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_DATA_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0x1f,
        0,
        0,
        9,
        soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_R_CONFIGr */
        0,
        0,
        1,
        0,
        0x22,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_W_CONFIGr */
        0,
        0,
        1,
        0,
        0x23,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_MACRO_RESERVED_REGr */
        0,
        0,
        1,
        0,
        0x3e,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_ALIGNMENT_CTRLr */
        0,
        0,
        1,
        0,
        0x1d,
        0,
        0,
        13,
        soc_phy_gddr6_DQ_BYTE0_READ_ALIGNMENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_FSM_CTRLr */
        0,
        0,
        1,
        0,
        0x1e,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_READ_FSM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDNr */
        0,
        0,
        1,
        0,
        0x1b,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDPr */
        0,
        0,
        1,
        0,
        0x19,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKENr */
        0,
        0,
        1,
        0,
        0x1a,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKEPr */
        0,
        0,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr */
        0,
        0,
        1,
        0,
        0x17,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r */
        0,
        0,
        1,
        0,
        0xd,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r */
        0,
        0,
        1,
        0,
        0xe,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r */
        0,
        0,
        1,
        0,
        0xf,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r */
        0,
        0,
        1,
        0,
        0x10,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r */
        0,
        0,
        1,
        0,
        0x11,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r */
        0,
        0,
        1,
        0,
        0x12,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r */
        0,
        0,
        1,
        0,
        0x13,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r */
        0,
        0,
        1,
        0,
        0x14,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_DBI_Nr */
        0,
        0,
        1,
        0,
        0x15,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_EDCr */
        0,
        0,
        1,
        0,
        0x16,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr */
        0,
        0,
        1,
        0,
        0x30,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr */
        0,
        0,
        1,
        0,
        0x2e,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr */
        0,
        0,
        1,
        0,
        0x2f,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr */
        0,
        0,
        1,
        0,
        0x2d,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_N_VDLr */
        0,
        0,
        1,
        0,
        0x2c,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_N_VDLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr */
        0,
        0,
        1,
        0,
        0x31,
        0,
        0,
        13,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_OPERATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_P_VDLr */
        0,
        0,
        1,
        0,
        0x2b,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_P_VDLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_TIMINGr */
        0,
        0,
        1,
        0,
        0x32,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_TIMINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr */
        0,
        0,
        1,
        0,
        0x38,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr */
        0,
        0,
        1,
        0,
        0x39,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr */
        0,
        0,
        1,
        0,
        0x3a,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr */
        0,
        0,
        1,
        0,
        0x3b,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr */
        0,
        0,
        1,
        0,
        0x3c,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr */
        0,
        0,
        1,
        0,
        0x34,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr */
        0,
        0,
        1,
        0,
        0x35,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_STATESr */
        0,
        0,
        1,
        0,
        0x36,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_VALIDSr */
        0,
        0,
        1,
        0,
        0x37,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_FIFO_POINTERSr */
        0,
        0,
        1,
        0,
        0x33,
        0,
        0,
        6,
        soc_phy_gddr6_DQ_BYTE0_STATUS_FIFO_POINTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr */
        0,
        0,
        1,
        0,
        0x3f,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr */
        0,
        0,
        1,
        0,
        0x3d,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_WRITE_LEVELINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_VREF_DAC_CONFIGr */
        0,
        0,
        1,
        0,
        0x21,
        0,
        0,
        2,
        soc_phy_gddr6_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WCK_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0x20,
        0,
        0,
        9,
        soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr */
        0,
        0,
        1,
        0,
        0x1c,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_WRITE_LEVELING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr */
        0,
        0,
        1,
        0,
        0xa,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr */
        0,
        0,
        1,
        0,
        0xb,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_WCKr */
        0,
        0,
        1,
        0,
        0xc,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_WCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r */
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r */
        0,
        0,
        1,
        0,
        0x1,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r */
        0,
        0,
        1,
        0,
        0x2,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r */
        0,
        0,
        1,
        0,
        0x3,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r */
        0,
        0,
        1,
        0,
        0x4,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r */
        0,
        0,
        1,
        0,
        0x5,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r */
        0,
        0,
        1,
        0,
        0x6,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r */
        0,
        0,
        1,
        0,
        0x7,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_DBI_Nr */
        0,
        0,
        1,
        0,
        0x8,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr */
        0,
        0,
        1,
        0,
        0x9,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_N_VDL_CONFIGr */
        0,
        0,
        1,
        0,
        0x12a,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_CDR_N_VDL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr */
        0,
        0,
        1,
        0,
        0x124,
        0,
        0,
        11,
        soc_phy_gddr6_DQ_BYTE0_CDR_OPERATION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_P_VDL_CONFIGr */
        0,
        0,
        1,
        0,
        0x129,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_CDR_P_VDL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TIMING_CONFIGr */
        0,
        0,
        1,
        0,
        0x127,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_CDR_TIMING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TRACK_CONFIGr */
        0,
        0,
        1,
        0,
        0x126,
        0,
        0,
        3,
        soc_phy_gddr6_DQ_BYTE0_CDR_TRACK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_UPDATE_CONFIGr */
        0,
        0,
        1,
        0,
        0x125,
        0,
        0,
        5,
        soc_phy_gddr6_DQ_BYTE0_CDR_UPDATE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_VDL_CAP_CONFIGr */
        0,
        0,
        1,
        0,
        0x128,
        0,
        0,
        3,
        soc_phy_gddr6_DQ_BYTE0_CDR_VDL_CAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_DATA_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0x11f,
        0,
        0,
        9,
        soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_R_CONFIGr */
        0,
        0,
        1,
        0,
        0x122,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_W_CONFIGr */
        0,
        0,
        1,
        0,
        0x123,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_MACRO_RESERVED_REGr */
        0,
        0,
        1,
        0,
        0x13e,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_ALIGNMENT_CTRLr */
        0,
        0,
        1,
        0,
        0x11d,
        0,
        0,
        13,
        soc_phy_gddr6_DQ_BYTE0_READ_ALIGNMENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_FSM_CTRLr */
        0,
        0,
        1,
        0,
        0x11e,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_READ_FSM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDNr */
        0,
        0,
        1,
        0,
        0x11b,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDPr */
        0,
        0,
        1,
        0,
        0x119,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKENr */
        0,
        0,
        1,
        0,
        0x11a,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKEPr */
        0,
        0,
        1,
        0,
        0x118,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCK_MASTER_CTRLr */
        0,
        0,
        1,
        0,
        0x117,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r */
        0,
        0,
        1,
        0,
        0x10d,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r */
        0,
        0,
        1,
        0,
        0x10e,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r */
        0,
        0,
        1,
        0,
        0x10f,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r */
        0,
        0,
        1,
        0,
        0x110,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r */
        0,
        0,
        1,
        0,
        0x111,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r */
        0,
        0,
        1,
        0,
        0x112,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r */
        0,
        0,
        1,
        0,
        0x113,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r */
        0,
        0,
        1,
        0,
        0x114,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_DBI_Nr */
        0,
        0,
        1,
        0,
        0x115,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_EDCr */
        0,
        0,
        1,
        0,
        0x116,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr */
        0,
        0,
        1,
        0,
        0x130,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr */
        0,
        0,
        1,
        0,
        0x12e,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr */
        0,
        0,
        1,
        0,
        0x12f,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr */
        0,
        0,
        1,
        0,
        0x12d,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_N_VDLr */
        0,
        0,
        1,
        0,
        0x12c,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_N_VDLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr */
        0,
        0,
        1,
        0,
        0x131,
        0,
        0,
        13,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_OPERATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_P_VDLr */
        0,
        0,
        1,
        0,
        0x12b,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_P_VDLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_TIMINGr */
        0,
        0,
        1,
        0,
        0x132,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_TIMINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERRORr */
        0,
        0,
        1,
        0,
        0x138,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr */
        0,
        0,
        1,
        0,
        0x139,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr */
        0,
        0,
        1,
        0,
        0x13a,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_STATESr */
        0,
        0,
        1,
        0,
        0x13b,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_VALIDSr */
        0,
        0,
        1,
        0,
        0x13c,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr */
        0,
        0,
        1,
        0,
        0x134,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr */
        0,
        0,
        1,
        0,
        0x135,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_STATESr */
        0,
        0,
        1,
        0,
        0x136,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_VALIDSr */
        0,
        0,
        1,
        0,
        0x137,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_FIFO_POINTERSr */
        0,
        0,
        1,
        0,
        0x133,
        0,
        0,
        6,
        soc_phy_gddr6_DQ_BYTE0_STATUS_FIFO_POINTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr */
        0,
        0,
        1,
        0,
        0x13f,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr */
        0,
        0,
        1,
        0,
        0x13d,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_WRITE_LEVELINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_VREF_DAC_CONFIGr */
        0,
        0,
        1,
        0,
        0x121,
        0,
        0,
        2,
        soc_phy_gddr6_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WCK_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0x120,
        0,
        0,
        9,
        soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr */
        0,
        0,
        1,
        0,
        0x11c,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_WRITE_LEVELING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr */
        0,
        0,
        1,
        0,
        0x10a,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr */
        0,
        0,
        1,
        0,
        0x10b,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_WCKr */
        0,
        0,
        1,
        0,
        0x10c,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_WCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r */
        0,
        0,
        1,
        0,
        0x100,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r */
        0,
        0,
        1,
        0,
        0x101,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r */
        0,
        0,
        1,
        0,
        0x102,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r */
        0,
        0,
        1,
        0,
        0x103,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r */
        0,
        0,
        1,
        0,
        0x104,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r */
        0,
        0,
        1,
        0,
        0x105,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r */
        0,
        0,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r */
        0,
        0,
        1,
        0,
        0x107,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_DBI_Nr */
        0,
        0,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr */
        0,
        0,
        1,
        0,
        0x109,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_N_VDL_CONFIGr */
        0,
        0,
        1,
        0,
        0x22a,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_CDR_N_VDL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr */
        0,
        0,
        1,
        0,
        0x224,
        0,
        0,
        11,
        soc_phy_gddr6_DQ_BYTE0_CDR_OPERATION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_P_VDL_CONFIGr */
        0,
        0,
        1,
        0,
        0x229,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_CDR_P_VDL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TIMING_CONFIGr */
        0,
        0,
        1,
        0,
        0x227,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_CDR_TIMING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TRACK_CONFIGr */
        0,
        0,
        1,
        0,
        0x226,
        0,
        0,
        3,
        soc_phy_gddr6_DQ_BYTE0_CDR_TRACK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_UPDATE_CONFIGr */
        0,
        0,
        1,
        0,
        0x225,
        0,
        0,
        5,
        soc_phy_gddr6_DQ_BYTE0_CDR_UPDATE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_VDL_CAP_CONFIGr */
        0,
        0,
        1,
        0,
        0x228,
        0,
        0,
        3,
        soc_phy_gddr6_DQ_BYTE0_CDR_VDL_CAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_DATA_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0x21f,
        0,
        0,
        9,
        soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_R_CONFIGr */
        0,
        0,
        1,
        0,
        0x222,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_W_CONFIGr */
        0,
        0,
        1,
        0,
        0x223,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_MACRO_RESERVED_REGr */
        0,
        0,
        1,
        0,
        0x23e,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_ALIGNMENT_CTRLr */
        0,
        0,
        1,
        0,
        0x21d,
        0,
        0,
        13,
        soc_phy_gddr6_DQ_BYTE0_READ_ALIGNMENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_FSM_CTRLr */
        0,
        0,
        1,
        0,
        0x21e,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_READ_FSM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDNr */
        0,
        0,
        1,
        0,
        0x21b,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDPr */
        0,
        0,
        1,
        0,
        0x219,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKENr */
        0,
        0,
        1,
        0,
        0x21a,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKEPr */
        0,
        0,
        1,
        0,
        0x218,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCK_MASTER_CTRLr */
        0,
        0,
        1,
        0,
        0x217,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r */
        0,
        0,
        1,
        0,
        0x20d,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r */
        0,
        0,
        1,
        0,
        0x20e,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r */
        0,
        0,
        1,
        0,
        0x20f,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r */
        0,
        0,
        1,
        0,
        0x210,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r */
        0,
        0,
        1,
        0,
        0x211,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r */
        0,
        0,
        1,
        0,
        0x212,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r */
        0,
        0,
        1,
        0,
        0x213,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r */
        0,
        0,
        1,
        0,
        0x214,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_DBI_Nr */
        0,
        0,
        1,
        0,
        0x215,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_EDCr */
        0,
        0,
        1,
        0,
        0x216,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr */
        0,
        0,
        1,
        0,
        0x230,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr */
        0,
        0,
        1,
        0,
        0x22e,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr */
        0,
        0,
        1,
        0,
        0x22f,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr */
        0,
        0,
        1,
        0,
        0x22d,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_N_VDLr */
        0,
        0,
        1,
        0,
        0x22c,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_N_VDLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr */
        0,
        0,
        1,
        0,
        0x231,
        0,
        0,
        13,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_OPERATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_P_VDLr */
        0,
        0,
        1,
        0,
        0x22b,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_P_VDLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_TIMINGr */
        0,
        0,
        1,
        0,
        0x232,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_TIMINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERRORr */
        0,
        0,
        1,
        0,
        0x238,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr */
        0,
        0,
        1,
        0,
        0x239,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr */
        0,
        0,
        1,
        0,
        0x23a,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_STATESr */
        0,
        0,
        1,
        0,
        0x23b,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_VALIDSr */
        0,
        0,
        1,
        0,
        0x23c,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr */
        0,
        0,
        1,
        0,
        0x234,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr */
        0,
        0,
        1,
        0,
        0x235,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_STATESr */
        0,
        0,
        1,
        0,
        0x236,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_VALIDSr */
        0,
        0,
        1,
        0,
        0x237,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_FIFO_POINTERSr */
        0,
        0,
        1,
        0,
        0x233,
        0,
        0,
        6,
        soc_phy_gddr6_DQ_BYTE0_STATUS_FIFO_POINTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr */
        0,
        0,
        1,
        0,
        0x23f,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr */
        0,
        0,
        1,
        0,
        0x23d,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_WRITE_LEVELINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_VREF_DAC_CONFIGr */
        0,
        0,
        1,
        0,
        0x221,
        0,
        0,
        2,
        soc_phy_gddr6_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WCK_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0x220,
        0,
        0,
        9,
        soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr */
        0,
        0,
        1,
        0,
        0x21c,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_WRITE_LEVELING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr */
        0,
        0,
        1,
        0,
        0x20a,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr */
        0,
        0,
        1,
        0,
        0x20b,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_WCKr */
        0,
        0,
        1,
        0,
        0x20c,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_WCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r */
        0,
        0,
        1,
        0,
        0x200,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r */
        0,
        0,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r */
        0,
        0,
        1,
        0,
        0x202,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r */
        0,
        0,
        1,
        0,
        0x203,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r */
        0,
        0,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r */
        0,
        0,
        1,
        0,
        0x205,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r */
        0,
        0,
        1,
        0,
        0x206,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r */
        0,
        0,
        1,
        0,
        0x207,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_DBI_Nr */
        0,
        0,
        1,
        0,
        0x208,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr */
        0,
        0,
        1,
        0,
        0x209,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_N_VDL_CONFIGr */
        0,
        0,
        1,
        0,
        0x32a,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_CDR_N_VDL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr */
        0,
        0,
        1,
        0,
        0x324,
        0,
        0,
        11,
        soc_phy_gddr6_DQ_BYTE0_CDR_OPERATION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_P_VDL_CONFIGr */
        0,
        0,
        1,
        0,
        0x329,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_CDR_P_VDL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TIMING_CONFIGr */
        0,
        0,
        1,
        0,
        0x327,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_CDR_TIMING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TRACK_CONFIGr */
        0,
        0,
        1,
        0,
        0x326,
        0,
        0,
        3,
        soc_phy_gddr6_DQ_BYTE0_CDR_TRACK_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_UPDATE_CONFIGr */
        0,
        0,
        1,
        0,
        0x325,
        0,
        0,
        5,
        soc_phy_gddr6_DQ_BYTE0_CDR_UPDATE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_VDL_CAP_CONFIGr */
        0,
        0,
        1,
        0,
        0x328,
        0,
        0,
        3,
        soc_phy_gddr6_DQ_BYTE0_CDR_VDL_CAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_DATA_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0x31f,
        0,
        0,
        9,
        soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_R_CONFIGr */
        0,
        0,
        1,
        0,
        0x322,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_W_CONFIGr */
        0,
        0,
        1,
        0,
        0x323,
        0,
        0,
        6,
        soc_phy_gddr6_AQ_LDO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_MACRO_RESERVED_REGr */
        0,
        0,
        1,
        0,
        0x33e,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_ALIGNMENT_CTRLr */
        0,
        0,
        1,
        0,
        0x31d,
        0,
        0,
        13,
        soc_phy_gddr6_DQ_BYTE0_READ_ALIGNMENT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_FSM_CTRLr */
        0,
        0,
        1,
        0,
        0x31e,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_READ_FSM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDNr */
        0,
        0,
        1,
        0,
        0x31b,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDPr */
        0,
        0,
        1,
        0,
        0x319,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKENr */
        0,
        0,
        1,
        0,
        0x31a,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKEPr */
        0,
        0,
        1,
        0,
        0x318,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCK_MASTER_CTRLr */
        0,
        0,
        1,
        0,
        0x317,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r */
        0,
        0,
        1,
        0,
        0x30d,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r */
        0,
        0,
        1,
        0,
        0x30e,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r */
        0,
        0,
        1,
        0,
        0x30f,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r */
        0,
        0,
        1,
        0,
        0x310,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r */
        0,
        0,
        1,
        0,
        0x311,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r */
        0,
        0,
        1,
        0,
        0x312,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r */
        0,
        0,
        1,
        0,
        0x313,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r */
        0,
        0,
        1,
        0,
        0x314,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_DBI_Nr */
        0,
        0,
        1,
        0,
        0x315,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_EDCr */
        0,
        0,
        1,
        0,
        0x316,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr */
        0,
        0,
        1,
        0,
        0x330,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr */
        0,
        0,
        1,
        0,
        0x32e,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr */
        0,
        0,
        1,
        0,
        0x32f,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr */
        0,
        0,
        1,
        0,
        0x32d,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_N_VDLr */
        0,
        0,
        1,
        0,
        0x32c,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_N_VDLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr */
        0,
        0,
        1,
        0,
        0x331,
        0,
        0,
        13,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_OPERATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_P_VDLr */
        0,
        0,
        1,
        0,
        0x32b,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_P_VDLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_TIMINGr */
        0,
        0,
        1,
        0,
        0x332,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_TIMINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERRORr */
        0,
        0,
        1,
        0,
        0x338,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr */
        0,
        0,
        1,
        0,
        0x339,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr */
        0,
        0,
        1,
        0,
        0x33a,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_STATESr */
        0,
        0,
        1,
        0,
        0x33b,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_VALIDSr */
        0,
        0,
        1,
        0,
        0x33c,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr */
        0,
        0,
        1,
        0,
        0x334,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr */
        0,
        0,
        1,
        0,
        0x335,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_STATESr */
        0,
        0,
        1,
        0,
        0x336,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_VALIDSr */
        0,
        0,
        1,
        0,
        0x337,
        0,
        0,
        8,
        soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_FIFO_POINTERSr */
        0,
        0,
        1,
        0,
        0x333,
        0,
        0,
        6,
        soc_phy_gddr6_DQ_BYTE0_STATUS_FIFO_POINTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr */
        0,
        0,
        1,
        0,
        0x33f,
        0,
        0,
        1,
        soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr */
        0,
        0,
        1,
        0,
        0x33d,
        0,
        0,
        4,
        soc_phy_gddr6_DQ_BYTE0_STATUS_WRITE_LEVELINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_VREF_DAC_CONFIGr */
        0,
        0,
        1,
        0,
        0x321,
        0,
        0,
        2,
        soc_phy_gddr6_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WCK_IO_CONFIGr */
        0,
        0,
        1,
        0,
        0x320,
        0,
        0,
        9,
        soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr */
        0,
        0,
        1,
        0,
        0x31c,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_WRITE_LEVELING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr */
        0,
        0,
        1,
        0,
        0x30a,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr */
        0,
        0,
        1,
        0,
        0x30b,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_WCKr */
        0,
        0,
        1,
        0,
        0x30c,
        0,
        0,
        2,
        soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_WCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r */
        0,
        0,
        1,
        0,
        0x300,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r */
        0,
        0,
        1,
        0,
        0x301,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r */
        0,
        0,
        1,
        0,
        0x302,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r */
        0,
        0,
        1,
        0,
        0x303,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r */
        0,
        0,
        1,
        0,
        0x304,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r */
        0,
        0,
        1,
        0,
        0x305,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r */
        0,
        0,
        1,
        0,
        0x306,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r */
        0,
        0,
        1,
        0,
        0x307,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_DBI_Nr */
        0,
        0,
        1,
        0,
        0x308,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
    { /* SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr */
        0,
        0,
        1,
        0,
        0x309,
        0,
        0,
        1,
        soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
};/** soc_phy_gddr6_reg_list array */
const char *soc_phy_gddr6_reg_desc[] = {
    /* AQ_IO_CONFIG              */ "IO configuration - AQ IOs",
    /* AQ_LDO_CONFIG             */ "LDO configuration",
    /* AQ_L_MACRO_RESERVED_REG   */ "Macro Reserved Register - Lower Macro",
    /* AQ_L_MAX_VDL_ADDR         */ "Address max delay - Address/Command Bits of Lower Macro",
    /* AQ_L_MAX_VDL_CTRL         */ "Address max delay - Control Bits of Lower Macro",
    /* AQ_L_STATUS_MACRO_RESERVED */ "Macro reserved status - Lower Macro",
    /* AQ_U_MACRO_RESERVED_REG   */ "Macro Reserved Register - Upper Macro",
    /* AQ_U_MAX_VDL_ADDR         */ "Address max delay - Address/Command Bits of Upper Macro",
    /* AQ_U_MAX_VDL_CTRL         */ "Address max delay - Control Bits of Upper Macro",
    /* AQ_U_STATUS_MACRO_RESERVED */ "Macro reserved status - Upper Macro",
    /* COMMON_CK_CONFIG          */ "CK pads configuration",
    /* COMMON_IO_CONFIG          */ "IO configuration - Common IOs",
    /* COMMON_LDO_CONFIG         */ "LDO configuration - Common Macro",
    /* COMMON_MACRO_RESERVED_REG */ "Macro Reserved Register - Common Macro",
    /* COMMON_MAX_VDL_CK         */ "CK max delay",
    /* COMMON_RESCAL_INIT_CONFIG */ "ResCal initialization configuration",
    /* COMMON_RESCAL_OPERATION_CONFIG */ "ResCal operation configuration",
    /* COMMON_STATUS_MACRO_RESERVED */ "Macro reserved status - Common Macro",
    /* COMMON_STATUS_RESCAL      */ "ResCal status register",
    /* CONTROL_REGS_FREQ_CNTR_CONFIG */ "Frequency Counter configuration",
    /* CONTROL_REGS_INPUT_SHIFT_CTRL */ "Shift register configuration for inputs",
    /* CONTROL_REGS_READ_FIFO_CTRL */ "Read phase FIFO control",
    /* CONTROL_REGS_RESERVED_REG */ "Macro Reserved Register - Control",
    /* CONTROL_REGS_RESET_CTRL   */ "Resets for PHY",
    /* CONTROL_REGS_REVISION     */ "Core revision",
    /* CONTROL_REGS_SHARED_VREF_DAC_CONFIG */ "Shared Vref DAC configuration - AQ & Common macros",
    /* CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNT */ "Frequency Counter DCount",
    /* CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNT */ "Frequency Counter UCount",
    /* CONTROL_REGS_STATUS_MACRO_RESERVED */ "Macro reserved status - Control",
    /* CONTROL_REGS_WRITE_FIFO_CTRL */ "Write phase FIFO control",
    /* DQ_BYTE0_CDR_N_VDL_CONFIG */ "CDR EN/DN VDL load settings",
    /* DQ_BYTE0_CDR_OPERATION_CONFIG */ "CDR operation configuration",
    /* DQ_BYTE0_CDR_P_VDL_CONFIG */ "CDR EP/DP VDL load settings",
    /* DQ_BYTE0_CDR_TIMING_CONFIG */ "CDR timing configuration",
    /* DQ_BYTE0_CDR_TRACK_CONFIG */ "CDR tracking configuration",
    /* DQ_BYTE0_CDR_UPDATE_CONFIG */ "CDR update configuration",
    /* DQ_BYTE0_CDR_VDL_CAP_CONFIG */ "CDR VDL cap configuration",
    /* DQ_BYTE0_DATA_IO_CONFIG   */ "IO configuration - Non-WCK IOs",
    /* DQ_BYTE0_LDO_R_CONFIG     */ "LDO R configuration per DQ macro",
    /* DQ_BYTE0_LDO_W_CONFIG     */ "LDO W configuration per DQ macro",
    /* DQ_BYTE0_MACRO_RESERVED_REG */ "Macro Reserved Register - DQ Macro",
    /* DQ_BYTE0_READ_ALIGNMENT_CTRL */ "Read alignment control",
    /* DQ_BYTE0_READ_FSM_CTRL    */ "Read FSM control",
    /* DQ_BYTE0_READ_MAX_VDL_RCKDN */ "Read data max delay - RCKDN Bit",
    /* DQ_BYTE0_READ_MAX_VDL_RCKDP */ "Read data max delay - RCKDP Bit",
    /* DQ_BYTE0_READ_MAX_VDL_RCKEN */ "Read data max delay - RCKEN Bit",
    /* DQ_BYTE0_READ_MAX_VDL_RCKEP */ "Read data max delay - RCKEP Bit",
    /* DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRL */ "Read data max delay - RCKEP/RCKDP/RCKEN/RCKDN Bits",
    /* DQ_BYTE0_READ_MIN_VDL_BIT0 */ "Read data min delay - Bit 0",
    /* DQ_BYTE0_READ_MIN_VDL_BIT1 */ "Read data min delay - Bit 1",
    /* DQ_BYTE0_READ_MIN_VDL_BIT2 */ "Read data min delay - Bit 2",
    /* DQ_BYTE0_READ_MIN_VDL_BIT3 */ "Read data min delay - Bit 3",
    /* DQ_BYTE0_READ_MIN_VDL_BIT4 */ "Read data min delay - Bit 4",
    /* DQ_BYTE0_READ_MIN_VDL_BIT5 */ "Read data min delay - Bit 5",
    /* DQ_BYTE0_READ_MIN_VDL_BIT6 */ "Read data min delay - Bit 6",
    /* DQ_BYTE0_READ_MIN_VDL_BIT7 */ "Read data min delay - Bit 7",
    /* DQ_BYTE0_READ_MIN_VDL_DBI_N */ "Read data min delay - DBI_N Bit",
    /* DQ_BYTE0_READ_MIN_VDL_EDC */ "Read data min delay - EDC Bit",
    /* DQ_BYTE0_STATUS_CDR_DN_VDL_STAT */ "CDR DN VDL statistics",
    /* DQ_BYTE0_STATUS_CDR_DP_VDL_STAT */ "CDR DP VDL statistics",
    /* DQ_BYTE0_STATUS_CDR_EN_VDL_STAT */ "CDR EN VDL statistics",
    /* DQ_BYTE0_STATUS_CDR_EP_VDL_STAT */ "CDR EP VDL statistics",
    /* DQ_BYTE0_STATUS_CDR_N_VDL */ "CDR EN/DN VDL status",
    /* DQ_BYTE0_STATUS_CDR_OPERATION */ "CDR operation status",
    /* DQ_BYTE0_STATUS_CDR_P_VDL */ "CDR EP/DP VDL status",
    /* DQ_BYTE0_STATUS_CDR_TIMING */ "CDR timing status",
    /* DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR */ "Data valid generator error status",
    /* DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSB */ "Data valid generator error RCMDs 1-4 status",
    /* DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSB */ "Data valid generator error RCMDs 5-8 status",
    /* DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATES */ "Data valid generator error states status",
    /* DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDS */ "Data valid generator error valids status",
    /* DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSB */ "Data valid generator last RCMDs 1-4 status",
    /* DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSB */ "Data valid generator last RCMDs 5-8 status",
    /* DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_STATES */ "Data valid generator last states status",
    /* DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_VALIDS */ "Data valid generator last valids status",
    /* DQ_BYTE0_STATUS_FIFO_POINTERS */ "FIFO pointers status",
    /* DQ_BYTE0_STATUS_MACRO_RESERVED */ "Macro reserved status - DQ Macro",
    /* DQ_BYTE0_STATUS_WRITE_LEVELING */ "Write leveling status",
    /* DQ_BYTE0_VREF_DAC_CONFIG  */ "Vref DAC configuration per DQ macro",
    /* DQ_BYTE0_WCK_IO_CONFIG    */ "IO configuration - WCK IOs",
    /* DQ_BYTE0_WRITE_LEVELING_CONFIG */ "Write leveling configuration for reads",
    /* DQ_BYTE0_WRITE_MAX_VDL_DATA */ "Write data max delay - Non-WCK Bits",
    /* DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOW */ "Write data max delay - Non-WCK Bits - Shadow Register",
    /* DQ_BYTE0_WRITE_MAX_VDL_WCK */ "Write data max delay - WCK Bit",
    /* DQ_BYTE0_WRITE_MIN_VDL_BIT0 */ "Write data min delay - Bit 0",
    /* DQ_BYTE0_WRITE_MIN_VDL_BIT1 */ "Write data min delay - Bit 1",
    /* DQ_BYTE0_WRITE_MIN_VDL_BIT2 */ "Write data min delay - Bit 2",
    /* DQ_BYTE0_WRITE_MIN_VDL_BIT3 */ "Write data min delay - Bit 3",
    /* DQ_BYTE0_WRITE_MIN_VDL_BIT4 */ "Write data min delay - Bit 4",
    /* DQ_BYTE0_WRITE_MIN_VDL_BIT5 */ "Write data min delay - Bit 5",
    /* DQ_BYTE0_WRITE_MIN_VDL_BIT6 */ "Write data min delay - Bit 6",
    /* DQ_BYTE0_WRITE_MIN_VDL_BIT7 */ "Write data min delay - Bit 7",
    /* DQ_BYTE0_WRITE_MIN_VDL_DBI_N */ "Write data min delay - DBI_N Bit",
    /* DQ_BYTE0_WRITE_MIN_VDL_EDC */ "Write data min delay - EDC Bit",
    /* DQ_BYTE1_CDR_N_VDL_CONFIG */ "CDR EN/DN VDL load settings",
    /* DQ_BYTE1_CDR_OPERATION_CONFIG */ "CDR operation configuration",
    /* DQ_BYTE1_CDR_P_VDL_CONFIG */ "CDR EP/DP VDL load settings",
    /* DQ_BYTE1_CDR_TIMING_CONFIG */ "CDR timing configuration",
    /* DQ_BYTE1_CDR_TRACK_CONFIG */ "CDR tracking configuration",
    /* DQ_BYTE1_CDR_UPDATE_CONFIG */ "CDR update configuration",
    /* DQ_BYTE1_CDR_VDL_CAP_CONFIG */ "CDR VDL cap configuration",
    /* DQ_BYTE1_DATA_IO_CONFIG   */ "IO configuration - Non-WCK IOs",
    /* DQ_BYTE1_LDO_R_CONFIG     */ "LDO R configuration per DQ macro",
    /* DQ_BYTE1_LDO_W_CONFIG     */ "LDO W configuration per DQ macro",
    /* DQ_BYTE1_MACRO_RESERVED_REG */ "Macro Reserved Register - DQ Macro",
    /* DQ_BYTE1_READ_ALIGNMENT_CTRL */ "Read alignment control",
    /* DQ_BYTE1_READ_FSM_CTRL    */ "Read FSM control",
    /* DQ_BYTE1_READ_MAX_VDL_RCKDN */ "Read data max delay - RCKDN Bit",
    /* DQ_BYTE1_READ_MAX_VDL_RCKDP */ "Read data max delay - RCKDP Bit",
    /* DQ_BYTE1_READ_MAX_VDL_RCKEN */ "Read data max delay - RCKEN Bit",
    /* DQ_BYTE1_READ_MAX_VDL_RCKEP */ "Read data max delay - RCKEP Bit",
    /* DQ_BYTE1_READ_MAX_VDL_RCK_MASTER_CTRL */ "Read data max delay - RCKEP/RCKDP/RCKEN/RCKDN Bits",
    /* DQ_BYTE1_READ_MIN_VDL_BIT0 */ "Read data min delay - Bit 0",
    /* DQ_BYTE1_READ_MIN_VDL_BIT1 */ "Read data min delay - Bit 1",
    /* DQ_BYTE1_READ_MIN_VDL_BIT2 */ "Read data min delay - Bit 2",
    /* DQ_BYTE1_READ_MIN_VDL_BIT3 */ "Read data min delay - Bit 3",
    /* DQ_BYTE1_READ_MIN_VDL_BIT4 */ "Read data min delay - Bit 4",
    /* DQ_BYTE1_READ_MIN_VDL_BIT5 */ "Read data min delay - Bit 5",
    /* DQ_BYTE1_READ_MIN_VDL_BIT6 */ "Read data min delay - Bit 6",
    /* DQ_BYTE1_READ_MIN_VDL_BIT7 */ "Read data min delay - Bit 7",
    /* DQ_BYTE1_READ_MIN_VDL_DBI_N */ "Read data min delay - DBI_N Bit",
    /* DQ_BYTE1_READ_MIN_VDL_EDC */ "Read data min delay - EDC Bit",
    /* DQ_BYTE1_STATUS_CDR_DN_VDL_STAT */ "CDR DN VDL statistics",
    /* DQ_BYTE1_STATUS_CDR_DP_VDL_STAT */ "CDR DP VDL statistics",
    /* DQ_BYTE1_STATUS_CDR_EN_VDL_STAT */ "CDR EN VDL statistics",
    /* DQ_BYTE1_STATUS_CDR_EP_VDL_STAT */ "CDR EP VDL statistics",
    /* DQ_BYTE1_STATUS_CDR_N_VDL */ "CDR EN/DN VDL status",
    /* DQ_BYTE1_STATUS_CDR_OPERATION */ "CDR operation status",
    /* DQ_BYTE1_STATUS_CDR_P_VDL */ "CDR EP/DP VDL status",
    /* DQ_BYTE1_STATUS_CDR_TIMING */ "CDR timing status",
    /* DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR */ "Data valid generator error status",
    /* DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSB */ "Data valid generator error RCMDs 1-4 status",
    /* DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSB */ "Data valid generator error RCMDs 5-8 status",
    /* DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_STATES */ "Data valid generator error states status",
    /* DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_VALIDS */ "Data valid generator error valids status",
    /* DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSB */ "Data valid generator last RCMDs 1-4 status",
    /* DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSB */ "Data valid generator last RCMDs 5-8 status",
    /* DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_STATES */ "Data valid generator last states status",
    /* DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_VALIDS */ "Data valid generator last valids status",
    /* DQ_BYTE1_STATUS_FIFO_POINTERS */ "FIFO pointers status",
    /* DQ_BYTE1_STATUS_MACRO_RESERVED */ "Macro reserved status - DQ Macro",
    /* DQ_BYTE1_STATUS_WRITE_LEVELING */ "Write leveling status",
    /* DQ_BYTE1_VREF_DAC_CONFIG  */ "Vref DAC configuration per DQ macro",
    /* DQ_BYTE1_WCK_IO_CONFIG    */ "IO configuration - WCK IOs",
    /* DQ_BYTE1_WRITE_LEVELING_CONFIG */ "Write leveling configuration for reads",
    /* DQ_BYTE1_WRITE_MAX_VDL_DATA */ "Write data max delay - Non-WCK Bits",
    /* DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOW */ "Write data max delay - Non-WCK Bits - Shadow Register",
    /* DQ_BYTE1_WRITE_MAX_VDL_WCK */ "Write data max delay - WCK Bit",
    /* DQ_BYTE1_WRITE_MIN_VDL_BIT0 */ "Write data min delay - Bit 0",
    /* DQ_BYTE1_WRITE_MIN_VDL_BIT1 */ "Write data min delay - Bit 1",
    /* DQ_BYTE1_WRITE_MIN_VDL_BIT2 */ "Write data min delay - Bit 2",
    /* DQ_BYTE1_WRITE_MIN_VDL_BIT3 */ "Write data min delay - Bit 3",
    /* DQ_BYTE1_WRITE_MIN_VDL_BIT4 */ "Write data min delay - Bit 4",
    /* DQ_BYTE1_WRITE_MIN_VDL_BIT5 */ "Write data min delay - Bit 5",
    /* DQ_BYTE1_WRITE_MIN_VDL_BIT6 */ "Write data min delay - Bit 6",
    /* DQ_BYTE1_WRITE_MIN_VDL_BIT7 */ "Write data min delay - Bit 7",
    /* DQ_BYTE1_WRITE_MIN_VDL_DBI_N */ "Write data min delay - DBI_N Bit",
    /* DQ_BYTE1_WRITE_MIN_VDL_EDC */ "Write data min delay - EDC Bit",
    /* DQ_BYTE2_CDR_N_VDL_CONFIG */ "CDR EN/DN VDL load settings",
    /* DQ_BYTE2_CDR_OPERATION_CONFIG */ "CDR operation configuration",
    /* DQ_BYTE2_CDR_P_VDL_CONFIG */ "CDR EP/DP VDL load settings",
    /* DQ_BYTE2_CDR_TIMING_CONFIG */ "CDR timing configuration",
    /* DQ_BYTE2_CDR_TRACK_CONFIG */ "CDR tracking configuration",
    /* DQ_BYTE2_CDR_UPDATE_CONFIG */ "CDR update configuration",
    /* DQ_BYTE2_CDR_VDL_CAP_CONFIG */ "CDR VDL cap configuration",
    /* DQ_BYTE2_DATA_IO_CONFIG   */ "IO configuration - Non-WCK IOs",
    /* DQ_BYTE2_LDO_R_CONFIG     */ "LDO R configuration per DQ macro",
    /* DQ_BYTE2_LDO_W_CONFIG     */ "LDO W configuration per DQ macro",
    /* DQ_BYTE2_MACRO_RESERVED_REG */ "Macro Reserved Register - DQ Macro",
    /* DQ_BYTE2_READ_ALIGNMENT_CTRL */ "Read alignment control",
    /* DQ_BYTE2_READ_FSM_CTRL    */ "Read FSM control",
    /* DQ_BYTE2_READ_MAX_VDL_RCKDN */ "Read data max delay - RCKDN Bit",
    /* DQ_BYTE2_READ_MAX_VDL_RCKDP */ "Read data max delay - RCKDP Bit",
    /* DQ_BYTE2_READ_MAX_VDL_RCKEN */ "Read data max delay - RCKEN Bit",
    /* DQ_BYTE2_READ_MAX_VDL_RCKEP */ "Read data max delay - RCKEP Bit",
    /* DQ_BYTE2_READ_MAX_VDL_RCK_MASTER_CTRL */ "Read data max delay - RCKEP/RCKDP/RCKEN/RCKDN Bits",
    /* DQ_BYTE2_READ_MIN_VDL_BIT0 */ "Read data min delay - Bit 0",
    /* DQ_BYTE2_READ_MIN_VDL_BIT1 */ "Read data min delay - Bit 1",
    /* DQ_BYTE2_READ_MIN_VDL_BIT2 */ "Read data min delay - Bit 2",
    /* DQ_BYTE2_READ_MIN_VDL_BIT3 */ "Read data min delay - Bit 3",
    /* DQ_BYTE2_READ_MIN_VDL_BIT4 */ "Read data min delay - Bit 4",
    /* DQ_BYTE2_READ_MIN_VDL_BIT5 */ "Read data min delay - Bit 5",
    /* DQ_BYTE2_READ_MIN_VDL_BIT6 */ "Read data min delay - Bit 6",
    /* DQ_BYTE2_READ_MIN_VDL_BIT7 */ "Read data min delay - Bit 7",
    /* DQ_BYTE2_READ_MIN_VDL_DBI_N */ "Read data min delay - DBI_N Bit",
    /* DQ_BYTE2_READ_MIN_VDL_EDC */ "Read data min delay - EDC Bit",
    /* DQ_BYTE2_STATUS_CDR_DN_VDL_STAT */ "CDR DN VDL statistics",
    /* DQ_BYTE2_STATUS_CDR_DP_VDL_STAT */ "CDR DP VDL statistics",
    /* DQ_BYTE2_STATUS_CDR_EN_VDL_STAT */ "CDR EN VDL statistics",
    /* DQ_BYTE2_STATUS_CDR_EP_VDL_STAT */ "CDR EP VDL statistics",
    /* DQ_BYTE2_STATUS_CDR_N_VDL */ "CDR EN/DN VDL status",
    /* DQ_BYTE2_STATUS_CDR_OPERATION */ "CDR operation status",
    /* DQ_BYTE2_STATUS_CDR_P_VDL */ "CDR EP/DP VDL status",
    /* DQ_BYTE2_STATUS_CDR_TIMING */ "CDR timing status",
    /* DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR */ "Data valid generator error status",
    /* DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSB */ "Data valid generator error RCMDs 1-4 status",
    /* DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSB */ "Data valid generator error RCMDs 5-8 status",
    /* DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_STATES */ "Data valid generator error states status",
    /* DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_VALIDS */ "Data valid generator error valids status",
    /* DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSB */ "Data valid generator last RCMDs 1-4 status",
    /* DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSB */ "Data valid generator last RCMDs 5-8 status",
    /* DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_STATES */ "Data valid generator last states status",
    /* DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_VALIDS */ "Data valid generator last valids status",
    /* DQ_BYTE2_STATUS_FIFO_POINTERS */ "FIFO pointers status",
    /* DQ_BYTE2_STATUS_MACRO_RESERVED */ "Macro reserved status - DQ Macro",
    /* DQ_BYTE2_STATUS_WRITE_LEVELING */ "Write leveling status",
    /* DQ_BYTE2_VREF_DAC_CONFIG  */ "Vref DAC configuration per DQ macro",
    /* DQ_BYTE2_WCK_IO_CONFIG    */ "IO configuration - WCK IOs",
    /* DQ_BYTE2_WRITE_LEVELING_CONFIG */ "Write leveling configuration for reads",
    /* DQ_BYTE2_WRITE_MAX_VDL_DATA */ "Write data max delay - Non-WCK Bits",
    /* DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOW */ "Write data max delay - Non-WCK Bits - Shadow Register",
    /* DQ_BYTE2_WRITE_MAX_VDL_WCK */ "Write data max delay - WCK Bit",
    /* DQ_BYTE2_WRITE_MIN_VDL_BIT0 */ "Write data min delay - Bit 0",
    /* DQ_BYTE2_WRITE_MIN_VDL_BIT1 */ "Write data min delay - Bit 1",
    /* DQ_BYTE2_WRITE_MIN_VDL_BIT2 */ "Write data min delay - Bit 2",
    /* DQ_BYTE2_WRITE_MIN_VDL_BIT3 */ "Write data min delay - Bit 3",
    /* DQ_BYTE2_WRITE_MIN_VDL_BIT4 */ "Write data min delay - Bit 4",
    /* DQ_BYTE2_WRITE_MIN_VDL_BIT5 */ "Write data min delay - Bit 5",
    /* DQ_BYTE2_WRITE_MIN_VDL_BIT6 */ "Write data min delay - Bit 6",
    /* DQ_BYTE2_WRITE_MIN_VDL_BIT7 */ "Write data min delay - Bit 7",
    /* DQ_BYTE2_WRITE_MIN_VDL_DBI_N */ "Write data min delay - DBI_N Bit",
    /* DQ_BYTE2_WRITE_MIN_VDL_EDC */ "Write data min delay - EDC Bit",
    /* DQ_BYTE3_CDR_N_VDL_CONFIG */ "CDR EN/DN VDL load settings",
    /* DQ_BYTE3_CDR_OPERATION_CONFIG */ "CDR operation configuration",
    /* DQ_BYTE3_CDR_P_VDL_CONFIG */ "CDR EP/DP VDL load settings",
    /* DQ_BYTE3_CDR_TIMING_CONFIG */ "CDR timing configuration",
    /* DQ_BYTE3_CDR_TRACK_CONFIG */ "CDR tracking configuration",
    /* DQ_BYTE3_CDR_UPDATE_CONFIG */ "CDR update configuration",
    /* DQ_BYTE3_CDR_VDL_CAP_CONFIG */ "CDR VDL cap configuration",
    /* DQ_BYTE3_DATA_IO_CONFIG   */ "IO configuration - Non-WCK IOs",
    /* DQ_BYTE3_LDO_R_CONFIG     */ "LDO R configuration per DQ macro",
    /* DQ_BYTE3_LDO_W_CONFIG     */ "LDO W configuration per DQ macro",
    /* DQ_BYTE3_MACRO_RESERVED_REG */ "Macro Reserved Register - DQ Macro",
    /* DQ_BYTE3_READ_ALIGNMENT_CTRL */ "Read alignment control",
    /* DQ_BYTE3_READ_FSM_CTRL    */ "Read FSM control",
    /* DQ_BYTE3_READ_MAX_VDL_RCKDN */ "Read data max delay - RCKDN Bit",
    /* DQ_BYTE3_READ_MAX_VDL_RCKDP */ "Read data max delay - RCKDP Bit",
    /* DQ_BYTE3_READ_MAX_VDL_RCKEN */ "Read data max delay - RCKEN Bit",
    /* DQ_BYTE3_READ_MAX_VDL_RCKEP */ "Read data max delay - RCKEP Bit",
    /* DQ_BYTE3_READ_MAX_VDL_RCK_MASTER_CTRL */ "Read data max delay - RCKEP/RCKDP/RCKEN/RCKDN Bits",
    /* DQ_BYTE3_READ_MIN_VDL_BIT0 */ "Read data min delay - Bit 0",
    /* DQ_BYTE3_READ_MIN_VDL_BIT1 */ "Read data min delay - Bit 1",
    /* DQ_BYTE3_READ_MIN_VDL_BIT2 */ "Read data min delay - Bit 2",
    /* DQ_BYTE3_READ_MIN_VDL_BIT3 */ "Read data min delay - Bit 3",
    /* DQ_BYTE3_READ_MIN_VDL_BIT4 */ "Read data min delay - Bit 4",
    /* DQ_BYTE3_READ_MIN_VDL_BIT5 */ "Read data min delay - Bit 5",
    /* DQ_BYTE3_READ_MIN_VDL_BIT6 */ "Read data min delay - Bit 6",
    /* DQ_BYTE3_READ_MIN_VDL_BIT7 */ "Read data min delay - Bit 7",
    /* DQ_BYTE3_READ_MIN_VDL_DBI_N */ "Read data min delay - DBI_N Bit",
    /* DQ_BYTE3_READ_MIN_VDL_EDC */ "Read data min delay - EDC Bit",
    /* DQ_BYTE3_STATUS_CDR_DN_VDL_STAT */ "CDR DN VDL statistics",
    /* DQ_BYTE3_STATUS_CDR_DP_VDL_STAT */ "CDR DP VDL statistics",
    /* DQ_BYTE3_STATUS_CDR_EN_VDL_STAT */ "CDR EN VDL statistics",
    /* DQ_BYTE3_STATUS_CDR_EP_VDL_STAT */ "CDR EP VDL statistics",
    /* DQ_BYTE3_STATUS_CDR_N_VDL */ "CDR EN/DN VDL status",
    /* DQ_BYTE3_STATUS_CDR_OPERATION */ "CDR operation status",
    /* DQ_BYTE3_STATUS_CDR_P_VDL */ "CDR EP/DP VDL status",
    /* DQ_BYTE3_STATUS_CDR_TIMING */ "CDR timing status",
    /* DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR */ "Data valid generator error status",
    /* DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSB */ "Data valid generator error RCMDs 1-4 status",
    /* DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSB */ "Data valid generator error RCMDs 5-8 status",
    /* DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_STATES */ "Data valid generator error states status",
    /* DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_VALIDS */ "Data valid generator error valids status",
    /* DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSB */ "Data valid generator last RCMDs 1-4 status",
    /* DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSB */ "Data valid generator last RCMDs 5-8 status",
    /* DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_STATES */ "Data valid generator last states status",
    /* DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_VALIDS */ "Data valid generator last valids status",
    /* DQ_BYTE3_STATUS_FIFO_POINTERS */ "FIFO pointers status",
    /* DQ_BYTE3_STATUS_MACRO_RESERVED */ "Macro reserved status - DQ Macro",
    /* DQ_BYTE3_STATUS_WRITE_LEVELING */ "Write leveling status",
    /* DQ_BYTE3_VREF_DAC_CONFIG  */ "Vref DAC configuration per DQ macro",
    /* DQ_BYTE3_WCK_IO_CONFIG    */ "IO configuration - WCK IOs",
    /* DQ_BYTE3_WRITE_LEVELING_CONFIG */ "Write leveling configuration for reads",
    /* DQ_BYTE3_WRITE_MAX_VDL_DATA */ "Write data max delay - Non-WCK Bits",
    /* DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOW */ "Write data max delay - Non-WCK Bits - Shadow Register",
    /* DQ_BYTE3_WRITE_MAX_VDL_WCK */ "Write data max delay - WCK Bit",
    /* DQ_BYTE3_WRITE_MIN_VDL_BIT0 */ "Write data min delay - Bit 0",
    /* DQ_BYTE3_WRITE_MIN_VDL_BIT1 */ "Write data min delay - Bit 1",
    /* DQ_BYTE3_WRITE_MIN_VDL_BIT2 */ "Write data min delay - Bit 2",
    /* DQ_BYTE3_WRITE_MIN_VDL_BIT3 */ "Write data min delay - Bit 3",
    /* DQ_BYTE3_WRITE_MIN_VDL_BIT4 */ "Write data min delay - Bit 4",
    /* DQ_BYTE3_WRITE_MIN_VDL_BIT5 */ "Write data min delay - Bit 5",
    /* DQ_BYTE3_WRITE_MIN_VDL_BIT6 */ "Write data min delay - Bit 6",
    /* DQ_BYTE3_WRITE_MIN_VDL_BIT7 */ "Write data min delay - Bit 7",
    /* DQ_BYTE3_WRITE_MIN_VDL_DBI_N */ "Write data min delay - DBI_N Bit",
    /* DQ_BYTE3_WRITE_MIN_VDL_EDC */ "Write data min delay - EDC Bit",
};
soc_field_info_t soc_phy_gddr6_AQ_IO_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_DEMf, 2, 11, SOCF_LE },
    { SOC_PHY_GDDR6_NDf, 5, 0, SOCF_LE },
    { SOC_PHY_GDDR6_NTERMf, 5, 19, SOCF_LE },
    { SOC_PHY_GDDR6_PDf, 5, 5, SOCF_LE },
    { SOC_PHY_GDDR6_PEAKf, 2, 13, SOCF_LE },
    { SOC_PHY_GDDR6_PTERMf, 5, 24, SOCF_LE },
    { SOC_PHY_GDDR6_PULL_UP_OFF_Bf, 1, 17, 0 },
    { SOC_PHY_GDDR6_RXENBf, 1, 10, 0 },
    { SOC_PHY_GDDR6_RX_BIASf, 2, 15, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_AQ_LDO_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_BIAS_CTRLf, 2, 0, SOCF_LE },
    { SOC_PHY_GDDR6_BYPASSf, 1, 2, 0 },
    { SOC_PHY_GDDR6_CTRLf, 6, 3, SOCF_LE },
    { SOC_PHY_GDDR6_PWRDNf, 1, 9, 0 },
    { SOC_PHY_GDDR6_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_GDDR6_REF_SEL_EXTf, 1, 13, 0 }
};

soc_field_info_t soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields[] = {
    { SOC_PHY_GDDR6_RESERVEDf, 32, 0, SOCF_LE|SOCF_RES }
};

soc_field_info_t soc_phy_gddr6_AQ_L_MAX_VDL_ADDRr_fields[] = {
    { SOC_PHY_GDDR6_MAX_VDL_STEPf, 9, 0, SOCF_LE },
    { SOC_PHY_GDDR6_UI_SHIFTf, 3, 12, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields[] = {
    { SOC_PHY_GDDR6_RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

soc_field_info_t soc_phy_gddr6_COMMON_CK_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_CK_ENABLEf, 1, 8, 0 },
    { SOC_PHY_GDDR6_CK_PATTERNf, 8, 0, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_COMMON_MAX_VDL_CKr_fields[] = {
    { SOC_PHY_GDDR6_MAX_VDL_STEPf, 9, 0, SOCF_LE },
    { SOC_PHY_GDDR6_UI_SHIFTf, 4, 12, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_COMMON_RESCAL_INIT_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_CLK_DIV_RATIOf, 3, 24, SOCF_LE },
    { SOC_PHY_GDDR6_COMP_INIT_FDEPTHf, 4, 20, SOCF_LE },
    { SOC_PHY_GDDR6_COMP_INIT_OFFSETf, 5, 15, SOCF_LE },
    { SOC_PHY_GDDR6_NCOMP_INIT_CODEf, 5, 5, SOCF_LE },
    { SOC_PHY_GDDR6_PCOMP_INIT_CODEf, 5, 0, SOCF_LE },
    { SOC_PHY_GDDR6_PNCOMP_INIT_DIFFf, 5, 10, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_COMMON_RESCAL_OPERATION_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_COMP_ENf, 1, 11, 0 },
    { SOC_PHY_GDDR6_COMP_OFFSET_ENf, 1, 10, 0 },
    { SOC_PHY_GDDR6_COMP_OFFSET_OPf, 1, 9, 0 },
    { SOC_PHY_GDDR6_MANUAL_OVERRIDE_ENf, 1, 13, 0 },
    { SOC_PHY_GDDR6_OVERRIDE_ENf, 1, 8, 0 },
    { SOC_PHY_GDDR6_OVERRIDE_MODEf, 3, 5, SOCF_LE },
    { SOC_PHY_GDDR6_OVERRIDE_VALUEf, 5, 0, SOCF_LE },
    { SOC_PHY_GDDR6_POWERSAVE_ENf, 1, 12, 0 },
    { SOC_PHY_GDDR6_TEST_ENf, 1, 14, 0 }
};

soc_field_info_t soc_phy_gddr6_COMMON_STATUS_RESCALr_fields[] = {
    { SOC_PHY_GDDR6_COMP_ACKf, 1, 0, SOCF_RO },
    { SOC_PHY_GDDR6_COMP_DONEf, 1, 1, SOCF_RO },
    { SOC_PHY_GDDR6_COMP_ERRORf, 6, 2, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_NCOMP_CODE_2COREf, 5, 17, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_NCOMP_DINf, 1, 23, SOCF_RO },
    { SOC_PHY_GDDR6_NCOMP_ENB_2COREf, 1, 9, SOCF_RO },
    { SOC_PHY_GDDR6_NDONE_2COREf, 1, 11, SOCF_RO },
    { SOC_PHY_GDDR6_PCOMP_CODE_2COREf, 5, 12, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_PCOMP_DINf, 1, 22, SOCF_RO },
    { SOC_PHY_GDDR6_PCOMP_ENB_2COREf, 1, 8, SOCF_RO },
    { SOC_PHY_GDDR6_PDONE_2COREf, 1, 10, SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_CONTROL_REGS_FREQ_CNTR_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_EN_EXTERNAL_PHY_2G_WCLKf, 1, 31, 0 },
    { SOC_PHY_GDDR6_EN_NLDL_CLKOUT_BARf, 1, 26, 0 },
    { SOC_PHY_GDDR6_OBS_INTERVALf, 16, 0, SOCF_LE },
    { SOC_PHY_GDDR6_RO_VDL_STEPf, 9, 16, SOCF_LE },
    { SOC_PHY_GDDR6_SEL_FC_REFCLKf, 1, 25, 0 },
    { SOC_PHY_GDDR6_START_OBSf, 1, 27, 0 },
    { SOC_PHY_GDDR6_TEST_PIN_DIV_SELf, 3, 28, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_CONTROL_REGS_INPUT_SHIFT_CTRLr_fields[] = {
    { SOC_PHY_GDDR6_ADDRPATH_ADDITIONAL_LATENCYf, 3, 5, SOCF_LE },
    { SOC_PHY_GDDR6_ADDRPATH_SHIFT_ENABLEf, 1, 4, 0 },
    { SOC_PHY_GDDR6_DATAPATH_ADDITIONAL_LATENCYf, 3, 1, SOCF_LE },
    { SOC_PHY_GDDR6_DATAPATH_SHIFT_ENABLEf, 1, 0, 0 },
    { SOC_PHY_GDDR6_RCMD_ADDITIONAL_LATENCYf, 6, 9, SOCF_LE },
    { SOC_PHY_GDDR6_RCMD_SHIFT_ENABLEf, 1, 8, 0 }
};

soc_field_info_t soc_phy_gddr6_CONTROL_REGS_READ_FIFO_CTRLr_fields[] = {
    { SOC_PHY_GDDR6_ENABLEf, 1, 1, 0 },
    { SOC_PHY_GDDR6_W2R_MIN_DELAY_2f, 1, 0, 0 }
};

soc_field_info_t soc_phy_gddr6_CONTROL_REGS_RESET_CTRLr_fields[] = {
    { SOC_PHY_GDDR6_CDR_RESET_Nf, 1, 6, 0 },
    { SOC_PHY_GDDR6_CLOCK_DIV_RESET_Nf, 1, 11, 0 },
    { SOC_PHY_GDDR6_DRC_1G_RESET_Nf, 1, 0, 0 },
    { SOC_PHY_GDDR6_FREQ_CNTR_FC_RESET_Nf, 1, 8, 0 },
    { SOC_PHY_GDDR6_FREQ_CNTR_RO_RESET_Nf, 1, 9, 0 },
    { SOC_PHY_GDDR6_PHY_1G_RESET_Nf, 1, 1, 0 },
    { SOC_PHY_GDDR6_READ_FIFO_RESET_Nf, 1, 5, 0 },
    { SOC_PHY_GDDR6_RESCAL_RESET_Nf, 1, 7, 0 },
    { SOC_PHY_GDDR6_VDL_1G_RESET_Nf, 1, 10, 0 }
};

soc_field_info_t soc_phy_gddr6_CONTROL_REGS_REVISIONr_fields[] = {
    { SOC_PHY_GDDR6_MAJORf, 8, 8, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_MINORf, 8, 0, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_CTRLf, 8, 0, SOCF_LE },
    { SOC_PHY_GDDR6_DATAf, 8, 16, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr_fields[] = {
    { SOC_PHY_GDDR6_DCOUNTf, 16, 0, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr_fields[] = {
    { SOC_PHY_GDDR6_RO_OVERFLOWf, 3, 24, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_RO_UCOUNTf, 24, 0, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_CONTROL_REGS_WRITE_FIFO_CTRLr_fields[] = {
    { SOC_PHY_GDDR6_W2R_MIN_DELAY_2f, 1, 0, 0 }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_N_VDL_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_DN_VDL_LOAD_VALUEf, 9, 16, SOCF_LE },
    { SOC_PHY_GDDR6_EN_VDL_LOAD_VALUEf, 9, 0, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_OPERATION_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_ACCU_LOADf, 1, 3, 0 },
    { SOC_PHY_GDDR6_ACCU_LOAD_VALUEf, 8, 4, SOCF_LE },
    { SOC_PHY_GDDR6_ACCU_POS_THRESHOLDf, 8, 12, SOCF_LE },
    { SOC_PHY_GDDR6_CLEAR_ACTIVITY_STATSf, 1, 28, 0 },
    { SOC_PHY_GDDR6_ENABLEf, 1, 0, 0 },
    { SOC_PHY_GDDR6_FIFO_W2R_MIN_DELAY_2f, 1, 27, 0 },
    { SOC_PHY_GDDR6_HALF_RATE_MODEf, 1, 23, 0 },
    { SOC_PHY_GDDR6_INIT_TRACK_OPTIONSf, 2, 21, SOCF_LE },
    { SOC_PHY_GDDR6_INIT_TRACK_TRANSITIONf, 1, 20, 0 },
    { SOC_PHY_GDDR6_ROLLOVER_MODEf, 3, 24, SOCF_LE },
    { SOC_PHY_GDDR6_UPDATE_MODEf, 2, 1, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_P_VDL_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_DP_VDL_LOAD_VALUEf, 9, 16, SOCF_LE },
    { SOC_PHY_GDDR6_EP_VDL_LOAD_VALUEf, 9, 0, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_TIMING_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_CLEAR_VDL_STATSf, 1, 2, 0 },
    { SOC_PHY_GDDR6_CLEAR_VDL_STATS_ON_ROLLOVERf, 1, 3, 0 },
    { SOC_PHY_GDDR6_DATA_READ_UI_SHIFT_LOAD_VALUEf, 4, 8, SOCF_LE },
    { SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAY_LOAD_VALUEf, 4, 16, SOCF_LE },
    { SOC_PHY_GDDR6_EDC_READ_UI_SHIFT_LOAD_VALUEf, 4, 4, SOCF_LE },
    { SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAY_LOAD_VALUEf, 4, 12, SOCF_LE },
    { SOC_PHY_GDDR6_VDL_LOADf, 1, 0, 0 },
    { SOC_PHY_GDDR6_VDL_SWITCHf, 1, 1, 0 }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_TRACK_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_ACCU_ACTIVE_TIMEOUTf, 8, 0, SOCF_LE },
    { SOC_PHY_GDDR6_SEARCH_ACTIVE_TIMEOUTf, 4, 12, SOCF_LE },
    { SOC_PHY_GDDR6_TRACK_ACTIVE_TIMEOUTf, 4, 8, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_UPDATE_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_IMMEDIATE_UPDATE_THRESHOLDf, 4, 4, SOCF_LE },
    { SOC_PHY_GDDR6_ROLLOVER_AMOUNTf, 9, 16, SOCF_LE },
    { SOC_PHY_GDDR6_ROLLOVER_PHASE_GAPf, 6, 26, SOCF_LE },
    { SOC_PHY_GDDR6_UPDATE_ENABLE_DELAYf, 6, 8, SOCF_LE },
    { SOC_PHY_GDDR6_VDL_UPDATE_GAPf, 4, 0, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_VDL_CAP_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_FLEXIBLE_VDL_CAPf, 1, 28, 0 },
    { SOC_PHY_GDDR6_VDL_MAX_VALUE_CAPf, 9, 16, SOCF_LE },
    { SOC_PHY_GDDR6_VDL_MIN_VALUE_CAPf, 9, 0, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_DEMf, 2, 11, SOCF_LE },
    { SOC_PHY_GDDR6_NDf, 5, 0, SOCF_LE },
    { SOC_PHY_GDDR6_NTERMf, 5, 19, SOCF_LE },
    { SOC_PHY_GDDR6_PDf, 5, 5, SOCF_LE },
    { SOC_PHY_GDDR6_PEAKf, 2, 13, SOCF_LE },
    { SOC_PHY_GDDR6_PTERMf, 5, 24, SOCF_LE },
    { SOC_PHY_GDDR6_PULL_UP_OFF_Bf, 1, 17, 0 },
    { SOC_PHY_GDDR6_RXENBf, 1, 10, 0 },
    { SOC_PHY_GDDR6_RX_BIASf, 2, 15, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_ALIGNMENT_CTRLr_fields[] = {
    { SOC_PHY_GDDR6_DATA_UI_SHIFTf, 4, 0, SOCF_LE },
    { SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAYf, 4, 4, SOCF_LE },
    { SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAY_DECf, 1, 9, 0 },
    { SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAY_INCf, 1, 8, 0 },
    { SOC_PHY_GDDR6_EDC_HALF_RATE_ENABLEf, 1, 22, 0 },
    { SOC_PHY_GDDR6_EDC_HALF_RATE_UI_SELECTf, 1, 23, 0 },
    { SOC_PHY_GDDR6_EDC_UI_SHIFTf, 4, 12, SOCF_LE },
    { SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAYf, 4, 16, SOCF_LE },
    { SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAY_DECf, 1, 21, 0 },
    { SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAY_INCf, 1, 20, 0 },
    { SOC_PHY_GDDR6_RDATA_WR2RD_DELAYf, 4, 24, SOCF_LE },
    { SOC_PHY_GDDR6_RDATA_WR2RD_DELAY_DECf, 1, 29, 0 },
    { SOC_PHY_GDDR6_RDATA_WR2RD_DELAY_INCf, 1, 28, 0 }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_FSM_CTRLr_fields[] = {
    { SOC_PHY_GDDR6_DATA_VALID_GEN_ENABLEf, 1, 1, 0 },
    { SOC_PHY_GDDR6_DATA_VALID_GEN_ERROR_CLEARf, 1, 2, 0 },
    { SOC_PHY_GDDR6_QDR_MODEf, 1, 3, 0 },
    { SOC_PHY_GDDR6_SYSTEM_ENABLEf, 1, 0, 0 }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields[] = {
    { SOC_PHY_GDDR6_MAX_VDL_STEPf, 9, 0, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr_fields[] = {
    { SOC_PHY_GDDR6_MASTER_MODEf, 1, 16, 0 },
    { SOC_PHY_GDDR6_MAX_VDL_STEPf, 9, 0, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields[] = {
    { SOC_PHY_GDDR6_MIN_VDL_STEPf, 7, 0, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields[] = {
    { SOC_PHY_GDDR6_MAX_VDL_VALUEf, 9, 16, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_MIN_VDL_VALUEf, 9, 0, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_N_VDLr_fields[] = {
    { SOC_PHY_GDDR6_DN_VDL_VALUEf, 9, 16, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_EN_VDL_VALUEf, 9, 0, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_OPERATIONr_fields[] = {
    { SOC_PHY_GDDR6_ACCU_ACTIVEf, 1, 8, SOCF_RO },
    { SOC_PHY_GDDR6_ACCU_ACTIVE_LOSTf, 1, 12, SOCF_RO },
    { SOC_PHY_GDDR6_ACCU_VALUEf, 8, 0, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_INIT_ACCU_ACTIVEf, 1, 11, SOCF_RO },
    { SOC_PHY_GDDR6_INIT_SEARCH_ACTIVEf, 1, 15, SOCF_RO },
    { SOC_PHY_GDDR6_INIT_SEARCH_COMPLETEf, 1, 16, SOCF_RO },
    { SOC_PHY_GDDR6_INIT_TRACK_ACTIVEf, 1, 13, SOCF_RO },
    { SOC_PHY_GDDR6_ROLLOVER_COUNTf, 8, 20, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_ROLLOVER_OVERFLOWf, 1, 28, SOCF_RO },
    { SOC_PHY_GDDR6_SEARCH_ACTIVEf, 1, 10, SOCF_RO },
    { SOC_PHY_GDDR6_SEARCH_ACTIVE_RETRIGGEREDf, 1, 17, SOCF_RO },
    { SOC_PHY_GDDR6_TRACK_ACTIVEf, 1, 9, SOCF_RO },
    { SOC_PHY_GDDR6_TRACK_ACTIVE_LOSTf, 1, 14, SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_P_VDLr_fields[] = {
    { SOC_PHY_GDDR6_DP_VDL_VALUEf, 9, 16, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_EP_VDL_VALUEf, 9, 0, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_TIMINGr_fields[] = {
    { SOC_PHY_GDDR6_DATA_READ_UI_SHIFTf, 4, 8, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAYf, 4, 16, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAY_DECf, 1, 3, SOCF_RO },
    { SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAY_INCf, 1, 2, SOCF_RO },
    { SOC_PHY_GDDR6_EDC_READ_UI_SHIFTf, 4, 4, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAYf, 4, 12, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAY_DECf, 1, 1, SOCF_RO },
    { SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAY_INCf, 1, 0, SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr_fields[] = {
    { SOC_PHY_GDDR6_CURRENT_ERRORf, 4, 0, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_STICKY_ERRORf, 4, 4, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields[] = {
    { SOC_PHY_GDDR6_RCMD_1f, 8, 0, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_RCMD_2f, 8, 8, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_RCMD_3f, 8, 16, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_RCMD_4f, 8, 24, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields[] = {
    { SOC_PHY_GDDR6_RCMD_5f, 8, 0, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_RCMD_6f, 8, 8, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_RCMD_7f, 8, 16, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_RCMD_8f, 8, 24, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields[] = {
    { SOC_PHY_GDDR6_STATE_0f, 4, 0, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_STATE_1f, 4, 4, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_STATE_2f, 4, 8, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_STATE_3f, 4, 12, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_STATE_4f, 4, 16, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_STATE_5f, 4, 20, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_STATE_6f, 4, 24, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_STATE_7f, 4, 28, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields[] = {
    { SOC_PHY_GDDR6_VALID_0f, 4, 0, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_VALID_1f, 4, 4, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_VALID_2f, 4, 8, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_VALID_3f, 4, 12, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_VALID_4f, 4, 16, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_VALID_5f, 4, 20, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_VALID_6f, 4, 24, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_VALID_7f, 4, 28, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_FIFO_POINTERSr_fields[] = {
    { SOC_PHY_GDDR6_DATA_VALID_RPf, 4, 4, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_DATA_VALID_WPf, 4, 0, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_EDC_VALID_RPf, 4, 12, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_EDC_VALID_WPf, 4, 8, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_RDATA_RPf, 4, 20, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_RDATA_WPf, 4, 16, SOCF_LE|SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_WRITE_LEVELINGr_fields[] = {
    { SOC_PHY_GDDR6_DATAf, 8, 0, SOCF_LE|SOCF_RO },
    { SOC_PHY_GDDR6_DBI_Nf, 1, 8, SOCF_RO },
    { SOC_PHY_GDDR6_EDCf, 1, 9, SOCF_RO },
    { SOC_PHY_GDDR6_WCKf, 1, 10, SOCF_RO }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_WRITE_LEVELING_CONFIGr_fields[] = {
    { SOC_PHY_GDDR6_WRITE_LEVELING_MODEf, 1, 0, 0 }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields[] = {
    { SOC_PHY_GDDR6_MAX_VDL_STEPf, 9, 0, SOCF_LE },
    { SOC_PHY_GDDR6_UI_SHIFTf, 4, 12, SOCF_LE }
};

soc_field_info_t soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_WCKr_fields[] = {
    { SOC_PHY_GDDR6_MAX_VDL_STEPf, 9, 0, SOCF_LE },
    { SOC_PHY_GDDR6_UI_SHIFTf, 4, 12, SOCF_LE }
};


/****************************************************************
 * 
 * Field declarations
 */


#if !defined(SOC_NO_NAMES)

char *soc_phy_gddr6_fieldnames[] = {
    "ACCU_ACTIVE",
    "ACCU_ACTIVE_LOST",
    "ACCU_ACTIVE_TIMEOUT",
    "ACCU_LOAD",
    "ACCU_LOAD_VALUE",
    "ACCU_POS_THRESHOLD",
    "ACCU_VALUE",
    "ADDRPATH_ADDITIONAL_LATENCY",
    "ADDRPATH_SHIFT_ENABLE",
    "BIAS_CTRL",
    "BYPASS",
    "CDR_RESET_N",
    "CK_ENABLE",
    "CK_PATTERN",
    "CLEAR_ACTIVITY_STATS",
    "CLEAR_VDL_STATS",
    "CLEAR_VDL_STATS_ON_ROLLOVER",
    "CLK_DIV_RATIO",
    "CLOCK_DIV_RESET_N",
    "COMP_ACK",
    "COMP_DONE",
    "COMP_EN",
    "COMP_ERROR",
    "COMP_INIT_FDEPTH",
    "COMP_INIT_OFFSET",
    "COMP_OFFSET_EN",
    "COMP_OFFSET_OP",
    "CTRL",
    "CURRENT_ERROR",
    "DATA",
    "DATAPATH_ADDITIONAL_LATENCY",
    "DATAPATH_SHIFT_ENABLE",
    "DATA_READ_UI_SHIFT",
    "DATA_READ_UI_SHIFT_LOAD_VALUE",
    "DATA_UI_SHIFT",
    "DATA_VALID_GEN_ENABLE",
    "DATA_VALID_GEN_ERROR_CLEAR",
    "DATA_VALID_RP",
    "DATA_VALID_WP",
    "DATA_VALID_WR2RD_DELAY",
    "DATA_VALID_WR2RD_DELAY_DEC",
    "DATA_VALID_WR2RD_DELAY_INC",
    "DATA_VALID_WR2RD_DELAY_LOAD_VALUE",
    "DBI_N",
    "DCOUNT",
    "DEM",
    "DN_VDL_LOAD_VALUE",
    "DN_VDL_VALUE",
    "DP_VDL_LOAD_VALUE",
    "DP_VDL_VALUE",
    "DRC_1G_RESET_N",
    "EDC",
    "EDC_HALF_RATE_ENABLE",
    "EDC_HALF_RATE_UI_SELECT",
    "EDC_READ_UI_SHIFT",
    "EDC_READ_UI_SHIFT_LOAD_VALUE",
    "EDC_UI_SHIFT",
    "EDC_VALID_RP",
    "EDC_VALID_WP",
    "EDC_VALID_WR2RD_DELAY",
    "EDC_VALID_WR2RD_DELAY_DEC",
    "EDC_VALID_WR2RD_DELAY_INC",
    "EDC_VALID_WR2RD_DELAY_LOAD_VALUE",
    "ENABLE",
    "EN_EXTERNAL_PHY_2G_WCLK",
    "EN_NLDL_CLKOUT_BAR",
    "EN_VDL_LOAD_VALUE",
    "EN_VDL_VALUE",
    "EP_VDL_LOAD_VALUE",
    "EP_VDL_VALUE",
    "FIFO_W2R_MIN_DELAY_2",
    "FLEXIBLE_VDL_CAP",
    "FREQ_CNTR_FC_RESET_N",
    "FREQ_CNTR_RO_RESET_N",
    "HALF_RATE_MODE",
    "IMMEDIATE_UPDATE_THRESHOLD",
    "INIT_ACCU_ACTIVE",
    "INIT_SEARCH_ACTIVE",
    "INIT_SEARCH_COMPLETE",
    "INIT_TRACK_ACTIVE",
    "INIT_TRACK_OPTIONS",
    "INIT_TRACK_TRANSITION",
    "MAJOR",
    "MANUAL_OVERRIDE_EN",
    "MASTER_MODE",
    "MAX_VDL_STEP",
    "MAX_VDL_VALUE",
    "MINOR",
    "MIN_VDL_STEP",
    "MIN_VDL_VALUE",
    "NCOMP_CODE_2CORE",
    "NCOMP_DIN",
    "NCOMP_ENB_2CORE",
    "NCOMP_INIT_CODE",
    "ND",
    "NDONE_2CORE",
    "NTERM",
    "OBS_INTERVAL",
    "OVERRIDE_EN",
    "OVERRIDE_MODE",
    "OVERRIDE_VALUE",
    "PCOMP_CODE_2CORE",
    "PCOMP_DIN",
    "PCOMP_ENB_2CORE",
    "PCOMP_INIT_CODE",
    "PD",
    "PDONE_2CORE",
    "PEAK",
    "PHY_1G_RESET_N",
    "PNCOMP_INIT_DIFF",
    "POWERSAVE_EN",
    "PTERM",
    "PULL_UP_OFF_B",
    "PWRDN",
    "QDR_MODE",
    "RCMD_1",
    "RCMD_2",
    "RCMD_3",
    "RCMD_4",
    "RCMD_5",
    "RCMD_6",
    "RCMD_7",
    "RCMD_8",
    "RCMD_ADDITIONAL_LATENCY",
    "RCMD_SHIFT_ENABLE",
    "RDATA_RP",
    "RDATA_WP",
    "RDATA_WR2RD_DELAY",
    "RDATA_WR2RD_DELAY_DEC",
    "RDATA_WR2RD_DELAY_INC",
    "READ_FIFO_RESET_N",
    "REF_EXT",
    "REF_SEL_EXT",
    "RESCAL_RESET_N",
    "RESERVED",
    "ROLLOVER_AMOUNT",
    "ROLLOVER_COUNT",
    "ROLLOVER_MODE",
    "ROLLOVER_OVERFLOW",
    "ROLLOVER_PHASE_GAP",
    "RO_OVERFLOW",
    "RO_UCOUNT",
    "RO_VDL_STEP",
    "RXENB",
    "RX_BIAS",
    "SEARCH_ACTIVE",
    "SEARCH_ACTIVE_RETRIGGERED",
    "SEARCH_ACTIVE_TIMEOUT",
    "SEL_FC_REFCLK",
    "START_OBS",
    "STATE_0",
    "STATE_1",
    "STATE_2",
    "STATE_3",
    "STATE_4",
    "STATE_5",
    "STATE_6",
    "STATE_7",
    "STICKY_ERROR",
    "SYSTEM_ENABLE",
    "TEST_EN",
    "TEST_PIN_DIV_SEL",
    "TRACK_ACTIVE",
    "TRACK_ACTIVE_LOST",
    "TRACK_ACTIVE_TIMEOUT",
    "UI_SHIFT",
    "UPDATE_ENABLE_DELAY",
    "UPDATE_MODE",
    "VALID_0",
    "VALID_1",
    "VALID_2",
    "VALID_3",
    "VALID_4",
    "VALID_5",
    "VALID_6",
    "VALID_7",
    "VDL_1G_RESET_N",
    "VDL_LOAD",
    "VDL_MAX_VALUE_CAP",
    "VDL_MIN_VALUE_CAP",
    "VDL_SWITCH",
    "VDL_UPDATE_GAP",
    "W2R_MIN_DELAY_2",
    "WCK",
    "WRITE_LEVELING_MODE"
};

#endif /* !SOC_NO_NAMES */

