//
// Module lab6_lib.CONV.tbl
//
// Created:
//          by - maro4_000.UNKNOWN (LILY-PC)
//          at - 14:38:45 11.12.2019
//
// Generated by Mentor Graphics' HDL Designer(TM) 2018.2 (Build 19)
//

`resetall
`timescale 1ns/10ps
module CONV( 
   // Port Declarations
   input   wire    [3:0]  a, 
   output  reg     [7:0]  b
);


// Internal Declarations



// Local declarations
 

/////////////////////////////////////////////////////////////////
always @ (a) begin : truth_table_block_proc

   // Block 1
   if ((a == 0000))
      b = 11000000;
   else if ((a == 0001))
      b = 11111001;
   else if ((a == 0010))
      b = 10100100;
   else if ((a == 0011))
      b = 10110000;
   else if ((a == 0100))
      b = 10011001;
   else if ((a == 0101))
      b = 10010010;
   else if ((a == 0110))
      b = 10000010;
   else if ((a == 0111))
      b = 11111000;
   else if ((a == 1000))
      b = 10000000;
   else if ((a == 1001))
      b = 10010000;
   else if ((a == 1010))
      b = 10001000;
   else if ((a == 1011))
      b = 10000011;
   else if ((a == 1100))
      b = 11000110;
   else if ((a == 1101))
      b = 10100001;
   else if ((a == 1110))
      b = 10000110;
   else if ((a == 1111))
      b = 10001110;
end

endmodule // CONV

