# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sources_1/new/Memory_Types.vhd"
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sources_1/new/Stack_DB.vhd"
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sim_stack/new/stack_db_tb.vhd"

# Do not sort compile order
nosort
