// Seed: 3740710159
module module_0 (
    input  tri1  id_0,
    output uwire id_1
);
  parameter id_3 = 1;
  wor id_4;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wand id_5,
    output logic id_6,
    input tri0 id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri id_13,
    output supply1 id_14,
    input supply1 id_15,
    input wire id_16,
    input supply0 id_17,
    input wand id_18,
    output tri0 id_19,
    output uwire id_20,
    output supply0 id_21,
    output wor id_22,
    input wand id_23,
    input supply1 id_24,
    input uwire id_25,
    output wand id_26
);
  assign id_22 = {id_17, 1};
  wire id_28, id_29, id_30, id_31;
  module_0 modCall_1 (
      id_8,
      id_26
  );
  assign modCall_1.id_0 = 0;
  always @(1 == id_1 - -1'b0 or negedge id_13) begin : LABEL_0
    id_6 <= 1;
  end
  wire id_32;
  ;
  assign id_4 = id_12;
endmodule
