<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>Md Toufiq Hasan Anik</title>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/all.min.css">

<style>
body {
    font-family: Arial, sans-serif;
    background-color: #34495e; /* Light navy blue background */
    color: #f0f0f0; /* Light text color */
    margin: 0;
    padding: 0;
}

.container {
    display: flex;
    justify-content: center; /* Center the columns */
}

.left-column {
    width: 20%; /* Reduced width */
    padding: 20px;
}

.right-column {
    width: 50%; /* Reduced width */
    padding: 20px;
}

.section {
    background-color: #2c3e50; /* Dark navy blue for section boxes */
    padding: 20px;
    border-radius: 10px;
    margin-bottom: 20px;
    box-shadow: 0px 0px 10px rgba(0, 0, 0, 0.3); /* Darker shadow */
}

.section-title {
    font-size: 24px;
    font-weight: bold;
    color: #ff9900; /* Contrasting orange color */
    margin-bottom: 15px; /* Added margin */
}

.sub-section-title {
    font-size: 20px;
    font-weight: bold;
    color: #ffcc00; /* Contrasting yellow color */
    margin-bottom: 10px; /* Added margin */
}

.button {
    background-color: #ff9900; /* Orange button color */
    color: #ffffff;
    border: none;
    padding: 10px 20px;
    text-align: center;
    text-decoration: none;
    display: inline-block;
    font-size: 16px;
    border-radius: 5px;
    margin-bottom: 20px;
}

p {
    margin-bottom: 15px; /* Added line spacing */
}

img {
    display: block;
    margin: 0 auto;
    border-radius: 10px; /* Rounded corners */
    margin-bottom: 20px; /* Added margin */
    width: 300; /* Set width */
    height: 300px; /* Set height */
    object-fit: cover; /* Maintain aspect ratio */
}
.social-icons {
    display: flex;
}

.social-icons a {
    margin-right: 10px;
    font-size: 24px;
    color: #ffffff;
}

.social-icons a:last-child {
    margin-right: 0;
}

.skill-section {
    background-color: #fff;
    padding: 20px;
    margin-bottom: 20px;
    border-radius: 5px;
}

.skill-title {
    font-size: 20px;
    font-weight: bold;
    color: #333;
    margin-bottom: 10px;
}

.skill-list {
    margin-left: 20px;
}

.skill-list-item {
    margin-bottom: 5px;
}
.link {
    color: inherit; /* Inherit text color from parent */
    text-decoration: none; /* Remove underline */
}

.link:hover {
    text-decoration: none; /* Remove underline on hover */
}
.tab {
        margin-left: 40px; /* Adjust as needed */
    }
	
.half-line-space {
        display: block;
        margin-top: 0.2em; /* Adjust as needed */
    }
</style>
</head>
<body>

<div class="container">
    <div class="left-column"><div class="section">
            <h2 class="section-title">Md Toufiq Hasan Anik</h2>
			<img src="./assets/img/Anik_Prof.jpg" alt="Profile Picture">
            <p>
				<i class="fas fa-map-marker-alt"></i> <a href="#" target="_blank" class="link">1000 Hilltop Circle, ITE210,<br> Baltimore, Maryland 21250.</a><br><br>
				<i class="fas fa-envelope"></i> <a href="mailto:toufiqhanik@umbc.edu" target="_blank" class="link">toufiqhanik@umbc.edu</a><br>
				<i class="fas fa-phone"></i> <a href="tel:+14435297321" target="_blank" class="link">+1 443 529 7321</a><br><br>
				<i class="fab fa-linkedin"></i> <a href="https://linkedin.com/in/mthanik" target="_blank" class="link">linkedin.com/in/mthanik</a><br>
				<i class="fas fa-graduation-cap"></i> <a href="https://bit.ly/gsmthanik" target="_blank" class="link">bit.ly/gsmthanik</a><br><br>
				<i class="fas fa-globe"></i> <a href="https://toufiqhanik.github.io" target="_blank" class="link">toufiqhanik.github.io</a><br><br>
				<i class="fab fa-github"></i> <a href="https://github.com/toufiqhanik" target="_blank" class="link">toufiqhanik</a><br><br>
			</p>
			<a href="./assets/files/MTH_Anik_Resume.pdf" target="_blank" class="button">Resume</a>
        </div>
        
    </div>
	
	<div class="right-column">
			<div class="section">
				<h2 class="section-title">About Me </h2>
				<li>Ph.D. candidate in Computer Engineering at UMBC.</li>
				<li>Extensive experience as a Computer Architecture Graduate Intern and Security Researcher Intern at Intel.</li>
				<li>Author of over 15 papers focusing on hardware security and reliable designs.</li><br>
				<strong>Expertise:</strong> Hardware Security, Reliability, Computer Architecture, SoC, ASIC Design Flow, FPGA, VLSI Testing, Machine Learning, On-Chip Sensors, Side-Channel Attacks, Fault Detection, Device Aging.
			</div>
			
			<div class="section">
				<h2 class="section-title">News</h2>
				<p>
					<strong>[April, 2024] Became the finalist at HOST 2024 PhD Thesis competetion</strong><br>
					Anik is going to present his PhD thesis at HOST 2024 Conference at Washington DC.<br>
					Only 5 out of 25 Submissions are accepted for this competition.<br>
					<br>
					
					<strong>[April, 2024] Became the finalist at VTS 2024 PhD Thesis competetion</strong><br>
					Anik is going to present his PhD thesis at VTS 2024 Conference at Arizona.<br>
					<br>
					
					<strong>[April, 2024] Anik's lead Hardware demo is accpeted at HOST 2024</strong><br>
					Anik was the 1st plavce winner in 2023 and runner up in 2022 for this competetion.<br>
					<br>
					
				</p>
			</div>
			<div class="section">
				<h2 class="section-title">Education</h2>
				<p>
					<strong>Ph.D. Candidate in Computer Engineering</strong>
					<br>University of Maryland Baltimore County (UMBC) | Aug.2018 - Jul. 2024 (Exp.)</br><br>
				
					<strong>Masters in Computer Engineering</strong>
					<br>University of Maryland Baltimore County (UMBC) | Graduated: May 2021</br><br>
				
					<strong>B.Sc. in Electrical and Electronic Engineering</strong> <br>BRAC University, Dhaka, Bangladesh | Graduated: December 2016</br>
				<p>
			</div>
	
			<div class="section">
				<h2 class="section-title">Professional Experiences</h2>
				<p>
					<strong>Research Assistant, Secure Reliable and Testing Lab, UMBC (2018 - present)</strong><br>
					Areas: Hardware Security & Reliability, Cryptographic Hardware, ASIC Design Flow, FPGA, VLSI Testing,
					On-Chip Sensors, Side-Channel Attacks, Fault Detection, Comp. Architecture, Device Aging.<br>
					Advisor: Dr. Naghmeh Karimi<br>
					<br>
					<strong>Computer Architecture Graduate Intern, DPA, Intel Corporation (Summer 2021 & 2022)</strong><br>
					Functional Verification of x86 Xeon CPU.<br>
					Fault analysis on processor microarchitecture and system-level.<br>
					Program Vulnerability Factor modeling, Silent Data Error modeling.<br>
					Impact: Designed reliability matrix assisting fault-tolerant architecture development.<br>
					<br>
					<strong>Hardware Security Researcher Intern, IPAS, Intel Corporation (Summer 2020)</strong><br>
					Modeling hardware attacks on processors.<br>
					Developed security assessment framework for vulnerability estimation.<br>
					Impact: Enhanced security measures of designs.<br>
					<br>
					<strong>Mentor for K12 High School Interns, (6 Interns) SECRETS Lab, UMBC (2019 - present)</strong><br>
					<br>
					<strong>Teaching Assistant, UMBC (2018 - 2019)</strong><br>
					Hardware Security C Prog. & Embedded Sys. VLSI Design<br><br>
					
					<strong>Reviewer:</strong><br>
					Journal: IEEE Access, JETTA, TCAD <br>
					Conference: DAC, DATE, VTS
				</p>
			</div>
			
         <div class="section">
			<h2 class="section-title">Technical Skills</h2>
			<p>
				<strong>Programming Languages:</strong> Python (LeetCode, Hackerrank solver), C, C++, MATLAB<br>
				<strong>Hardware Description Languages:</strong> Verilog, SystemVerilog, VHDL, Spice<br><br>
				<strong>Computer Architecture:</strong> SoC Design, CPU, x86, ARM, RISC-V, GPU<br><br>
				<strong>FPGA / ASIC Chip Development:</strong>
				<ul>
				<li>ASIC Design Flow, RTL Design, Testing, Verification, Synthesis, Reliability, Aging, DRC, LVS, DFT</li>
				<li>HW-SW Co-design, Accelerator, Computer Architecture, Pipeline, Parallel, Serial, Unrolled, UART</li>
				<li>Developed ASIC with 42 Cryptographic cores: RTL-to-GDSII, IO, Memory, Controller, PnR, PPA</li>
				<li>Designs: IPs, ROs, On-Chip Sensors, Crypto, PUF, DSP, Carry Chain, FIFO, FSM, PLL, PROM</li>
				</ul>
				<strong>EDA Tools:</strong><br>
				<ul>
				<li>Synopsys: HSpice, VCS, Tetramax, Primetime, Design Compiler, ICV-Netrun</li>
				<li>Cadence: Xcelium, Genus (Cad. Certified), Conformal, Innovus (Cad. Certified), Virtuoso, Jaspergold</li>
				<li>Intel: ModelSim, Presto, Simics</li>
				</ul>
				<strong>Hardware Security:</strong> Side-Channel, Power Analysis, Fault Injection, Threat modeling, Security Verif.<br><br>
				<strong>Machine Learning:</strong> Pytorch, TensorFlow, ML Hardware / Accelerator Design<br>
				<strong>FPGA:</strong> Xilinx Vivado, ISE, Altera Quartus, SAKURA-G<br><br>
				<strong>Instrument:</strong> Oscilloscope, Signal Generator, EM/Power Probe<br>
				<strong>Framework/Tool/Software development:</strong> Python, TCL, Perl, Shell
			</p>
		</div>
        
        <div class="section">
            <h2 class="section-title">Key Projects</h2>
            <p>
                <strong>ASIC Chip Development:</strong> Tape out 65nm ASIC Chip includes 42 Cryptographic Cores, Arch: Serial, Pipeline, Parallel, Unrolled, Wrapper, Memory, Verification, PPA, PnR, RTL-to-GDSII.<br><br>
                <strong>Physical Attacks in Light of Device Aging:</strong> Power Analysis on SCA Countermeasures. PPA vs Security, Proposed Aging resilient Countm., Attacks on ASIC Sim., FPGA, SoC, Cloud FPGA.<br><br>
                <strong>On-Chip Digital Sensors:</strong> Fault/Attack Detection, Characterized, Aging Resilient dim. for optimized HW, Calibration, Framework, Evaluated on ASIC Sim. and FPGA, HW Macro.<br><br>
                <strong>FPGA Designs:</strong> Multi-Tenant Cloud FPGA security, Crypto, AI Accelerator, ARM Processor, Time Transfer, Phase Meas., TDC sensors, UART, Macro, DSP, ASIC Emulation, Power/EM side channel.
            </p>
        </div>
        
        <div class="section">
            <h2 class="section-title">Publications</h2>
            <div class="sub-section">
                <h3 class="sub-section-title">Journals:</h3>
                <p>
                    1. M. T. H. Anik, H. I. Reefat, J. Danger, S. Guilley, and N. Karimi, “Multi-modal Pre-silicon Evaluation of Hardware Masking Styles”, Under Review on Journal of Electronic Testing (JETTA), Mar. 2024<br><br>
					2. M. T. H. Anik, et al., “On the Resiliency of Protected Masked S-Boxes against Template Attack in the Presence of Temperature and Aging Misalignments,” IEEE Trans. on VLSI (TVLSI), Mar. 2024<br><br>
					3. M. T. H. Anik et al., “Testing and Reliability Enhancement of Security Primitives: Methodology and Experimental Validation,” Journal of Microelectronics Reliability, Jun. 2023<br><br>
                    4. M. T. H. Anik, M. Ebrahimabadi, J. Danger, S. Guilley, and N. Karimi, “Reducing Aging Impacts in Digital Sensors via Run-time Calibration”, Journal of Electronic Testing (JETTA), 37, Feb. 2022<br><br>
                    5. B. Fadaeinia, M. T. H. Anik, N. Karimi and A. Moradi, “Masked SABL: a Long Lasting Side-Channel Protected Design Methodology”, IEEE Access, vol. 9, Jun. 2021<br><br>
                    6. M. T. H. Anik, J. Danger, S. Guilley and N. Karimi, “Detecting Failures and Attacks via Digital Sensors,” IEEE Trans. on Computer-Aided Design (TCAD), Jul. 2020
                </p>
            </div>
            <div class="sub-section">
                <h3 class="sub-section-title">Conferences:</h3>
                <p>
                    7. M. T. H. Anik, H. I. Reefat, J. Danger, S. Guilley, and N. Karimi, “Spying Multi-Tenant FPGAs without Manual Placement and Routing” submitting to IEEE Symp. on VLSI (ISVLSI), Jun. 2024<br><br>
                    8. M. T. H. Anik, H. I. Reefat, J. Danger, S. Guilley, and N. Karimi, “Aging-Induced Failure Prognosis via Digital Sensors” Great Lakes Symp. on VLSI (GLSVLSI), Jun. 2023<br><br>
                    9. M. T. H. Anik et al., “Testing and Reliability Enhancement of Security Primitives,” IEEE Int. Symp. on Defect and Fault Tolerance Systems (DFTS), Oct. 2021<br><br>
                    10. K. Huang, M. T. H. Anik, and N. Karimi, “Real-Time IC Aging Prediction via On-Chip Sensors,” IEEE Symposium on VLSI (ISVLSI), Jul. 2021<br><br>
                    11. M. Ebrahimabadi, M. T. H. Anik et al., “Using Digital Sensors to Leverage Chips’ Security” Conf. on Physical Assur. and Inspection of Electronics (PAINE), Dec. 2020<br><br>
                    12. M. T. H. Anik, B. Fadaeinia, A. Moradi and N. Karimi, “On the Impact of Aging on Power Analysis Attacks Targeting Power-Equalized Cryptographic Circuits”, ASP-DAC, Jan. 2021<br><br>
                    13. M. T. H. Anik, et al., “On-Chip Voltage and Temperature Digital Sensor for Security, Reliability, and Portability”, IEEE Int. Conference on Computer Design (ICCD), Oct. 2020<br><br>
                    14. M. T. H. Anik, R. Saini, J. Danger, S. Guilley, and N. Karimi, “Failure and Attack Detection by Digital Sensors”, IEEE European Test Symposium (ETS), May 2020<br><br>
                    15. M. T. H. Anik, S. Guilley, J. Danger, and N. Karimi, “On the Effect of Aging on Digital Sensors,” Int. Conference on VLSI Design (VLSID), Jan. 2020
                </p>
            </div>
        </div>
        
        <div class="section">
			<h2 class="section-title">Honors and Awards</h2>
			<p>
				1. Finalist, PhD Competition, VTS, 2024<br>
				2. Finalist, PhD Competition, HOST, 2024<br>
				3. 1st position, Hardware Demo, HOST, 2023<br>
				4. 2nd position, Hardware Demo, HOST, 2022<br>
				5. Finalist, Emb. Security Chall., CSAW, 2021<br>
				6. 2nd position, Emb. Security Chall., CSAW, 2018<br>
				7. NSF Travel grant, HOST, 2022 & 2023<br>
				8. Travel grant, SecDev, Washington D.C, 2019<br>
				9. Travel grant, CSAW, NYU, 2018<br>
				10. Best Young Innovator Award, DIF, BD, 2017<br>
				11. Convocation Distinction, BRACU, 2017<br>
				12. Dean’s list (Five Times), BRACU, 2013 - 2016<br>
				13. Vice chancellor’s list, Edu. Excell., BRACU, 2014<br>
				14. BRACU Merit Scholar (Tuition Remiss.), ’13-‘16<br>
				15. Runner Up, ELECTROQUEST, BRACU, 2015<br>
				16. Edu. Board Scholarship (Top Result), SSC, 2010
			</p>
		</div>
	</div>
</div>

</body>
</html>
