LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY tdexemplo9 IS
	PORT( 
		a :in std_logic_vector(2 downto 0);
		s :out std_logic_vector (7 downto 0)
		);
end tdexemplo9;
architecture arq_tdexemplo9 of tdexemplo9 is begin
end arq_tdexemplo9;