{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556024554135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556024554135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 15:02:33 2019 " "Processing started: Tue Apr 23 15:02:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556024554135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556024554135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2s_transceiver -c i2s_transceiver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2s_transceiver -c i2s_transceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556024554136 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_transceiver_6_1200mv_85c_slow.vho C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/ simulation " "Generated file i2s_transceiver_6_1200mv_85c_slow.vho in folder \"C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556024554722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_transceiver_6_1200mv_0c_slow.vho C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/ simulation " "Generated file i2s_transceiver_6_1200mv_0c_slow.vho in folder \"C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556024554808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_transceiver_min_1200mv_0c_fast.vho C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/ simulation " "Generated file i2s_transceiver_min_1200mv_0c_fast.vho in folder \"C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556024554885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_transceiver.vho C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/ simulation " "Generated file i2s_transceiver.vho in folder \"C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556024554960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_transceiver_6_1200mv_85c_vhd_slow.sdo C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/ simulation " "Generated file i2s_transceiver_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556024555078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_transceiver_6_1200mv_0c_vhd_slow.sdo C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/ simulation " "Generated file i2s_transceiver_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556024555197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_transceiver_min_1200mv_0c_vhd_fast.sdo C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/ simulation " "Generated file i2s_transceiver_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556024555313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2s_transceiver_vhd.sdo C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/ simulation " "Generated file i2s_transceiver_vhd.sdo in folder \"C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/i2s_ny/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1556024555430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556024555509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 15:02:35 2019 " "Processing ended: Tue Apr 23 15:02:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556024555509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556024555509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556024555509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556024555509 ""}
