
STM32L476JG-SensorTile_ALLMEMS1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08004000  08004000  00004000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d70  08004190  08004190  00004190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  0800bf00  0800bf00  0000bf00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800c278  0800c278  0000c278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800c27c  0800c27c  0000c27c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e8  20000000  0800c280  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00002888  200001e8  0800c468  000101e8  2**2
                  ALLOC
  7 .noinit       00000000  10000000  10000000  00000000  2**0
                  ALLOC
  8 .bss2         00000000  200001e8  200001e8  000101e8  2**0
                  CONTENTS
  9 ._user_heap_stack 00003000  20002a70  20002a70  00012a70  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000101e8  2**0
                  CONTENTS, READONLY
 11 .comment      00000043  00000000  00000000  00010216  2**0
                  CONTENTS, READONLY
 12 .debug_line   0002ea2b  00000000  00000000  00010259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000ab  00000000  00000000  0003ec84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0002a422  00000000  00000000  0003ed2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005808  00000000  00000000  00069151  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001cb8  00000000  00000000  0006e960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0012081a  00000000  00000000  00070618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000015ea  00000000  00000000  00190e32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 00011979  00000000  00000000  0019241c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00031ea9  00000000  00000000  001a3d95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000056a0  00000000  00000000  001d5c40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08004190 <__do_global_dtors_aux>:
 8004190:	b510      	push	{r4, lr}
 8004192:	4c05      	ldr	r4, [pc, #20]	; (80041a8 <__do_global_dtors_aux+0x18>)
 8004194:	7823      	ldrb	r3, [r4, #0]
 8004196:	b933      	cbnz	r3, 80041a6 <__do_global_dtors_aux+0x16>
 8004198:	4b04      	ldr	r3, [pc, #16]	; (80041ac <__do_global_dtors_aux+0x1c>)
 800419a:	b113      	cbz	r3, 80041a2 <__do_global_dtors_aux+0x12>
 800419c:	4804      	ldr	r0, [pc, #16]	; (80041b0 <__do_global_dtors_aux+0x20>)
 800419e:	f3af 8000 	nop.w
 80041a2:	2301      	movs	r3, #1
 80041a4:	7023      	strb	r3, [r4, #0]
 80041a6:	bd10      	pop	{r4, pc}
 80041a8:	200001e8 	.word	0x200001e8
 80041ac:	00000000 	.word	0x00000000
 80041b0:	0800bee8 	.word	0x0800bee8

080041b4 <frame_dummy>:
 80041b4:	b508      	push	{r3, lr}
 80041b6:	4b03      	ldr	r3, [pc, #12]	; (80041c4 <frame_dummy+0x10>)
 80041b8:	b11b      	cbz	r3, 80041c2 <frame_dummy+0xe>
 80041ba:	4903      	ldr	r1, [pc, #12]	; (80041c8 <frame_dummy+0x14>)
 80041bc:	4803      	ldr	r0, [pc, #12]	; (80041cc <frame_dummy+0x18>)
 80041be:	f3af 8000 	nop.w
 80041c2:	bd08      	pop	{r3, pc}
 80041c4:	00000000 	.word	0x00000000
 80041c8:	200001ec 	.word	0x200001ec
 80041cc:	0800bee8 	.word	0x0800bee8

080041d0 <memchr>:
 80041d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80041d4:	2a10      	cmp	r2, #16
 80041d6:	db2b      	blt.n	8004230 <memchr+0x60>
 80041d8:	f010 0f07 	tst.w	r0, #7
 80041dc:	d008      	beq.n	80041f0 <memchr+0x20>
 80041de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80041e2:	3a01      	subs	r2, #1
 80041e4:	428b      	cmp	r3, r1
 80041e6:	d02d      	beq.n	8004244 <memchr+0x74>
 80041e8:	f010 0f07 	tst.w	r0, #7
 80041ec:	b342      	cbz	r2, 8004240 <memchr+0x70>
 80041ee:	d1f6      	bne.n	80041de <memchr+0xe>
 80041f0:	b4f0      	push	{r4, r5, r6, r7}
 80041f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80041f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80041fa:	f022 0407 	bic.w	r4, r2, #7
 80041fe:	f07f 0700 	mvns.w	r7, #0
 8004202:	2300      	movs	r3, #0
 8004204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8004208:	3c08      	subs	r4, #8
 800420a:	ea85 0501 	eor.w	r5, r5, r1
 800420e:	ea86 0601 	eor.w	r6, r6, r1
 8004212:	fa85 f547 	uadd8	r5, r5, r7
 8004216:	faa3 f587 	sel	r5, r3, r7
 800421a:	fa86 f647 	uadd8	r6, r6, r7
 800421e:	faa5 f687 	sel	r6, r5, r7
 8004222:	b98e      	cbnz	r6, 8004248 <memchr+0x78>
 8004224:	d1ee      	bne.n	8004204 <memchr+0x34>
 8004226:	bcf0      	pop	{r4, r5, r6, r7}
 8004228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800422c:	f002 0207 	and.w	r2, r2, #7
 8004230:	b132      	cbz	r2, 8004240 <memchr+0x70>
 8004232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004236:	3a01      	subs	r2, #1
 8004238:	ea83 0301 	eor.w	r3, r3, r1
 800423c:	b113      	cbz	r3, 8004244 <memchr+0x74>
 800423e:	d1f8      	bne.n	8004232 <memchr+0x62>
 8004240:	2000      	movs	r0, #0
 8004242:	4770      	bx	lr
 8004244:	3801      	subs	r0, #1
 8004246:	4770      	bx	lr
 8004248:	2d00      	cmp	r5, #0
 800424a:	bf06      	itte	eq
 800424c:	4635      	moveq	r5, r6
 800424e:	3803      	subeq	r0, #3
 8004250:	3807      	subne	r0, #7
 8004252:	f015 0f01 	tst.w	r5, #1
 8004256:	d107      	bne.n	8004268 <memchr+0x98>
 8004258:	3001      	adds	r0, #1
 800425a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800425e:	bf02      	ittt	eq
 8004260:	3001      	addeq	r0, #1
 8004262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8004266:	3001      	addeq	r0, #1
 8004268:	bcf0      	pop	{r4, r5, r6, r7}
 800426a:	3801      	subs	r0, #1
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop

08004270 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004270:	f8df d034 	ldr.w	sp, [pc, #52]	; 80042a8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004274:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004276:	e003      	b.n	8004280 <LoopCopyDataInit>

08004278 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004278:	4b0c      	ldr	r3, [pc, #48]	; (80042ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800427a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800427c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800427e:	3104      	adds	r1, #4

08004280 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004280:	480b      	ldr	r0, [pc, #44]	; (80042b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004282:	4b0c      	ldr	r3, [pc, #48]	; (80042b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004284:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004286:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004288:	d3f6      	bcc.n	8004278 <CopyDataInit>
	ldr	r2, =_sbss
 800428a:	4a0b      	ldr	r2, [pc, #44]	; (80042b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800428c:	e002      	b.n	8004294 <LoopFillZerobss>

0800428e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800428e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004290:	f842 3b04 	str.w	r3, [r2], #4

08004294 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004294:	4b09      	ldr	r3, [pc, #36]	; (80042bc <LoopForever+0x16>)
	cmp	r2, r3
 8004296:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004298:	d3f9      	bcc.n	800428e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800429a:	f001 fe75 	bl	8005f88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800429e:	f007 fa69 	bl	800b774 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80042a2:	f001 f979 	bl	8005598 <main>

080042a6 <LoopForever>:

LoopForever:
    b LoopForever
 80042a6:	e7fe      	b.n	80042a6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80042a8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80042ac:	0800c280 	.word	0x0800c280
	ldr	r0, =_sdata
 80042b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80042b4:	200001e8 	.word	0x200001e8
	ldr	r2, =_sbss
 80042b8:	200001e8 	.word	0x200001e8
	ldr	r3, = _ebss
 80042bc:	20002a70 	.word	0x20002a70

080042c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80042c0:	e7fe      	b.n	80042c0 <ADC1_2_IRQHandler>
	...

080042c4 <GAP_ConnectionComplete_CB>:
 * @param  uint16_t handle Connection handle
 * @retval None
 */
static void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{  
  connected = TRUE;
 80042c4:	4b03      	ldr	r3, [pc, #12]	; (80042d4 <GAP_ConnectionComplete_CB+0x10>)
 80042c6:	2201      	movs	r2, #1
 80042c8:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 80042ca:	8099      	strh	r1, [r3, #4]

#ifdef ALLMEMS1_DEBUG_CONNECTION
  ALLMEMS1_PRINTF("\r\n>>>>>>CONNECTED %x:%x:%x:%x:%x:%x\r\n\r\n",addr[5],addr[4],addr[3],addr[2],addr[1],addr[0]);
#endif /* ALLMEMS1_DEBUG_CONNECTION */

  ConnectionBleStatus=0;
 80042cc:	4b02      	ldr	r3, [pc, #8]	; (80042d8 <GAP_ConnectionComplete_CB+0x14>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]
  


}
 80042d2:	4770      	bx	lr
 80042d4:	20000204 	.word	0x20000204
 80042d8:	20000800 	.word	0x20000800

080042dc <AccGyroMag_AttributeModified_CB>:
 * is subscribed or not to the Acc,Gyro and Mag service
 * @param uint8_t *att_data attribute data
 * @retval None
 */
static void AccGyroMag_AttributeModified_CB(uint8_t *att_data)
{
 80042dc:	b500      	push	{lr}
 80042de:	b0c1      	sub	sp, #260	; 0x104
  if (att_data[0] == 01) {
 80042e0:	7803      	ldrb	r3, [r0, #0]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d011      	beq.n	800430a <AccGyroMag_AttributeModified_CB+0x2e>
    {
      uint32_t uhCapture = __HAL_TIM_GET_COUNTER(&TimCCHandle);
      /* Set the Capture Compare Register value */
      __HAL_TIM_SET_COMPARE(&TimCCHandle, TIM_CHANNEL_4, (uhCapture + uhCCR4_Val));
    }
  } else if (att_data[0] == 0) {
 80042e6:	b32b      	cbz	r3, 8004334 <AccGyroMag_AttributeModified_CB+0x58>
      /* Stopping Error */
      Error_Handler();
    }      
  }

    XPRINTF("--->Acc/Gyro/Mag=%s", W2ST_CHECK_CONNECTION(W2ST_CONNECT_ACC_GYRO_MAG) ? " ON\r\n" : " OFF\r\n\n");
 80042e8:	4b1a      	ldr	r3, [pc, #104]	; (8004354 <AccGyroMag_AttributeModified_CB+0x78>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f013 0f04 	tst.w	r3, #4
 80042f0:	d02e      	beq.n	8004350 <AccGyroMag_AttributeModified_CB+0x74>
 80042f2:	4a19      	ldr	r2, [pc, #100]	; (8004358 <AccGyroMag_AttributeModified_CB+0x7c>)
 80042f4:	4919      	ldr	r1, [pc, #100]	; (800435c <AccGyroMag_AttributeModified_CB+0x80>)
 80042f6:	4668      	mov	r0, sp
 80042f8:	f007 f9fe 	bl	800b6f8 <siprintf>
 80042fc:	4601      	mov	r1, r0
 80042fe:	4668      	mov	r0, sp
 8004300:	f001 fb2e 	bl	8005960 <CDC_Fill_Buffer>

}
 8004304:	b041      	add	sp, #260	; 0x104
 8004306:	f85d fb04 	ldr.w	pc, [sp], #4
    W2ST_ON_CONNECTION(W2ST_CONNECT_ACC_GYRO_MAG);
 800430a:	4a12      	ldr	r2, [pc, #72]	; (8004354 <AccGyroMag_AttributeModified_CB+0x78>)
 800430c:	6813      	ldr	r3, [r2, #0]
 800430e:	f043 0304 	orr.w	r3, r3, #4
 8004312:	6013      	str	r3, [r2, #0]
    if(HAL_TIM_OC_Start_IT(&TimCCHandle, TIM_CHANNEL_4) != HAL_OK){
 8004314:	210c      	movs	r1, #12
 8004316:	4812      	ldr	r0, [pc, #72]	; (8004360 <AccGyroMag_AttributeModified_CB+0x84>)
 8004318:	f004 fe8e 	bl	8009038 <HAL_TIM_OC_Start_IT>
 800431c:	b938      	cbnz	r0, 800432e <AccGyroMag_AttributeModified_CB+0x52>
      uint32_t uhCapture = __HAL_TIM_GET_COUNTER(&TimCCHandle);
 800431e:	4b10      	ldr	r3, [pc, #64]	; (8004360 <AccGyroMag_AttributeModified_CB+0x84>)
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	6a53      	ldr	r3, [r2, #36]	; 0x24
      __HAL_TIM_SET_COMPARE(&TimCCHandle, TIM_CHANNEL_4, (uhCapture + uhCCR4_Val));
 8004324:	490f      	ldr	r1, [pc, #60]	; (8004364 <AccGyroMag_AttributeModified_CB+0x88>)
 8004326:	6809      	ldr	r1, [r1, #0]
 8004328:	440b      	add	r3, r1
 800432a:	6413      	str	r3, [r2, #64]	; 0x40
 800432c:	e7dc      	b.n	80042e8 <AccGyroMag_AttributeModified_CB+0xc>
      Error_Handler();
 800432e:	f001 f8c5 	bl	80054bc <Error_Handler>
 8004332:	e7f4      	b.n	800431e <AccGyroMag_AttributeModified_CB+0x42>
    W2ST_OFF_CONNECTION(W2ST_CONNECT_ACC_GYRO_MAG);
 8004334:	4a07      	ldr	r2, [pc, #28]	; (8004354 <AccGyroMag_AttributeModified_CB+0x78>)
 8004336:	6813      	ldr	r3, [r2, #0]
 8004338:	f023 0304 	bic.w	r3, r3, #4
 800433c:	6013      	str	r3, [r2, #0]
    if(HAL_TIM_OC_Stop_IT(&TimCCHandle, TIM_CHANNEL_4) != HAL_OK){
 800433e:	210c      	movs	r1, #12
 8004340:	4807      	ldr	r0, [pc, #28]	; (8004360 <AccGyroMag_AttributeModified_CB+0x84>)
 8004342:	f004 ff4f 	bl	80091e4 <HAL_TIM_OC_Stop_IT>
 8004346:	2800      	cmp	r0, #0
 8004348:	d0ce      	beq.n	80042e8 <AccGyroMag_AttributeModified_CB+0xc>
      Error_Handler();
 800434a:	f001 f8b7 	bl	80054bc <Error_Handler>
 800434e:	e7cb      	b.n	80042e8 <AccGyroMag_AttributeModified_CB+0xc>
    XPRINTF("--->Acc/Gyro/Mag=%s", W2ST_CHECK_CONNECTION(W2ST_CONNECT_ACC_GYRO_MAG) ? " ON\r\n" : " OFF\r\n\n");
 8004350:	4a05      	ldr	r2, [pc, #20]	; (8004368 <AccGyroMag_AttributeModified_CB+0x8c>)
 8004352:	e7cf      	b.n	80042f4 <AccGyroMag_AttributeModified_CB+0x18>
 8004354:	20000800 	.word	0x20000800
 8004358:	0800bf60 	.word	0x0800bf60
 800435c:	0800bf70 	.word	0x0800bf70
 8004360:	20000344 	.word	0x20000344
 8004364:	20000004 	.word	0x20000004
 8004368:	0800bf68 	.word	0x0800bf68

0800436c <GAP_DisconnectionComplete_CB>:
{
 800436c:	b530      	push	{r4, r5, lr}
 800436e:	b0c1      	sub	sp, #260	; 0x104
  connected = FALSE;
 8004370:	2500      	movs	r5, #0
 8004372:	4b10      	ldr	r3, [pc, #64]	; (80043b4 <GAP_DisconnectionComplete_CB+0x48>)
 8004374:	601d      	str	r5, [r3, #0]
  XPRINTF("<<<<<<DISCONNECTED\r\n");
 8004376:	46ec      	mov	ip, sp
 8004378:	4c0f      	ldr	r4, [pc, #60]	; (80043b8 <GAP_DisconnectionComplete_CB+0x4c>)
 800437a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800437c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004380:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004384:	f84c 0b04 	str.w	r0, [ip], #4
 8004388:	f88c 1000 	strb.w	r1, [ip]
 800438c:	2114      	movs	r1, #20
 800438e:	4668      	mov	r0, sp
 8004390:	f001 fae6 	bl	8005960 <CDC_Fill_Buffer>
  set_connectable = TRUE;
 8004394:	4b09      	ldr	r3, [pc, #36]	; (80043bc <GAP_DisconnectionComplete_CB+0x50>)
 8004396:	2201      	movs	r2, #1
 8004398:	701a      	strb	r2, [r3, #0]
  ConnectionBleStatus=0;
 800439a:	4b09      	ldr	r3, [pc, #36]	; (80043c0 <GAP_DisconnectionComplete_CB+0x54>)
 800439c:	601d      	str	r5, [r3, #0]
  if(HAL_TIM_OC_Stop_IT(&TimCCHandle, TIM_CHANNEL_4) != HAL_OK){
 800439e:	210c      	movs	r1, #12
 80043a0:	4808      	ldr	r0, [pc, #32]	; (80043c4 <GAP_DisconnectionComplete_CB+0x58>)
 80043a2:	f004 ff1f 	bl	80091e4 <HAL_TIM_OC_Stop_IT>
 80043a6:	b908      	cbnz	r0, 80043ac <GAP_DisconnectionComplete_CB+0x40>
}
 80043a8:	b041      	add	sp, #260	; 0x104
 80043aa:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80043ac:	f001 f886 	bl	80054bc <Error_Handler>
}
 80043b0:	e7fa      	b.n	80043a8 <GAP_DisconnectionComplete_CB+0x3c>
 80043b2:	bf00      	nop
 80043b4:	20000204 	.word	0x20000204
 80043b8:	0800bf84 	.word	0x0800bf84
 80043bc:	20000000 	.word	0x20000000
 80043c0:	20000800 	.word	0x20000800
 80043c4:	20000344 	.word	0x20000344

080043c8 <safe_aci_gatt_update_char_value>:
{
 80043c8:	b510      	push	{r4, lr}
 80043ca:	b082      	sub	sp, #8
  if (breath > 0) {
 80043cc:	4c09      	ldr	r4, [pc, #36]	; (80043f4 <safe_aci_gatt_update_char_value+0x2c>)
 80043ce:	68a4      	ldr	r4, [r4, #8]
 80043d0:	2c00      	cmp	r4, #0
 80043d2:	dd05      	ble.n	80043e0 <safe_aci_gatt_update_char_value+0x18>
    breath--;
 80043d4:	3c01      	subs	r4, #1
 80043d6:	4b07      	ldr	r3, [pc, #28]	; (80043f4 <safe_aci_gatt_update_char_value+0x2c>)
 80043d8:	609c      	str	r4, [r3, #8]
  tBleStatus ret = BLE_STATUS_INSUFFICIENT_RESOURCES;
 80043da:	2064      	movs	r0, #100	; 0x64
}
 80043dc:	b002      	add	sp, #8
 80043de:	bd10      	pop	{r4, pc}
    ret = aci_gatt_update_char_value(servHandle,charHandle,charValOffset,charValueLen,charValue);
 80043e0:	9c04      	ldr	r4, [sp, #16]
 80043e2:	9400      	str	r4, [sp, #0]
 80043e4:	f005 fe3b 	bl	800a05e <aci_gatt_update_char_value>
    if (ret != BLE_STATUS_SUCCESS){
 80043e8:	2800      	cmp	r0, #0
 80043ea:	d0f7      	beq.n	80043dc <safe_aci_gatt_update_char_value+0x14>
      breath = ACC_BLUENRG_CONGESTION_SKIP;
 80043ec:	4b01      	ldr	r3, [pc, #4]	; (80043f4 <safe_aci_gatt_update_char_value+0x2c>)
 80043ee:	221e      	movs	r2, #30
 80043f0:	609a      	str	r2, [r3, #8]
 80043f2:	e7f3      	b.n	80043dc <safe_aci_gatt_update_char_value+0x14>
 80043f4:	20000204 	.word	0x20000204

080043f8 <Add_HW_SW_ServW2ST_Service>:
{
 80043f8:	b530      	push	{r4, r5, lr}
 80043fa:	b0cb      	sub	sp, #300	; 0x12c
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80043fc:	231b      	movs	r3, #27
 80043fe:	f88d 3118 	strb.w	r3, [sp, #280]	; 0x118
 8004402:	23c5      	movs	r3, #197	; 0xc5
 8004404:	f88d 3119 	strb.w	r3, [sp, #281]	; 0x119
 8004408:	23d5      	movs	r3, #213	; 0xd5
 800440a:	f88d 311a 	strb.w	r3, [sp, #282]	; 0x11a
 800440e:	23a5      	movs	r3, #165	; 0xa5
 8004410:	f88d 311b 	strb.w	r3, [sp, #283]	; 0x11b
 8004414:	2002      	movs	r0, #2
 8004416:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 800441a:	2300      	movs	r3, #0
 800441c:	f88d 311d 	strb.w	r3, [sp, #285]	; 0x11d
 8004420:	22b4      	movs	r2, #180	; 0xb4
 8004422:	f88d 211e 	strb.w	r2, [sp, #286]	; 0x11e
 8004426:	229a      	movs	r2, #154	; 0x9a
 8004428:	f88d 211f 	strb.w	r2, [sp, #287]	; 0x11f
 800442c:	22e1      	movs	r2, #225	; 0xe1
 800442e:	f88d 2120 	strb.w	r2, [sp, #288]	; 0x120
 8004432:	2211      	movs	r2, #17
 8004434:	f88d 2121 	strb.w	r2, [sp, #289]	; 0x121
 8004438:	2201      	movs	r2, #1
 800443a:	f88d 2122 	strb.w	r2, [sp, #290]	; 0x122
 800443e:	f88d 3123 	strb.w	r3, [sp, #291]	; 0x123
 8004442:	f88d 3124 	strb.w	r3, [sp, #292]	; 0x124
 8004446:	f88d 3125 	strb.w	r3, [sp, #293]	; 0x125
 800444a:	f88d 3126 	strb.w	r3, [sp, #294]	; 0x126
 800444e:	f88d 3127 	strb.w	r3, [sp, #295]	; 0x127
  ret = aci_gatt_add_serv(UUID_TYPE_128,  uuid, PRIMARY_SERVICE,
 8004452:	4b35      	ldr	r3, [pc, #212]	; (8004528 <Add_HW_SW_ServW2ST_Service+0x130>)
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	230d      	movs	r3, #13
 8004458:	a946      	add	r1, sp, #280	; 0x118
 800445a:	f005 fd55 	bl	8009f08 <aci_gatt_add_serv>
  if (ret != BLE_STATUS_SUCCESS) {
 800445e:	2800      	cmp	r0, #0
 8004460:	d13e      	bne.n	80044e0 <Add_HW_SW_ServW2ST_Service+0xe8>
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 8004462:	231b      	movs	r3, #27
 8004464:	f88d 3118 	strb.w	r3, [sp, #280]	; 0x118
 8004468:	23c5      	movs	r3, #197	; 0xc5
 800446a:	f88d 3119 	strb.w	r3, [sp, #281]	; 0x119
 800446e:	23d5      	movs	r3, #213	; 0xd5
 8004470:	f88d 311a 	strb.w	r3, [sp, #282]	; 0x11a
 8004474:	23a5      	movs	r3, #165	; 0xa5
 8004476:	f88d 311b 	strb.w	r3, [sp, #283]	; 0x11b
 800447a:	2102      	movs	r1, #2
 800447c:	f88d 111c 	strb.w	r1, [sp, #284]	; 0x11c
 8004480:	2300      	movs	r3, #0
 8004482:	f88d 311d 	strb.w	r3, [sp, #285]	; 0x11d
 8004486:	2236      	movs	r2, #54	; 0x36
 8004488:	f88d 211e 	strb.w	r2, [sp, #286]	; 0x11e
 800448c:	22ac      	movs	r2, #172	; 0xac
 800448e:	f88d 211f 	strb.w	r2, [sp, #287]	; 0x11f
 8004492:	22e1      	movs	r2, #225	; 0xe1
 8004494:	f88d 2120 	strb.w	r2, [sp, #288]	; 0x120
 8004498:	2211      	movs	r2, #17
 800449a:	f88d 2121 	strb.w	r2, [sp, #289]	; 0x121
 800449e:	2201      	movs	r2, #1
 80044a0:	f88d 2122 	strb.w	r2, [sp, #290]	; 0x122
 80044a4:	f88d 3123 	strb.w	r3, [sp, #291]	; 0x123
 80044a8:	f88d 3124 	strb.w	r3, [sp, #292]	; 0x124
 80044ac:	f88d 3125 	strb.w	r3, [sp, #293]	; 0x125
 80044b0:	22e0      	movs	r2, #224	; 0xe0
 80044b2:	f88d 2126 	strb.w	r2, [sp, #294]	; 0x126
 80044b6:	f88d 3127 	strb.w	r3, [sp, #295]	; 0x127
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, uuid, 2+3*3*2,
 80044ba:	481c      	ldr	r0, [pc, #112]	; (800452c <Add_HW_SW_ServW2ST_Service+0x134>)
 80044bc:	f100 020e 	add.w	r2, r0, #14
 80044c0:	9205      	str	r2, [sp, #20]
 80044c2:	9304      	str	r3, [sp, #16]
 80044c4:	2210      	movs	r2, #16
 80044c6:	9203      	str	r2, [sp, #12]
 80044c8:	2404      	movs	r4, #4
 80044ca:	9402      	str	r4, [sp, #8]
 80044cc:	9301      	str	r3, [sp, #4]
 80044ce:	9200      	str	r2, [sp, #0]
 80044d0:	2314      	movs	r3, #20
 80044d2:	aa46      	add	r2, sp, #280	; 0x118
 80044d4:	8980      	ldrh	r0, [r0, #12]
 80044d6:	f005 fd5c 	bl	8009f92 <aci_gatt_add_char>
  if (ret != BLE_STATUS_SUCCESS) {
 80044da:	b9a0      	cbnz	r0, 8004506 <Add_HW_SW_ServW2ST_Service+0x10e>
}
 80044dc:	b04b      	add	sp, #300	; 0x12c
 80044de:	bd30      	pop	{r4, r5, pc}
	  XPRINTF("Error Creating Service\r\n");
 80044e0:	f10d 0c18 	add.w	ip, sp, #24
 80044e4:	4c12      	ldr	r4, [pc, #72]	; (8004530 <Add_HW_SW_ServW2ST_Service+0x138>)
 80044e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80044ec:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80044f0:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 80044f4:	f88c 2000 	strb.w	r2, [ip]
 80044f8:	2118      	movs	r1, #24
 80044fa:	eb0d 0001 	add.w	r0, sp, r1
 80044fe:	f001 fa2f 	bl	8005960 <CDC_Fill_Buffer>
  return BLE_STATUS_ERROR;
 8004502:	2047      	movs	r0, #71	; 0x47
    goto fail;
 8004504:	e7ea      	b.n	80044dc <Add_HW_SW_ServW2ST_Service+0xe4>
	  XPRINTF("Error Creating Characterstic\r\n");
 8004506:	ac06      	add	r4, sp, #24
 8004508:	4d0a      	ldr	r5, [pc, #40]	; (8004534 <Add_HW_SW_ServW2ST_Service+0x13c>)
 800450a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800450c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800450e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004512:	c407      	stmia	r4!, {r0, r1, r2}
 8004514:	f824 3b02 	strh.w	r3, [r4], #2
 8004518:	0c1b      	lsrs	r3, r3, #16
 800451a:	7023      	strb	r3, [r4, #0]
 800451c:	211e      	movs	r1, #30
 800451e:	a806      	add	r0, sp, #24
 8004520:	f001 fa1e 	bl	8005960 <CDC_Fill_Buffer>
  return BLE_STATUS_ERROR;
 8004524:	2047      	movs	r0, #71	; 0x47
    goto fail;
 8004526:	e7d9      	b.n	80044dc <Add_HW_SW_ServW2ST_Service+0xe4>
 8004528:	20000210 	.word	0x20000210
 800452c:	20000204 	.word	0x20000204
 8004530:	0800bf9c 	.word	0x0800bf9c
 8004534:	0800bfb8 	.word	0x0800bfb8

08004538 <AccGyroMag_Update>:
{  
 8004538:	b570      	push	{r4, r5, r6, lr}
 800453a:	b0c8      	sub	sp, #288	; 0x120
 800453c:	4606      	mov	r6, r0
 800453e:	460d      	mov	r5, r1
 8004540:	4614      	mov	r4, r2
  STORE_LE_16(buff   ,(HAL_GetTick()>>3));
 8004542:	f001 fd8b 	bl	800605c <HAL_GetTick>
 8004546:	f3c0 00c7 	ubfx	r0, r0, #3, #8
 800454a:	f88d 010c 	strb.w	r0, [sp, #268]	; 0x10c
 800454e:	f001 fd85 	bl	800605c <HAL_GetTick>
 8004552:	f3c0 20c7 	ubfx	r0, r0, #11, #8
 8004556:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
  STORE_LE_16(buff+2 ,Acc->x);
 800455a:	6833      	ldr	r3, [r6, #0]
 800455c:	f88d 310e 	strb.w	r3, [sp, #270]	; 0x10e
 8004560:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8004564:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
  STORE_LE_16(buff+4 ,Acc->y);
 8004568:	6873      	ldr	r3, [r6, #4]
 800456a:	f88d 3110 	strb.w	r3, [sp, #272]	; 0x110
 800456e:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8004572:	f88d 3111 	strb.w	r3, [sp, #273]	; 0x111
  STORE_LE_16(buff+6 ,Acc->z);
 8004576:	68b3      	ldr	r3, [r6, #8]
 8004578:	f88d 3112 	strb.w	r3, [sp, #274]	; 0x112
 800457c:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8004580:	f88d 3113 	strb.w	r3, [sp, #275]	; 0x113
  STORE_LE_16(buff+8 ,Gyro->x*10);
 8004584:	682b      	ldr	r3, [r5, #0]
 8004586:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800458a:	0052      	lsls	r2, r2, #1
 800458c:	f88d 2114 	strb.w	r2, [sp, #276]	; 0x114
 8004590:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004594:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8004598:	f88d 3115 	strb.w	r3, [sp, #277]	; 0x115
  STORE_LE_16(buff+10,Gyro->y*10);
 800459c:	686b      	ldr	r3, [r5, #4]
 800459e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80045a2:	0052      	lsls	r2, r2, #1
 80045a4:	f88d 2116 	strb.w	r2, [sp, #278]	; 0x116
 80045a8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80045ac:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 80045b0:	f88d 3117 	strb.w	r3, [sp, #279]	; 0x117
  STORE_LE_16(buff+12,Gyro->z);
 80045b4:	68ab      	ldr	r3, [r5, #8]
 80045b6:	f88d 3118 	strb.w	r3, [sp, #280]	; 0x118
 80045ba:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80045be:	f88d 3119 	strb.w	r3, [sp, #281]	; 0x119
  STORE_LE_16(buff+14,Mag->x);
 80045c2:	6823      	ldr	r3, [r4, #0]
 80045c4:	f88d 311a 	strb.w	r3, [sp, #282]	; 0x11a
 80045c8:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80045cc:	f88d 311b 	strb.w	r3, [sp, #283]	; 0x11b
  STORE_LE_16(buff+16,Mag->y);
 80045d0:	6863      	ldr	r3, [r4, #4]
 80045d2:	f88d 311c 	strb.w	r3, [sp, #284]	; 0x11c
 80045d6:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80045da:	f88d 311d 	strb.w	r3, [sp, #285]	; 0x11d
  STORE_LE_16(buff+18,Mag->z);
 80045de:	68a3      	ldr	r3, [r4, #8]
 80045e0:	f88d 311e 	strb.w	r3, [sp, #286]	; 0x11e
 80045e4:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80045e8:	f88d 311f 	strb.w	r3, [sp, #287]	; 0x11f
  ret = ACI_GATT_UPDATE_CHAR_VALUE(HWServW2STHandle, AccGyroMagCharHandle, 0, 2+3*3*2, buff);
 80045ec:	480e      	ldr	r0, [pc, #56]	; (8004628 <AccGyroMag_Update+0xf0>)
 80045ee:	ab43      	add	r3, sp, #268	; 0x10c
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	2314      	movs	r3, #20
 80045f4:	2200      	movs	r2, #0
 80045f6:	89c1      	ldrh	r1, [r0, #14]
 80045f8:	8980      	ldrh	r0, [r0, #12]
 80045fa:	f7ff fee5 	bl	80043c8 <safe_aci_gatt_update_char_value>
  if (ret != BLE_STATUS_SUCCESS){
 80045fe:	b908      	cbnz	r0, 8004604 <AccGyroMag_Update+0xcc>
}
 8004600:	b048      	add	sp, #288	; 0x120
 8004602:	bd70      	pop	{r4, r5, r6, pc}
      XPRINTF("Error Updating Acc/Gyro/Mag Char\r\n");
 8004604:	ac03      	add	r4, sp, #12
 8004606:	4d09      	ldr	r5, [pc, #36]	; (800462c <AccGyroMag_Update+0xf4>)
 8004608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800460a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800460c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800460e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004610:	682b      	ldr	r3, [r5, #0]
 8004612:	f824 3b02 	strh.w	r3, [r4], #2
 8004616:	0c1b      	lsrs	r3, r3, #16
 8004618:	7023      	strb	r3, [r4, #0]
 800461a:	2122      	movs	r1, #34	; 0x22
 800461c:	a803      	add	r0, sp, #12
 800461e:	f001 f99f 	bl	8005960 <CDC_Fill_Buffer>
    return BLE_STATUS_ERROR;
 8004622:	2047      	movs	r0, #71	; 0x47
 8004624:	e7ec      	b.n	8004600 <AccGyroMag_Update+0xc8>
 8004626:	bf00      	nop
 8004628:	20000204 	.word	0x20000204
 800462c:	0800bfd8 	.word	0x0800bfd8

08004630 <setConnectable>:
{  
 8004630:	b570      	push	{r4, r5, r6, lr}
 8004632:	b092      	sub	sp, #72	; 0x48
  char local_name[8] = {AD_TYPE_COMPLETE_LOCAL_NAME,NodeName[1],NodeName[2],NodeName[3],NodeName[4],NodeName[5],NodeName[6],NodeName[7]};
 8004634:	2609      	movs	r6, #9
 8004636:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
 800463a:	4b37      	ldr	r3, [pc, #220]	; (8004718 <setConnectable+0xe8>)
 800463c:	f893 e001 	ldrb.w	lr, [r3, #1]
 8004640:	f88d e041 	strb.w	lr, [sp, #65]	; 0x41
 8004644:	f893 c002 	ldrb.w	ip, [r3, #2]
 8004648:	f88d c042 	strb.w	ip, [sp, #66]	; 0x42
 800464c:	78dc      	ldrb	r4, [r3, #3]
 800464e:	f88d 4043 	strb.w	r4, [sp, #67]	; 0x43
 8004652:	7918      	ldrb	r0, [r3, #4]
 8004654:	f88d 0044 	strb.w	r0, [sp, #68]	; 0x44
 8004658:	7959      	ldrb	r1, [r3, #5]
 800465a:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
 800465e:	799a      	ldrb	r2, [r3, #6]
 8004660:	f88d 2046 	strb.w	r2, [sp, #70]	; 0x46
 8004664:	79db      	ldrb	r3, [r3, #7]
 8004666:	f88d 3047 	strb.w	r3, [sp, #71]	; 0x47
  manuf_data[0 ] = 8U;
 800466a:	2508      	movs	r5, #8
 800466c:	f88d 5024 	strb.w	r5, [sp, #36]	; 0x24
  manuf_data[1 ] = 0x09U;
 8004670:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
  manuf_data[2 ] = NodeName[1];/* Complete Name */
 8004674:	f88d e026 	strb.w	lr, [sp, #38]	; 0x26
  manuf_data[3 ] = NodeName[2];
 8004678:	f88d c027 	strb.w	ip, [sp, #39]	; 0x27
  manuf_data[4 ] = NodeName[3];
 800467c:	f88d 4028 	strb.w	r4, [sp, #40]	; 0x28
  manuf_data[5 ] = NodeName[4];
 8004680:	f88d 0029 	strb.w	r0, [sp, #41]	; 0x29
  manuf_data[6 ] = NodeName[5];
 8004684:	f88d 102a 	strb.w	r1, [sp, #42]	; 0x2a
  manuf_data[7 ] = NodeName[6];
 8004688:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
  manuf_data[8 ] = NodeName[7];           
 800468c:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
  manuf_data[9 ] = 15U;
 8004690:	230f      	movs	r3, #15
 8004692:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
  manuf_data[10] = 0xFFU;
 8004696:	23ff      	movs	r3, #255	; 0xff
 8004698:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
  manuf_data[11] = 0x30U;/* STM Manufacter AD */
 800469c:	2330      	movs	r3, #48	; 0x30
 800469e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  manuf_data[12] = 0x00U;
 80046a2:	2400      	movs	r4, #0
 80046a4:	f88d 4030 	strb.w	r4, [sp, #48]	; 0x30
  manuf_data[13] = 0x02U;
 80046a8:	2302      	movs	r3, #2
 80046aa:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  manuf_data[14] = 0x02U; /* Board Type */
 80046ae:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
  manuf_data[15] = 0x08U; /* Firmware ID */
 80046b2:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
  manuf_data[16] = 0x00U;
 80046b6:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
  manuf_data[17] = 0x00U;
 80046ba:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
  manuf_data[18] = 0x00U;
 80046be:	f88d 4036 	strb.w	r4, [sp, #54]	; 0x36
  manuf_data[19] = bdaddr[5];
 80046c2:	4b16      	ldr	r3, [pc, #88]	; (800471c <setConnectable+0xec>)
 80046c4:	795a      	ldrb	r2, [r3, #5]
 80046c6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  manuf_data[20] = bdaddr[4];
 80046ca:	791a      	ldrb	r2, [r3, #4]
 80046cc:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  manuf_data[21] = bdaddr[3];
 80046d0:	78da      	ldrb	r2, [r3, #3]
 80046d2:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  manuf_data[22] = bdaddr[2];
 80046d6:	789a      	ldrb	r2, [r3, #2]
 80046d8:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
  manuf_data[23] = bdaddr[1];
 80046dc:	785a      	ldrb	r2, [r3, #1]
 80046de:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
  manuf_data[24] = bdaddr[0];
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
  hci_le_set_scan_resp_data(0,NULL);
 80046e8:	4621      	mov	r1, r4
 80046ea:	4620      	mov	r0, r4
 80046ec:	f005 fe2f 	bl	800a34e <hci_le_set_scan_resp_data>
  aci_gap_set_discoverable(ADV_IND, 0, 0,
 80046f0:	9406      	str	r4, [sp, #24]
 80046f2:	9405      	str	r4, [sp, #20]
 80046f4:	9404      	str	r4, [sp, #16]
 80046f6:	9403      	str	r4, [sp, #12]
 80046f8:	ab10      	add	r3, sp, #64	; 0x40
 80046fa:	9302      	str	r3, [sp, #8]
 80046fc:	9501      	str	r5, [sp, #4]
 80046fe:	9400      	str	r4, [sp, #0]
 8004700:	2301      	movs	r3, #1
 8004702:	4622      	mov	r2, r4
 8004704:	4621      	mov	r1, r4
 8004706:	4620      	mov	r0, r4
 8004708:	f005 fb06 	bl	8009d18 <aci_gap_set_discoverable>
  aci_gap_update_adv_data(25, manuf_data);
 800470c:	a909      	add	r1, sp, #36	; 0x24
 800470e:	2019      	movs	r0, #25
 8004710:	f005 fba9 	bl	8009e66 <aci_gap_update_adv_data>
}
 8004714:	b012      	add	sp, #72	; 0x48
 8004716:	bd70      	pop	{r4, r5, r6, pc}
 8004718:	200006b4 	.word	0x200006b4
 800471c:	20000318 	.word	0x20000318

08004720 <Read_Request_CB>:
{
 8004720:	b508      	push	{r3, lr}
  if(connection_handle != 0)
 8004722:	4b03      	ldr	r3, [pc, #12]	; (8004730 <Read_Request_CB+0x10>)
 8004724:	8898      	ldrh	r0, [r3, #4]
 8004726:	b900      	cbnz	r0, 800472a <Read_Request_CB+0xa>
}
 8004728:	bd08      	pop	{r3, pc}
    aci_gatt_allow_read(connection_handle);
 800472a:	f005 fcd0 	bl	800a0ce <aci_gatt_allow_read>
}
 800472e:	e7fb      	b.n	8004728 <Read_Request_CB+0x8>
 8004730:	20000204 	.word	0x20000204

08004734 <Attribute_Modified_CB>:
{
 8004734:	b508      	push	{r3, lr}
    	if(attr_handle == AccGyroMagCharHandle + 2) {
 8004736:	4b05      	ldr	r3, [pc, #20]	; (800474c <Attribute_Modified_CB+0x18>)
 8004738:	89db      	ldrh	r3, [r3, #14]
 800473a:	3302      	adds	r3, #2
 800473c:	4298      	cmp	r0, r3
 800473e:	d000      	beq.n	8004742 <Attribute_Modified_CB+0xe>
}
 8004740:	bd08      	pop	{r3, pc}
      AccGyroMag_AttributeModified_CB(att_data);
 8004742:	4608      	mov	r0, r1
 8004744:	f7ff fdca 	bl	80042dc <AccGyroMag_AttributeModified_CB>
}
 8004748:	e7fa      	b.n	8004740 <Attribute_Modified_CB+0xc>
 800474a:	bf00      	nop
 800474c:	20000204 	.word	0x20000204

08004750 <HCI_Event_CB>:
 *         parsed.
 * @param  void *pckt Pointer to the ACI packet
 * @retval None
 */
void HCI_Event_CB(void *pckt)
{
 8004750:	b530      	push	{r4, r5, lr}
 8004752:	b0c1      	sub	sp, #260	; 0x104
 8004754:	4605      	mov	r5, r0
  hci_uart_pckt *hci_pckt = pckt;
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
  
  XPRINTF("HCI_Event_CB\r\n\r\n");
 8004756:	46ec      	mov	ip, sp
 8004758:	4c1d      	ldr	r4, [pc, #116]	; (80047d0 <HCI_Event_CB+0x80>)
 800475a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800475c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004760:	6823      	ldr	r3, [r4, #0]
 8004762:	f88c 3000 	strb.w	r3, [ip]
 8004766:	2110      	movs	r1, #16
 8004768:	4668      	mov	r0, sp
 800476a:	f001 f8f9 	bl	8005960 <CDC_Fill_Buffer>

  if(hci_pckt->type != HCI_EVENT_PKT) {
 800476e:	782b      	ldrb	r3, [r5, #0]
 8004770:	2b04      	cmp	r3, #4
 8004772:	d106      	bne.n	8004782 <HCI_Event_CB+0x32>
    return;
  }
  
  switch(event_pckt->evt){
 8004774:	786b      	ldrb	r3, [r5, #1]
 8004776:	2b3e      	cmp	r3, #62	; 0x3e
 8004778:	d008      	beq.n	800478c <HCI_Event_CB+0x3c>
 800477a:	2bff      	cmp	r3, #255	; 0xff
 800477c:	d010      	beq.n	80047a0 <HCI_Event_CB+0x50>
 800477e:	2b05      	cmp	r3, #5
 8004780:	d001      	beq.n	8004786 <HCI_Event_CB+0x36>
        break;
      }
    }
    break;
  }
}
 8004782:	b041      	add	sp, #260	; 0x104
 8004784:	bd30      	pop	{r4, r5, pc}
      GAP_DisconnectionComplete_CB();
 8004786:	f7ff fdf1 	bl	800436c <GAP_DisconnectionComplete_CB>
    break;
 800478a:	e7fa      	b.n	8004782 <HCI_Event_CB+0x32>
      switch(evt->subevent){
 800478c:	78eb      	ldrb	r3, [r5, #3]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d1f7      	bne.n	8004782 <HCI_Event_CB+0x32>
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8004792:	f8b5 1005 	ldrh.w	r1, [r5, #5]
 8004796:	f105 0009 	add.w	r0, r5, #9
 800479a:	f7ff fd93 	bl	80042c4 <GAP_ConnectionComplete_CB>
        break;
 800479e:	e7f0      	b.n	8004782 <HCI_Event_CB+0x32>
      switch(blue_evt->ecode){
 80047a0:	f8b5 3003 	ldrh.w	r3, [r5, #3]
 80047a4:	f640 4201 	movw	r2, #3073	; 0xc01
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d008      	beq.n	80047be <HCI_Event_CB+0x6e>
 80047ac:	f640 4214 	movw	r2, #3092	; 0xc14
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d1e6      	bne.n	8004782 <HCI_Event_CB+0x32>
          Read_Request_CB(pr->attr_handle);                    
 80047b4:	f8b5 0007 	ldrh.w	r0, [r5, #7]
 80047b8:	f7ff ffb2 	bl	8004720 <Read_Request_CB>
        break;
 80047bc:	e7e1      	b.n	8004782 <HCI_Event_CB+0x32>
          Attribute_Modified_CB(evt->attr_handle, evt->att_data,evt->data_length);
 80047be:	7a6a      	ldrb	r2, [r5, #9]
 80047c0:	f105 010c 	add.w	r1, r5, #12
 80047c4:	f8b5 0007 	ldrh.w	r0, [r5, #7]
 80047c8:	f7ff ffb4 	bl	8004734 <Attribute_Modified_CB>
        break;
 80047cc:	e7d9      	b.n	8004782 <HCI_Event_CB+0x32>
 80047ce:	bf00      	nop
 80047d0:	0800bffc 	.word	0x0800bffc

080047d4 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct 
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80047d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047d6:	b0c9      	sub	sp, #292	; 0x124
  GPIO_InitTypeDef GPIO_InitStruct;
  
  HAL_PWREx_EnableVddIO2();
 80047d8:	f002 fbae 	bl	8006f38 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80047dc:	4b2a      	ldr	r3, [pc, #168]	; (8004888 <HCI_TL_SPI_Init+0xb4>)
 80047de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80047e4:	64da      	str	r2, [r3, #76]	; 0x4c
 80047e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047e8:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80047ec:	9200      	str	r2, [sp, #0]
 80047ee:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047f2:	f042 0204 	orr.w	r2, r2, #4
 80047f6:	64da      	str	r2, [r3, #76]	; 0x4c
 80047f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047fa:	f002 0204 	and.w	r2, r2, #4
 80047fe:	9201      	str	r2, [sp, #4]
 8004800:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004802:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004804:	f042 0202 	orr.w	r2, r2, #2
 8004808:	64da      	str	r2, [r3, #76]	; 0x4c
 800480a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800480c:	f003 0302 	and.w	r3, r3, #2
 8004810:	9302      	str	r3, [sp, #8]
 8004812:	9b02      	ldr	r3, [sp, #8]
  
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8004814:	4e1d      	ldr	r6, [pc, #116]	; (800488c <HCI_TL_SPI_Init+0xb8>)
 8004816:	2201      	movs	r2, #1
 8004818:	2104      	movs	r1, #4
 800481a:	4630      	mov	r0, r6
 800481c:	f001 fe1b 	bl	8006456 <HAL_GPIO_WritePin>
  
  /*Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8004820:	2320      	movs	r3, #32
 8004822:	9343      	str	r3, [sp, #268]	; 0x10c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004824:	4b1a      	ldr	r3, [pc, #104]	; (8004890 <HCI_TL_SPI_Init+0xbc>)
 8004826:	9344      	str	r3, [sp, #272]	; 0x110
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004828:	2400      	movs	r4, #0
 800482a:	9445      	str	r4, [sp, #276]	; 0x114
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 800482c:	a943      	add	r1, sp, #268	; 0x10c
 800482e:	4819      	ldr	r0, [pc, #100]	; (8004894 <HCI_TL_SPI_Init+0xc0>)
 8004830:	f001 fc86 	bl	8006140 <HAL_GPIO_Init>
   
  /*Configure CS & RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8004834:	2501      	movs	r5, #1
 8004836:	9543      	str	r5, [sp, #268]	; 0x10c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004838:	9544      	str	r5, [sp, #272]	; 0x110
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483a:	9445      	str	r4, [sp, #276]	; 0x114
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800483c:	9446      	str	r4, [sp, #280]	; 0x118
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 800483e:	a943      	add	r1, sp, #268	; 0x10c
 8004840:	4815      	ldr	r0, [pc, #84]	; (8004898 <HCI_TL_SPI_Init+0xc4>)
 8004842:	f001 fc7d 	bl	8006140 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8004846:	2704      	movs	r7, #4
 8004848:	9743      	str	r7, [sp, #268]	; 0x10c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800484a:	9544      	str	r5, [sp, #272]	; 0x110
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800484c:	9445      	str	r4, [sp, #276]	; 0x114
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800484e:	9446      	str	r4, [sp, #280]	; 0x118
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct); 
 8004850:	a943      	add	r1, sp, #268	; 0x10c
 8004852:	4630      	mov	r0, r6
 8004854:	f001 fc74 	bl	8006140 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8004858:	462a      	mov	r2, r5
 800485a:	4639      	mov	r1, r7
 800485c:	4630      	mov	r0, r6
 800485e:	f001 fdfa 	bl	8006456 <HAL_GPIO_WritePin>

  XPRINTF("\r\nIntialised HCI SPI.\r\n");
 8004862:	f10d 0c0c 	add.w	ip, sp, #12
 8004866:	4c0d      	ldr	r4, [pc, #52]	; (800489c <HCI_TL_SPI_Init+0xc8>)
 8004868:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800486a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800486e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004872:	e88c 0003 	stmia.w	ip, {r0, r1}
 8004876:	2117      	movs	r1, #23
 8004878:	a803      	add	r0, sp, #12
 800487a:	f001 f871 	bl	8005960 <CDC_Fill_Buffer>
    
  return BSP_SPI1_Init();
 800487e:	f001 fb15 	bl	8005eac <BSP_SPI1_Init>
}
 8004882:	b049      	add	sp, #292	; 0x124
 8004884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004886:	bf00      	nop
 8004888:	40021000 	.word	0x40021000
 800488c:	48000400 	.word	0x48000400
 8004890:	10110000 	.word	0x10110000
 8004894:	48000800 	.word	0x48000800
 8004898:	48001c00 	.word	0x48001c00
 800489c:	0800c010 	.word	0x0800c010

080048a0 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 80048a0:	b508      	push	{r3, lr}
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN); 
 80048a2:	2120      	movs	r1, #32
 80048a4:	4806      	ldr	r0, [pc, #24]	; (80048c0 <HCI_TL_SPI_DeInit+0x20>)
 80048a6:	f001 fd37 	bl	8006318 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN); 
 80048aa:	2104      	movs	r1, #4
 80048ac:	4805      	ldr	r0, [pc, #20]	; (80048c4 <HCI_TL_SPI_DeInit+0x24>)
 80048ae:	f001 fd33 	bl	8006318 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);   
 80048b2:	2101      	movs	r1, #1
 80048b4:	4804      	ldr	r0, [pc, #16]	; (80048c8 <HCI_TL_SPI_DeInit+0x28>)
 80048b6:	f001 fd2f 	bl	8006318 <HAL_GPIO_DeInit>
  return 0;
}
 80048ba:	2000      	movs	r0, #0
 80048bc:	bd08      	pop	{r3, pc}
 80048be:	bf00      	nop
 80048c0:	48000800 	.word	0x48000800
 80048c4:	48000400 	.word	0x48000400
 80048c8:	48001c00 	.word	0x48001c00

080048cc <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 80048cc:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 80048ce:	4c09      	ldr	r4, [pc, #36]	; (80048f4 <HCI_TL_SPI_Reset+0x28>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	2101      	movs	r1, #1
 80048d4:	4620      	mov	r0, r4
 80048d6:	f001 fdbe 	bl	8006456 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80048da:	2005      	movs	r0, #5
 80048dc:	f000 fdb8 	bl	8005450 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 80048e0:	2201      	movs	r2, #1
 80048e2:	4611      	mov	r1, r2
 80048e4:	4620      	mov	r0, r4
 80048e6:	f001 fdb6 	bl	8006456 <HAL_GPIO_WritePin>
  HAL_Delay(5);    
 80048ea:	2005      	movs	r0, #5
 80048ec:	f000 fdb0 	bl	8005450 <HAL_Delay>
  return 0;
}  
 80048f0:	2000      	movs	r0, #0
 80048f2:	bd10      	pop	{r4, pc}
 80048f4:	48001c00 	.word	0x48001c00

080048f8 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80048f8:	b570      	push	{r4, r5, r6, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	4606      	mov	r6, r0
 80048fe:	460d      	mov	r5, r1
  uint16_t byte_count;
  uint8_t len = 0;
  uint8_t char_ff = 0xff;
 8004900:	23ff      	movs	r3, #255	; 0xff
 8004902:	f88d 300f 	strb.w	r3, [sp, #15]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8004906:	4b1d      	ldr	r3, [pc, #116]	; (800497c <HCI_TL_SPI_Receive+0x84>)
 8004908:	e893 0003 	ldmia.w	r3, {r0, r1}
 800490c:	9002      	str	r0, [sp, #8]
 800490e:	f88d 100c 	strb.w	r1, [sp, #12]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8004912:	2200      	movs	r2, #0
 8004914:	2104      	movs	r1, #4
 8004916:	481a      	ldr	r0, [pc, #104]	; (8004980 <HCI_TL_SPI_Receive+0x88>)
 8004918:	f001 fd9d 	bl	8006456 <HAL_GPIO_WritePin>

  /* Read the header */  
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 800491c:	2205      	movs	r2, #5
 800491e:	4669      	mov	r1, sp
 8004920:	a802      	add	r0, sp, #8
 8004922:	f001 fa87 	bl	8005e34 <BSP_SPI1_SendRecv>
  	
  if(header_slave[0] == 0x02) 
 8004926:	f89d 3000 	ldrb.w	r3, [sp]
 800492a:	2b02      	cmp	r3, #2
 800492c:	d008      	beq.n	8004940 <HCI_TL_SPI_Receive+0x48>
  uint8_t len = 0;
 800492e:	2400      	movs	r4, #0
        buffer[len] = read_char;
      }      
    }    
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8004930:	2201      	movs	r2, #1
 8004932:	2104      	movs	r1, #4
 8004934:	4812      	ldr	r0, [pc, #72]	; (8004980 <HCI_TL_SPI_Receive+0x88>)
 8004936:	f001 fd8e 	bl	8006456 <HAL_GPIO_WritePin>
    PRINT_CSV("\n");
  }
#endif
  
  return len;  
}
 800493a:	4620      	mov	r0, r4
 800493c:	b004      	add	sp, #16
 800493e:	bd70      	pop	{r4, r5, r6, pc}
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8004940:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004944:	f89d 3003 	ldrb.w	r3, [sp, #3]
    if(byte_count > 0) {
 8004948:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 800494c:	d014      	beq.n	8004978 <HCI_TL_SPI_Receive+0x80>
      if (byte_count > size){
 800494e:	42ab      	cmp	r3, r5
 8004950:	d800      	bhi.n	8004954 <HCI_TL_SPI_Receive+0x5c>
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8004952:	461d      	mov	r5, r3
      for(len = 0; len < byte_count; len++)
 8004954:	2400      	movs	r4, #0
 8004956:	e00b      	b.n	8004970 <HCI_TL_SPI_Receive+0x78>
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);  
 8004958:	2201      	movs	r2, #1
 800495a:	f10d 010e 	add.w	r1, sp, #14
 800495e:	f10d 000f 	add.w	r0, sp, #15
 8004962:	f001 fa67 	bl	8005e34 <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 8004966:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800496a:	5533      	strb	r3, [r6, r4]
      for(len = 0; len < byte_count; len++)
 800496c:	3401      	adds	r4, #1
 800496e:	b2e4      	uxtb	r4, r4
 8004970:	b2a3      	uxth	r3, r4
 8004972:	42ab      	cmp	r3, r5
 8004974:	d3f0      	bcc.n	8004958 <HCI_TL_SPI_Receive+0x60>
 8004976:	e7db      	b.n	8004930 <HCI_TL_SPI_Receive+0x38>
  uint8_t len = 0;
 8004978:	2400      	movs	r4, #0
 800497a:	e7d9      	b.n	8004930 <HCI_TL_SPI_Receive+0x38>
 800497c:	0800bf00 	.word	0x0800bf00
 8004980:	48000400 	.word	0x48000400

08004984 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{  
 8004984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004986:	b085      	sub	sp, #20
 8004988:	4607      	mov	r7, r0
 800498a:	460e      	mov	r6, r1
  int32_t result;  
  
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 800498c:	4b1c      	ldr	r3, [pc, #112]	; (8004a00 <HCI_TL_SPI_Send+0x7c>)
 800498e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004992:	9002      	str	r0, [sp, #8]
 8004994:	f88d 100c 	strb.w	r1, [sp, #12]
  uint8_t header_slave[HEADER_SIZE];
  
  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8004998:	f001 fb60 	bl	800605c <HAL_GetTick>
 800499c:	4605      	mov	r5, r0
 800499e:	e011      	b.n	80049c4 <HCI_TL_SPI_Send+0x40>
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
    
    if(header_slave[0] == 0x02) 
    {
      /* SPI is ready */
      if(header_slave[1] >= size) 
 80049a0:	f89d 3001 	ldrb.w	r3, [sp, #1]
 80049a4:	42b3      	cmp	r3, r6
 80049a6:	d21e      	bcs.n	80049e6 <HCI_TL_SPI_Send+0x62>
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
      } 
      else 
      {
        /* Buffer is too small */
        result = -2;
 80049a8:	f06f 0401 	mvn.w	r4, #1
      /* SPI is not ready */
      result = -1;
    }
    
    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80049ac:	2201      	movs	r2, #1
 80049ae:	2104      	movs	r1, #4
 80049b0:	4814      	ldr	r0, [pc, #80]	; (8004a04 <HCI_TL_SPI_Send+0x80>)
 80049b2:	f001 fd50 	bl	8006456 <HAL_GPIO_WritePin>
    
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80049b6:	f001 fb51 	bl	800605c <HAL_GetTick>
 80049ba:	1b40      	subs	r0, r0, r5
 80049bc:	280f      	cmp	r0, #15
 80049be:	d819      	bhi.n	80049f4 <HCI_TL_SPI_Send+0x70>
    {
      result = -3;
      break;
    }
  } while(result < 0);
 80049c0:	2c00      	cmp	r4, #0
 80049c2:	da19      	bge.n	80049f8 <HCI_TL_SPI_Send+0x74>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80049c4:	2200      	movs	r2, #0
 80049c6:	2104      	movs	r1, #4
 80049c8:	480e      	ldr	r0, [pc, #56]	; (8004a04 <HCI_TL_SPI_Send+0x80>)
 80049ca:	f001 fd44 	bl	8006456 <HAL_GPIO_WritePin>
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80049ce:	2205      	movs	r2, #5
 80049d0:	4669      	mov	r1, sp
 80049d2:	a802      	add	r0, sp, #8
 80049d4:	f001 fa2e 	bl	8005e34 <BSP_SPI1_SendRecv>
    if(header_slave[0] == 0x02) 
 80049d8:	f89d 3000 	ldrb.w	r3, [sp]
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d0df      	beq.n	80049a0 <HCI_TL_SPI_Send+0x1c>
      result = -1;
 80049e0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80049e4:	e7e2      	b.n	80049ac <HCI_TL_SPI_Send+0x28>
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 80049e6:	4632      	mov	r2, r6
 80049e8:	4907      	ldr	r1, [pc, #28]	; (8004a08 <HCI_TL_SPI_Send+0x84>)
 80049ea:	4638      	mov	r0, r7
 80049ec:	f001 fa22 	bl	8005e34 <BSP_SPI1_SendRecv>
    result = 0;
 80049f0:	2400      	movs	r4, #0
 80049f2:	e7db      	b.n	80049ac <HCI_TL_SPI_Send+0x28>
      result = -3;
 80049f4:	f06f 0402 	mvn.w	r4, #2
  
  return result;
}
 80049f8:	4620      	mov	r0, r4
 80049fa:	b005      	add	sp, #20
 80049fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049fe:	bf00      	nop
 8004a00:	0800bf08 	.word	0x0800bf08
 8004a04:	48000400 	.word	0x48000400
 8004a08:	20000218 	.word	0x20000218

08004a0c <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8004a0c:	b508      	push	{r3, lr}
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8004a0e:	2120      	movs	r1, #32
 8004a10:	4803      	ldr	r0, [pc, #12]	; (8004a20 <IsDataAvailable+0x14>)
 8004a12:	f001 fd19 	bl	8006448 <HAL_GPIO_ReadPin>
} 
 8004a16:	2801      	cmp	r0, #1
 8004a18:	bf14      	ite	ne
 8004a1a:	2000      	movne	r0, #0
 8004a1c:	2001      	moveq	r0, #1
 8004a1e:	bd08      	pop	{r3, pc}
 8004a20:	48000800 	.word	0x48000800

08004a24 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */ 
void hci_tl_lowlevel_init(void)
{
 8004a24:	b500      	push	{lr}
 8004a26:	b089      	sub	sp, #36	; 0x24
  /* USER CODE END hci_tl_lowlevel_init 1 */
#ifdef HCI_TL
  tHciIO fops;  
  
  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8004a28:	4b0c      	ldr	r3, [pc, #48]	; (8004a5c <hci_tl_lowlevel_init+0x38>)
 8004a2a:	9301      	str	r3, [sp, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8004a2c:	4b0c      	ldr	r3, [pc, #48]	; (8004a60 <hci_tl_lowlevel_init+0x3c>)
 8004a2e:	9302      	str	r3, [sp, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8004a30:	4b0c      	ldr	r3, [pc, #48]	; (8004a64 <hci_tl_lowlevel_init+0x40>)
 8004a32:	9305      	str	r3, [sp, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8004a34:	4b0c      	ldr	r3, [pc, #48]	; (8004a68 <hci_tl_lowlevel_init+0x44>)
 8004a36:	9304      	str	r3, [sp, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8004a38:	4b0c      	ldr	r3, [pc, #48]	; (8004a6c <hci_tl_lowlevel_init+0x48>)
 8004a3a:	9303      	str	r3, [sp, #12]
  fops.GetTick = BSP_GetTick;
 8004a3c:	4b0c      	ldr	r3, [pc, #48]	; (8004a70 <hci_tl_lowlevel_init+0x4c>)
 8004a3e:	9307      	str	r3, [sp, #28]
  
  hci_register_io_bus (&fops);
 8004a40:	a801      	add	r0, sp, #4
 8004a42:	f005 fd45 	bl	800a4d0 <hci_register_io_bus>
  /* USER CODE END hci_tl_lowlevel_init 2 */
  
  /* Register event irq handler */
  //HAL_EXTI_GetHandle(&hexti5, EXTI_LINE_5);
  //HAL_EXTI_RegisterCallback(&hexti5, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0x03, 0x00);
 8004a46:	2200      	movs	r2, #0
 8004a48:	2103      	movs	r1, #3
 8004a4a:	2017      	movs	r0, #23
 8004a4c:	f001 fb1e 	bl	800608c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004a50:	2017      	movs	r0, #23
 8004a52:	f001 fb53 	bl	80060fc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */
  
  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8004a56:	b009      	add	sp, #36	; 0x24
 8004a58:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a5c:	080047d5 	.word	0x080047d5
 8004a60:	080048a1 	.word	0x080048a1
 8004a64:	08004985 	.word	0x08004985
 8004a68:	080048f9 	.word	0x080048f9
 8004a6c:	080048cd 	.word	0x080048cd
 8004a70:	08005e61 	.word	0x08005e61

08004a74 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8004a74:	b508      	push	{r3, lr}
  /* Call hci_notify_asynch_evt() */
#ifdef HCI_TL
  while(IsDataAvailable())
 8004a76:	f7ff ffc9 	bl	8004a0c <IsDataAvailable>
 8004a7a:	b120      	cbz	r0, 8004a86 <hci_tl_lowlevel_isr+0x12>
  {        
    if(hci_notify_asynch_evt(NULL)) {
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	f005 fe01 	bl	800a684 <hci_notify_asynch_evt>
 8004a82:	2800      	cmp	r0, #0
 8004a84:	d0f7      	beq.n	8004a76 <hci_tl_lowlevel_isr+0x2>
#endif /* HCI_TL */

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */ 
}
 8004a86:	bd08      	pop	{r3, pc}

08004a88 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8004a88:	b510      	push	{r4, lr}
 8004a8a:	b0ba      	sub	sp, #232	; 0xe8
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a8c:	2400      	movs	r4, #0
 8004a8e:	9435      	str	r4, [sp, #212]	; 0xd4
 8004a90:	9436      	str	r4, [sp, #216]	; 0xd8
 8004a92:	9437      	str	r4, [sp, #220]	; 0xdc
 8004a94:	9438      	str	r4, [sp, #224]	; 0xe0
 8004a96:	9439      	str	r4, [sp, #228]	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a98:	2244      	movs	r2, #68	; 0x44
 8004a9a:	4621      	mov	r1, r4
 8004a9c:	a824      	add	r0, sp, #144	; 0x90
 8004a9e:	f006 fe4b 	bl	800b738 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004aa2:	2288      	movs	r2, #136	; 0x88
 8004aa4:	4621      	mov	r1, r4
 8004aa6:	a802      	add	r0, sp, #8
 8004aa8:	f006 fe46 	bl	800b738 <memset>
  
  __HAL_RCC_PWR_CLK_ENABLE();
 8004aac:	4b2a      	ldr	r3, [pc, #168]	; (8004b58 <SystemClock_Config+0xd0>)
 8004aae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004ab0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ab4:	659a      	str	r2, [r3, #88]	; 0x58
 8004ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004abc:	9301      	str	r3, [sp, #4]
 8004abe:	9b01      	ldr	r3, [sp, #4]
  HAL_PWR_EnableBkUpAccess();
 8004ac0:	f002 fa22 	bl	8006f08 <HAL_PWR_EnableBkUpAccess>
  
  /* Enable the LSE Oscilator */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8004ac4:	2304      	movs	r3, #4
 8004ac6:	9324      	str	r3, [sp, #144]	; 0x90
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	9326      	str	r3, [sp, #152]	; 0x98
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 8004acc:	a824      	add	r0, sp, #144	; 0x90
 8004ace:	f002 fadd 	bl	800708c <HAL_RCC_OscConfig>
 8004ad2:	b100      	cbz	r0, 8004ad6 <SystemClock_Config+0x4e>
    while(1);
 8004ad4:	e7fe      	b.n	8004ad4 <SystemClock_Config+0x4c>
  }
  
  /* Enable the CSS interrupt in case LSE signal is corrupted or not present */
  HAL_RCCEx_DisableLSECSS();
 8004ad6:	f003 fa2b 	bl	8007f30 <HAL_RCCEx_DisableLSECSS>
  
  /* Enable MSI Oscillator and activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_MSI;
 8004ada:	2310      	movs	r3, #16
 8004adc:	9324      	str	r3, [sp, #144]	; 0x90
  RCC_OscInitStruct.MSIState            = RCC_MSI_ON;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	932a      	str	r3, [sp, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	9228      	str	r2, [sp, #160]	; 0xa0
  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_11;
 8004ae6:	22b0      	movs	r2, #176	; 0xb0
 8004ae8:	922c      	str	r2, [sp, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8004aea:	2202      	movs	r2, #2
 8004aec:	922e      	str	r2, [sp, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_MSI;
 8004aee:	932f      	str	r3, [sp, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM            = 6;
 8004af0:	2306      	movs	r3, #6
 8004af2:	9330      	str	r3, [sp, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN            = 40;
 8004af4:	2328      	movs	r3, #40	; 0x28
 8004af6:	9331      	str	r3, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP            = 7;
 8004af8:	2307      	movs	r3, #7
 8004afa:	9332      	str	r3, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ            = 4;
 8004afc:	2304      	movs	r3, #4
 8004afe:	9333      	str	r3, [sp, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLR            = 4;
 8004b00:	9334      	str	r3, [sp, #208]	; 0xd0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 8004b02:	a824      	add	r0, sp, #144	; 0x90
 8004b04:	f002 fac2 	bl	800708c <HAL_RCC_OscConfig>
 8004b08:	b100      	cbz	r0, 8004b0c <SystemClock_Config+0x84>
    while(1);
 8004b0a:	e7fe      	b.n	8004b0a <SystemClock_Config+0x82>
  }
  
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004b0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b10:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004b12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b16:	9323      	str	r3, [sp, #140]	; 0x8c
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b18:	a802      	add	r0, sp, #8
 8004b1a:	f002 ffdf 	bl	8007adc <HAL_RCCEx_PeriphCLKConfig>
 8004b1e:	b100      	cbz	r0, 8004b22 <SystemClock_Config+0x9a>
  {
    while(1);
 8004b20:	e7fe      	b.n	8004b20 <SystemClock_Config+0x98>
  }
  
  /* Enable MSI Auto-calibration through LSE */
  HAL_RCCEx_EnableMSIPLLMode();
 8004b22:	f003 fa13 	bl	8007f4c <HAL_RCCEx_EnableMSIPLLMode>
  
  /* Select MSI output as USB clock source */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004b26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b2a:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_MSI;
 8004b2c:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 8004b30:	931d      	str	r3, [sp, #116]	; 0x74
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8004b32:	a802      	add	r0, sp, #8
 8004b34:	f002 ffd2 	bl	8007adc <HAL_RCCEx_PeriphCLKConfig>
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
  clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8004b38:	230f      	movs	r3, #15
 8004b3a:	9335      	str	r3, [sp, #212]	; 0xd4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	9336      	str	r3, [sp, #216]	; 0xd8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004b40:	2300      	movs	r3, #0
 8004b42:	9337      	str	r3, [sp, #220]	; 0xdc
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004b44:	9338      	str	r3, [sp, #224]	; 0xe0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004b46:	9339      	str	r3, [sp, #228]	; 0xe4
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK){
 8004b48:	2104      	movs	r1, #4
 8004b4a:	a835      	add	r0, sp, #212	; 0xd4
 8004b4c:	f002 fdb4 	bl	80076b8 <HAL_RCC_ClockConfig>
 8004b50:	b100      	cbz	r0, 8004b54 <SystemClock_Config+0xcc>
    while(1);
 8004b52:	e7fe      	b.n	8004b52 <SystemClock_Config+0xca>
  }
}
 8004b54:	b03a      	add	sp, #232	; 0xe8
 8004b56:	bd10      	pop	{r4, pc}
 8004b58:	40021000 	.word	0x40021000

08004b5c <BSP_LSM303AGR_WriteReg_Acc>:
{
 8004b5c:	b570      	push	{r4, r5, r6, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	460d      	mov	r5, r1
 8004b62:	4614      	mov	r4, r2
  uint8_t dataReg = (uint8_t)Reg;
 8004b64:	f88d 0007 	strb.w	r0, [sp, #7]
  LSM_ACC_CS_LOW();
 8004b68:	2200      	movs	r2, #0
 8004b6a:	2110      	movs	r1, #16
 8004b6c:	480f      	ldr	r0, [pc, #60]	; (8004bac <BSP_LSM303AGR_WriteReg_Acc+0x50>)
 8004b6e:	f001 fc72 	bl	8006456 <HAL_GPIO_WritePin>
  if (BSP_SPI2_Send(&dataReg, 1) != 1)
 8004b72:	2101      	movs	r1, #1
 8004b74:	f10d 0007 	add.w	r0, sp, #7
 8004b78:	f001 f94a 	bl	8005e10 <BSP_SPI2_Send>
 8004b7c:	2801      	cmp	r0, #1
 8004b7e:	d00f      	beq.n	8004ba0 <BSP_LSM303AGR_WriteReg_Acc+0x44>
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8004b80:	f06f 0605 	mvn.w	r6, #5
  if (BSP_SPI2_Send(pdata, len) != len)
 8004b84:	4621      	mov	r1, r4
 8004b86:	4628      	mov	r0, r5
 8004b88:	f001 f942 	bl	8005e10 <BSP_SPI2_Send>
 8004b8c:	42a0      	cmp	r0, r4
 8004b8e:	d109      	bne.n	8004ba4 <BSP_LSM303AGR_WriteReg_Acc+0x48>
  LSM_ACC_CS_HIGH();
 8004b90:	2201      	movs	r2, #1
 8004b92:	2110      	movs	r1, #16
 8004b94:	4805      	ldr	r0, [pc, #20]	; (8004bac <BSP_LSM303AGR_WriteReg_Acc+0x50>)
 8004b96:	f001 fc5e 	bl	8006456 <HAL_GPIO_WritePin>
}
 8004b9a:	4630      	mov	r0, r6
 8004b9c:	b002      	add	sp, #8
 8004b9e:	bd70      	pop	{r4, r5, r6, pc}
  int32_t ret = BSP_ERROR_NONE;
 8004ba0:	2600      	movs	r6, #0
 8004ba2:	e7ef      	b.n	8004b84 <BSP_LSM303AGR_WriteReg_Acc+0x28>
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8004ba4:	f06f 0605 	mvn.w	r6, #5
 8004ba8:	e7f2      	b.n	8004b90 <BSP_LSM303AGR_WriteReg_Acc+0x34>
 8004baa:	bf00      	nop
 8004bac:	48000800 	.word	0x48000800

08004bb0 <startAcc>:
static void startAcc() {
 8004bb0:	b510      	push	{r4, lr}
 8004bb2:	b084      	sub	sp, #16
	inData[0] = seve; // Enable XYZ Axis and ODR (Output Data Rate) set to 100 Hz
 8004bb4:	2357      	movs	r3, #87	; 0x57
 8004bb6:	f88d 3004 	strb.w	r3, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(CTRL_REG1_A, inData, 1); // 1 - Relevant for ODR and power-mode (ODR is dependent on power mode)
 8004bba:	2201      	movs	r2, #1
 8004bbc:	a901      	add	r1, sp, #4
 8004bbe:	2020      	movs	r0, #32
 8004bc0:	f7ff ffcc 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = zero; // Don't care about this for now.
 8004bc4:	2400      	movs	r4, #0
 8004bc6:	f88d 4004 	strb.w	r4, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(CTRL_REG2_A, inData, 1); // 2 - Relevant for Filters (High-Pass, data filter), and interrupts.
 8004bca:	2201      	movs	r2, #1
 8004bcc:	a901      	add	r1, sp, #4
 8004bce:	2021      	movs	r0, #33	; 0x21
 8004bd0:	f7ff ffc4 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = zero; // Don't care about this for now. -
 8004bd4:	f88d 4004 	strb.w	r4, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(CTRL_REG3_A, inData, 1); // 3 - Relevant for FIFO and interrupts
 8004bd8:	2201      	movs	r2, #1
 8004bda:	a901      	add	r1, sp, #4
 8004bdc:	2022      	movs	r0, #34	; 0x22
 8004bde:	f7ff ffbd 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = 0x81; // Enable SPI and Block data update set to output new data when MSB and LSB regs are read.
 8004be2:	2381      	movs	r3, #129	; 0x81
 8004be4:	f88d 3004 	strb.w	r3, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(CTRL_REG4_A, inData, 1); // 4 - Relevant for Block data update, self-test, SPI enable,
 8004be8:	2201      	movs	r2, #1
 8004bea:	a901      	add	r1, sp, #4
 8004bec:	2023      	movs	r0, #35	; 0x23
 8004bee:	f7ff ffb5 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = zero; // Don't care about this for now.
 8004bf2:	f88d 4004 	strb.w	r4, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(CTRL_REG5_A, inData, 1); // 5 - Relevant for FIFO enable, rebooting, latch enable interrupts,
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	a901      	add	r1, sp, #4
 8004bfa:	2024      	movs	r0, #36	; 0x24
 8004bfc:	f7ff ffae 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = zero; // Don't care about this for now.
 8004c00:	f88d 4004 	strb.w	r4, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(CTRL_REG6_A, inData, 1); // 6 - Relevant for more interrupts
 8004c04:	2201      	movs	r2, #1
 8004c06:	a901      	add	r1, sp, #4
 8004c08:	2025      	movs	r0, #37	; 0x25
 8004c0a:	f7ff ffa7 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = zero; // Don't care about this for now.
 8004c0e:	f88d 4004 	strb.w	r4, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(DATACAPTURE_A, inData, 1); // 7 - Relevant for data updates, and overruns/overwrites
 8004c12:	2201      	movs	r2, #1
 8004c14:	a901      	add	r1, sp, #4
 8004c16:	2026      	movs	r0, #38	; 0x26
 8004c18:	f7ff ffa0 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = zero; // Don't care about this for now.
 8004c1c:	f88d 4004 	strb.w	r4, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(INT1_THS_A, inData, 1); // 8 - Relevant for interrupt 1 threshold for LSBs
 8004c20:	2201      	movs	r2, #1
 8004c22:	a901      	add	r1, sp, #4
 8004c24:	2032      	movs	r0, #50	; 0x32
 8004c26:	f7ff ff99 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = zero; // Don't care about this for now.
 8004c2a:	f88d 4004 	strb.w	r4, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(INT1_DURATION_A, inData, 1); // 9 - Relevant for minimum Interrupt 2(?) length for an event to be recognised. (Depends on ODR chosen)
 8004c2e:	2201      	movs	r2, #1
 8004c30:	a901      	add	r1, sp, #4
 8004c32:	2033      	movs	r0, #51	; 0x33
 8004c34:	f7ff ff92 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = zero; // Don't care about this for now.
 8004c38:	f88d 4004 	strb.w	r4, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(INT1_CFG_A, inData, 1); // 10 - Relevant for Interrupt 1 configuration (enable axes Up/Down direction and low event recognition)
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	a901      	add	r1, sp, #4
 8004c40:	2030      	movs	r0, #48	; 0x30
 8004c42:	f7ff ff8b 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = zero; // Don't care about this for now.
 8004c46:	f88d 4004 	strb.w	r4, [sp, #4]
	BSP_LSM303AGR_WriteReg_Acc(CTRL_REG5_A, inData, 1); // 11
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	a901      	add	r1, sp, #4
 8004c4e:	2024      	movs	r0, #36	; 0x24
 8004c50:	f7ff ff84 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
}
 8004c54:	b004      	add	sp, #16
 8004c56:	bd10      	pop	{r4, pc}

08004c58 <BSP_LSM303AGR_WriteReg_Mag>:
{
 8004c58:	b570      	push	{r4, r5, r6, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	460d      	mov	r5, r1
 8004c5e:	4614      	mov	r4, r2
  uint8_t dataReg = (uint8_t)Reg;
 8004c60:	f88d 0007 	strb.w	r0, [sp, #7]
  LSM_MAG_CS_LOW();
 8004c64:	2200      	movs	r2, #0
 8004c66:	2102      	movs	r1, #2
 8004c68:	480f      	ldr	r0, [pc, #60]	; (8004ca8 <BSP_LSM303AGR_WriteReg_Mag+0x50>)
 8004c6a:	f001 fbf4 	bl	8006456 <HAL_GPIO_WritePin>
  if (BSP_SPI2_Send(&dataReg, 1) != 1)
 8004c6e:	2101      	movs	r1, #1
 8004c70:	f10d 0007 	add.w	r0, sp, #7
 8004c74:	f001 f8cc 	bl	8005e10 <BSP_SPI2_Send>
 8004c78:	2801      	cmp	r0, #1
 8004c7a:	d00f      	beq.n	8004c9c <BSP_LSM303AGR_WriteReg_Mag+0x44>
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8004c7c:	f06f 0605 	mvn.w	r6, #5
  if (BSP_SPI2_Send(pdata, len) != len)
 8004c80:	4621      	mov	r1, r4
 8004c82:	4628      	mov	r0, r5
 8004c84:	f001 f8c4 	bl	8005e10 <BSP_SPI2_Send>
 8004c88:	42a0      	cmp	r0, r4
 8004c8a:	d109      	bne.n	8004ca0 <BSP_LSM303AGR_WriteReg_Mag+0x48>
  LSM_MAG_CS_HIGH();
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	2102      	movs	r1, #2
 8004c90:	4805      	ldr	r0, [pc, #20]	; (8004ca8 <BSP_LSM303AGR_WriteReg_Mag+0x50>)
 8004c92:	f001 fbe0 	bl	8006456 <HAL_GPIO_WritePin>
}
 8004c96:	4630      	mov	r0, r6
 8004c98:	b002      	add	sp, #8
 8004c9a:	bd70      	pop	{r4, r5, r6, pc}
  int32_t ret = BSP_ERROR_NONE;
 8004c9c:	2600      	movs	r6, #0
 8004c9e:	e7ef      	b.n	8004c80 <BSP_LSM303AGR_WriteReg_Mag+0x28>
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8004ca0:	f06f 0605 	mvn.w	r6, #5
 8004ca4:	e7f2      	b.n	8004c8c <BSP_LSM303AGR_WriteReg_Mag+0x34>
 8004ca6:	bf00      	nop
 8004ca8:	48000400 	.word	0x48000400

08004cac <Init_BlueNRG_Stack>:
{
 8004cac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cae:	b0d3      	sub	sp, #332	; 0x14c
  char customName[8] = "CSys704";
 8004cb0:	4a6c      	ldr	r2, [pc, #432]	; (8004e64 <Init_BlueNRG_Stack+0x1b8>)
 8004cb2:	ab4e      	add	r3, sp, #312	; 0x138
 8004cb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004cb8:	e883 0003 	stmia.w	r3, {r0, r1}
  for(int i=0; i<7; i++)
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	2b06      	cmp	r3, #6
 8004cc0:	dc08      	bgt.n	8004cd4 <Init_BlueNRG_Stack+0x28>
    BoardName[i]= customName[i];
 8004cc2:	f503 72a4 	add.w	r2, r3, #328	; 0x148
 8004cc6:	446a      	add	r2, sp
 8004cc8:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 8004ccc:	f802 1c08 	strb.w	r1, [r2, #-8]
  for(int i=0; i<7; i++)
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	e7f4      	b.n	8004cbe <Init_BlueNRG_Stack+0x12>
  BoardName[7]= 0;
 8004cd4:	2100      	movs	r1, #0
 8004cd6:	f88d 1147 	strb.w	r1, [sp, #327]	; 0x147
  hci_init(HCI_Event_CB, NULL);
 8004cda:	4863      	ldr	r0, [pc, #396]	; (8004e68 <Init_BlueNRG_Stack+0x1bc>)
 8004cdc:	f005 fbce 	bl	800a47c <hci_init>
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8004ce0:	f50d 7197 	add.w	r1, sp, #302	; 0x12e
 8004ce4:	a84c      	add	r0, sp, #304	; 0x130
 8004ce6:	f005 fab0 	bl	800a24a <getBlueNRGVersion>
  aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, 6, &data_len_out, bdaddr);
 8004cea:	4c60      	ldr	r4, [pc, #384]	; (8004e6c <Init_BlueNRG_Stack+0x1c0>)
 8004cec:	4623      	mov	r3, r4
 8004cee:	f20d 1231 	addw	r2, sp, #305	; 0x131
 8004cf2:	2106      	movs	r1, #6
 8004cf4:	2080      	movs	r0, #128	; 0x80
 8004cf6:	f005 fa44 	bl	800a182 <aci_hal_read_config_data>
  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8004cfa:	7963      	ldrb	r3, [r4, #5]
 8004cfc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004d00:	2bc0      	cmp	r3, #192	; 0xc0
 8004d02:	d016      	beq.n	8004d32 <Init_BlueNRG_Stack+0x86>
    XPRINTF("\r\nStatic Random address not well formed.\r\n");
 8004d04:	f10d 0c2c 	add.w	ip, sp, #44	; 0x2c
 8004d08:	4c59      	ldr	r4, [pc, #356]	; (8004e70 <Init_BlueNRG_Stack+0x1c4>)
 8004d0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d0c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004d10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d12:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004d16:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004d1a:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8004d1e:	f82c 2b02 	strh.w	r2, [ip], #2
 8004d22:	0c12      	lsrs	r2, r2, #16
 8004d24:	f88c 2000 	strb.w	r2, [ip]
 8004d28:	212a      	movs	r1, #42	; 0x2a
 8004d2a:	a80b      	add	r0, sp, #44	; 0x2c
 8004d2c:	f000 fe18 	bl	8005960 <CDC_Fill_Buffer>
    while(1);
 8004d30:	e7fe      	b.n	8004d30 <Init_BlueNRG_Stack+0x84>
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, data_len_out,
 8004d32:	4a4e      	ldr	r2, [pc, #312]	; (8004e6c <Init_BlueNRG_Stack+0x1c0>)
 8004d34:	f89d 1131 	ldrb.w	r1, [sp, #305]	; 0x131
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f005 f9ef 	bl	800a11c <aci_hal_write_config_data>
  hci_reset();
 8004d3e:	f005 faad 	bl	800a29c <hci_reset>
  ret = aci_gatt_init();    
 8004d42:	f005 f8c0 	bl	8009ec6 <aci_gatt_init>
  if(ret){
 8004d46:	bb38      	cbnz	r0, 8004d98 <Init_BlueNRG_Stack+0xec>
  ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8004d48:	f50d 7399 	add.w	r3, sp, #306	; 0x132
 8004d4c:	9301      	str	r3, [sp, #4]
 8004d4e:	ab4d      	add	r3, sp, #308	; 0x134
 8004d50:	9300      	str	r3, [sp, #0]
 8004d52:	f50d 739b 	add.w	r3, sp, #310	; 0x136
 8004d56:	2207      	movs	r2, #7
 8004d58:	2100      	movs	r1, #0
 8004d5a:	2001      	movs	r0, #1
 8004d5c:	f004 ffa4 	bl	8009ca8 <aci_gap_init_IDB05A1>
  if(ret != BLE_STATUS_SUCCESS){
 8004d60:	bb48      	cbnz	r0, 8004db6 <Init_BlueNRG_Stack+0x10a>
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8004d62:	ab50      	add	r3, sp, #320	; 0x140
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	2307      	movs	r3, #7
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f8bd 1134 	ldrh.w	r1, [sp, #308]	; 0x134
 8004d6e:	f8bd 0136 	ldrh.w	r0, [sp, #310]	; 0x136
 8004d72:	f005 f974 	bl	800a05e <aci_gatt_update_char_value>
  if(ret){
 8004d76:	b348      	cbz	r0, 8004dcc <Init_BlueNRG_Stack+0x120>
     XPRINTF("\r\naci_gatt_update_char_value failed\r\n");
 8004d78:	ac0b      	add	r4, sp, #44	; 0x2c
 8004d7a:	4d3e      	ldr	r5, [pc, #248]	; (8004e74 <Init_BlueNRG_Stack+0x1c8>)
 8004d7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d84:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004d88:	f844 0b04 	str.w	r0, [r4], #4
 8004d8c:	8021      	strh	r1, [r4, #0]
 8004d8e:	2125      	movs	r1, #37	; 0x25
 8004d90:	a80b      	add	r0, sp, #44	; 0x2c
 8004d92:	f000 fde5 	bl	8005960 <CDC_Fill_Buffer>
    while(1);
 8004d96:	e7fe      	b.n	8004d96 <Init_BlueNRG_Stack+0xea>
     XPRINTF("\r\nGATT_Init failed\r\n");
 8004d98:	ac0b      	add	r4, sp, #44	; 0x2c
 8004d9a:	4d37      	ldr	r5, [pc, #220]	; (8004e78 <Init_BlueNRG_Stack+0x1cc>)
 8004d9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004da0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004da4:	f844 0b04 	str.w	r0, [r4], #4
 8004da8:	7021      	strb	r1, [r4, #0]
 8004daa:	2114      	movs	r1, #20
 8004dac:	a80b      	add	r0, sp, #44	; 0x2c
 8004dae:	f000 fdd7 	bl	8005960 <CDC_Fill_Buffer>
}
 8004db2:	b053      	add	sp, #332	; 0x14c
 8004db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     XPRINTF("\r\nGAP_Init failed\r\n");
 8004db6:	ac0b      	add	r4, sp, #44	; 0x2c
 8004db8:	4d30      	ldr	r5, [pc, #192]	; (8004e7c <Init_BlueNRG_Stack+0x1d0>)
 8004dba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004dbe:	682b      	ldr	r3, [r5, #0]
 8004dc0:	6023      	str	r3, [r4, #0]
 8004dc2:	2113      	movs	r1, #19
 8004dc4:	a80b      	add	r0, sp, #44	; 0x2c
 8004dc6:	f000 fdcb 	bl	8005960 <CDC_Fill_Buffer>
     goto fail;
 8004dca:	e7f2      	b.n	8004db2 <Init_BlueNRG_Stack+0x106>
  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8004dcc:	2001      	movs	r0, #1
 8004dce:	9003      	str	r0, [sp, #12]
 8004dd0:	4b2b      	ldr	r3, [pc, #172]	; (8004e80 <Init_BlueNRG_Stack+0x1d4>)
 8004dd2:	9302      	str	r3, [sp, #8]
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	9101      	str	r1, [sp, #4]
 8004dd8:	2310      	movs	r3, #16
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	2307      	movs	r3, #7
 8004dde:	460a      	mov	r2, r1
 8004de0:	f004 fffa 	bl	8009dd8 <aci_gap_set_auth_requirement>
  if (ret != BLE_STATUS_SUCCESS) {
 8004de4:	2800      	cmp	r0, #0
 8004de6:	d12d      	bne.n	8004e44 <Init_BlueNRG_Stack+0x198>
  XPRINTF("SERVER: BLE Stack Initialized \r\n"
 8004de8:	f89d 2130 	ldrb.w	r2, [sp, #304]	; 0x130
 8004dec:	f8bd 112e 	ldrh.w	r1, [sp, #302]	; 0x12e
 8004df0:	f001 000f 	and.w	r0, r1, #15
 8004df4:	4b1d      	ldr	r3, [pc, #116]	; (8004e6c <Init_BlueNRG_Stack+0x1c0>)
 8004df6:	795c      	ldrb	r4, [r3, #5]
 8004df8:	791f      	ldrb	r7, [r3, #4]
 8004dfa:	f893 e003 	ldrb.w	lr, [r3, #3]
 8004dfe:	789d      	ldrb	r5, [r3, #2]
 8004e00:	785e      	ldrb	r6, [r3, #1]
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	9309      	str	r3, [sp, #36]	; 0x24
 8004e06:	9608      	str	r6, [sp, #32]
 8004e08:	9507      	str	r5, [sp, #28]
 8004e0a:	f8cd e018 	str.w	lr, [sp, #24]
 8004e0e:	9705      	str	r7, [sp, #20]
 8004e10:	9404      	str	r4, [sp, #16]
 8004e12:	ab50      	add	r3, sp, #320	; 0x140
 8004e14:	9303      	str	r3, [sp, #12]
 8004e16:	3061      	adds	r0, #97	; 0x61
 8004e18:	9002      	str	r0, [sp, #8]
 8004e1a:	f3c1 1303 	ubfx	r3, r1, #4, #4
 8004e1e:	9301      	str	r3, [sp, #4]
 8004e20:	0a09      	lsrs	r1, r1, #8
 8004e22:	9100      	str	r1, [sp, #0]
 8004e24:	f002 030f 	and.w	r3, r2, #15
 8004e28:	0912      	lsrs	r2, r2, #4
 8004e2a:	4916      	ldr	r1, [pc, #88]	; (8004e84 <Init_BlueNRG_Stack+0x1d8>)
 8004e2c:	a80b      	add	r0, sp, #44	; 0x2c
 8004e2e:	f006 fc63 	bl	800b6f8 <siprintf>
 8004e32:	4601      	mov	r1, r0
 8004e34:	a80b      	add	r0, sp, #44	; 0x2c
 8004e36:	f000 fd93 	bl	8005960 <CDC_Fill_Buffer>
  aci_hal_set_tx_power_level(1,4);
 8004e3a:	2104      	movs	r1, #4
 8004e3c:	2001      	movs	r0, #1
 8004e3e:	f005 f9dc 	bl	800a1fa <aci_hal_set_tx_power_level>
  return;
 8004e42:	e7b6      	b.n	8004db2 <Init_BlueNRG_Stack+0x106>
     XPRINTF("\r\nGAP setting Authentication failed\r\n");
 8004e44:	ac0b      	add	r4, sp, #44	; 0x2c
 8004e46:	4d10      	ldr	r5, [pc, #64]	; (8004e88 <Init_BlueNRG_Stack+0x1dc>)
 8004e48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e50:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004e54:	f844 0b04 	str.w	r0, [r4], #4
 8004e58:	8021      	strh	r1, [r4, #0]
 8004e5a:	2125      	movs	r1, #37	; 0x25
 8004e5c:	a80b      	add	r0, sp, #44	; 0x2c
 8004e5e:	f000 fd7f 	bl	8005960 <CDC_Fill_Buffer>
     goto fail;
 8004e62:	e7a6      	b.n	8004db2 <Init_BlueNRG_Stack+0x106>
 8004e64:	0800c144 	.word	0x0800c144
 8004e68:	08004751 	.word	0x08004751
 8004e6c:	20000318 	.word	0x20000318
 8004e70:	0800c028 	.word	0x0800c028
 8004e74:	0800c080 	.word	0x0800c080
 8004e78:	0800c054 	.word	0x0800c054
 8004e7c:	0800c06c 	.word	0x0800c06c
 8004e80:	0001e240 	.word	0x0001e240
 8004e84:	0800c0d0 	.word	0x0800c0d0
 8004e88:	0800c0a8 	.word	0x0800c0a8

08004e8c <Init_BlueNRG_Custom_Services>:
{
 8004e8c:	b510      	push	{r4, lr}
 8004e8e:	b0c0      	sub	sp, #256	; 0x100
  ret = Add_HW_SW_ServW2ST_Service();
 8004e90:	f7ff fab2 	bl	80043f8 <Add_HW_SW_ServW2ST_Service>
  if(ret == BLE_STATUS_SUCCESS)
 8004e94:	b998      	cbnz	r0, 8004ebe <Init_BlueNRG_Custom_Services+0x32>
     XPRINTF("HW & SW Service W2ST added successfully\r\n");
 8004e96:	46ec      	mov	ip, sp
 8004e98:	4c11      	ldr	r4, [pc, #68]	; (8004ee0 <Init_BlueNRG_Custom_Services+0x54>)
 8004e9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e9c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004ea0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ea2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004ea6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004eaa:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8004eae:	f8ac 2000 	strh.w	r2, [ip]
 8004eb2:	2129      	movs	r1, #41	; 0x29
 8004eb4:	4668      	mov	r0, sp
 8004eb6:	f000 fd53 	bl	8005960 <CDC_Fill_Buffer>
}
 8004eba:	b040      	add	sp, #256	; 0x100
 8004ebc:	bd10      	pop	{r4, pc}
     XPRINTF("\r\nError while adding HW & SW Service W2ST\r\n");
 8004ebe:	46ec      	mov	ip, sp
 8004ec0:	4c08      	ldr	r4, [pc, #32]	; (8004ee4 <Init_BlueNRG_Custom_Services+0x58>)
 8004ec2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ec4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004ec8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004eca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004ece:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004ed2:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8004ed6:	212b      	movs	r1, #43	; 0x2b
 8004ed8:	4668      	mov	r0, sp
 8004eda:	f000 fd41 	bl	8005960 <CDC_Fill_Buffer>
}
 8004ede:	e7ec      	b.n	8004eba <Init_BlueNRG_Custom_Services+0x2e>
 8004ee0:	0800c14c 	.word	0x0800c14c
 8004ee4:	0800c178 	.word	0x0800c178

08004ee8 <SendMotionData>:
{
 8004ee8:	b508      	push	{r3, lr}
  AccGyroMag_Update(&ACC_Value,(BSP_MOTION_SENSOR_Axes_t*)&COMP_Value,&MAG_Value);
 8004eea:	4804      	ldr	r0, [pc, #16]	; (8004efc <SendMotionData+0x14>)
 8004eec:	f100 0208 	add.w	r2, r0, #8
 8004ef0:	f100 0114 	add.w	r1, r0, #20
 8004ef4:	3020      	adds	r0, #32
 8004ef6:	f7ff fb1f 	bl	8004538 <AccGyroMag_Update>
}
 8004efa:	bd08      	pop	{r3, pc}
 8004efc:	20000318 	.word	0x20000318

08004f00 <HAL_TIM_OC_DelayElapsedCallback>:
{
 8004f00:	b508      	push	{r3, lr}
  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8004f02:	7f03      	ldrb	r3, [r0, #28]
 8004f04:	2b08      	cmp	r3, #8
 8004f06:	d000      	beq.n	8004f0a <HAL_TIM_OC_DelayElapsedCallback+0xa>
}
 8004f08:	bd08      	pop	{r3, pc}
     uhCapture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8004f0a:	210c      	movs	r1, #12
 8004f0c:	f003 fe5c 	bl	8008bc8 <HAL_TIM_ReadCapturedValue>
    __HAL_TIM_SET_COMPARE(&TimCCHandle, TIM_CHANNEL_4, (uhCapture + uhCCR4_Val));
 8004f10:	4b04      	ldr	r3, [pc, #16]	; (8004f24 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8004f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f14:	4904      	ldr	r1, [pc, #16]	; (8004f28 <HAL_TIM_OC_DelayElapsedCallback+0x28>)
 8004f16:	6809      	ldr	r1, [r1, #0]
 8004f18:	4408      	add	r0, r1
 8004f1a:	6410      	str	r0, [r2, #64]	; 0x40
    SendAccGyroMag=1;
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004f20:	e7f2      	b.n	8004f08 <HAL_TIM_OC_DelayElapsedCallback+0x8>
 8004f22:	bf00      	nop
 8004f24:	20000318 	.word	0x20000318
 8004f28:	20000004 	.word	0x20000004

08004f2c <HAL_TIM_PeriodElapsedCallback>:
{
 8004f2c:	b508      	push	{r3, lr}
  if(htim == (&TimEnvHandle)) {
 8004f2e:	4b07      	ldr	r3, [pc, #28]	; (8004f4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004f30:	4298      	cmp	r0, r3
 8004f32:	d003      	beq.n	8004f3c <HAL_TIM_PeriodElapsedCallback+0x10>
    } else if(htim == (&TimHandle)) {
 8004f34:	4b06      	ldr	r3, [pc, #24]	; (8004f50 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8004f36:	4298      	cmp	r0, r3
 8004f38:	d005      	beq.n	8004f46 <HAL_TIM_PeriodElapsedCallback+0x1a>
}
 8004f3a:	bd08      	pop	{r3, pc}
	  ReadSensor=1;
 8004f3c:	3b7c      	subs	r3, #124	; 0x7c
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
 8004f44:	e7f9      	b.n	8004f3a <HAL_TIM_PeriodElapsedCallback+0xe>
      CDC_TIM_PeriodElapsedCallback(htim);
 8004f46:	f000 fd2b 	bl	80059a0 <CDC_TIM_PeriodElapsedCallback>
}
 8004f4a:	e7f6      	b.n	8004f3a <HAL_TIM_PeriodElapsedCallback+0xe>
 8004f4c:	20000394 	.word	0x20000394
 8004f50:	20000808 	.word	0x20000808

08004f54 <Sensor_IO_SPI_CS_Init_All>:
{
 8004f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f58:	b08b      	sub	sp, #44	; 0x2c
  BSP_LSM6DSM_CS_GPIO_CLK_ENABLE();
 8004f5a:	4b72      	ldr	r3, [pc, #456]	; (8005124 <Sensor_IO_SPI_CS_Init_All+0x1d0>)
 8004f5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f5e:	f042 0202 	orr.w	r2, r2, #2
 8004f62:	64da      	str	r2, [r3, #76]	; 0x4c
 8004f64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f66:	f002 0202 	and.w	r2, r2, #2
 8004f6a:	9200      	str	r2, [sp, #0]
 8004f6c:	9a00      	ldr	r2, [sp, #0]
  BSP_LSM303AGR_M_CS_GPIO_CLK_ENABLE();
 8004f6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f70:	f042 0202 	orr.w	r2, r2, #2
 8004f74:	64da      	str	r2, [r3, #76]	; 0x4c
 8004f76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f78:	f002 0202 	and.w	r2, r2, #2
 8004f7c:	9201      	str	r2, [sp, #4]
 8004f7e:	9a01      	ldr	r2, [sp, #4]
  BSP_LSM303AGR_X_CS_GPIO_CLK_ENABLE();
 8004f80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f82:	f042 0204 	orr.w	r2, r2, #4
 8004f86:	64da      	str	r2, [r3, #76]	; 0x4c
 8004f88:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f8a:	f002 0204 	and.w	r2, r2, #4
 8004f8e:	9202      	str	r2, [sp, #8]
 8004f90:	9a02      	ldr	r2, [sp, #8]
  BSP_LPS22HB_CS_GPIO_CLK_ENABLE();
 8004f92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f94:	f042 0201 	orr.w	r2, r2, #1
 8004f98:	64da      	str	r2, [r3, #76]	; 0x4c
 8004f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	9303      	str	r3, [sp, #12]
 8004fa2:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(BSP_LSM6DSM_CS_PORT, BSP_LSM6DSM_CS_PIN, GPIO_PIN_SET);
 8004fa4:	4d60      	ldr	r5, [pc, #384]	; (8005128 <Sensor_IO_SPI_CS_Init_All+0x1d4>)
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004fac:	4628      	mov	r0, r5
 8004fae:	f001 fa52 	bl	8006456 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BSP_LSM303AGR_X_CS_PORT, BSP_LSM303AGR_X_CS_PIN,GPIO_PIN_SET);
 8004fb2:	f8df 8178 	ldr.w	r8, [pc, #376]	; 800512c <Sensor_IO_SPI_CS_Init_All+0x1d8>
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	2110      	movs	r1, #16
 8004fba:	4640      	mov	r0, r8
 8004fbc:	f001 fa4b 	bl	8006456 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BSP_LSM303AGR_M_CS_PORT, BSP_LSM303AGR_M_CS_PIN,GPIO_PIN_SET);
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	2102      	movs	r1, #2
 8004fc4:	4628      	mov	r0, r5
 8004fc6:	f001 fa46 	bl	8006456 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BSP_LPS22HB_CS_PORT, BSP_LPS22HB_CS_PIN, GPIO_PIN_SET);
 8004fca:	2201      	movs	r2, #1
 8004fcc:	2108      	movs	r1, #8
 8004fce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004fd2:	f001 fa40 	bl	8006456 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fda:	2600      	movs	r6, #0
 8004fdc:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004fde:	2401      	movs	r4, #1
 8004fe0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = BSP_LSM6DSM_CS_PIN;
 8004fe2:	f44f 5980 	mov.w	r9, #4096	; 0x1000
 8004fe6:	f8cd 9014 	str.w	r9, [sp, #20]
  HAL_GPIO_Init(BSP_LSM6DSM_CS_PORT, &GPIO_InitStruct);
 8004fea:	a905      	add	r1, sp, #20
 8004fec:	4628      	mov	r0, r5
 8004fee:	f001 f8a7 	bl	8006140 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(BSP_LSM6DSM_CS_PORT, BSP_LSM6DSM_CS_PIN, GPIO_PIN_SET);
 8004ff2:	4622      	mov	r2, r4
 8004ff4:	4649      	mov	r1, r9
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	f001 fa2d 	bl	8006456 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = BSP_LSM303AGR_X_CS_PIN;
 8004ffc:	2710      	movs	r7, #16
 8004ffe:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(BSP_LSM303AGR_X_CS_PORT, &GPIO_InitStruct);
 8005000:	a905      	add	r1, sp, #20
 8005002:	4640      	mov	r0, r8
 8005004:	f001 f89c 	bl	8006140 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(BSP_LSM303AGR_X_CS_PORT, BSP_LSM303AGR_X_CS_PIN,GPIO_PIN_SET);
 8005008:	4622      	mov	r2, r4
 800500a:	4639      	mov	r1, r7
 800500c:	4640      	mov	r0, r8
 800500e:	f001 fa22 	bl	8006456 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = BSP_LSM303AGR_M_CS_PIN;
 8005012:	f04f 0b02 	mov.w	fp, #2
 8005016:	f8cd b014 	str.w	fp, [sp, #20]
  HAL_GPIO_Init(BSP_LSM303AGR_M_CS_PORT, &GPIO_InitStruct);
 800501a:	a905      	add	r1, sp, #20
 800501c:	4628      	mov	r0, r5
 800501e:	f001 f88f 	bl	8006140 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(BSP_LSM303AGR_M_CS_PORT, BSP_LSM303AGR_M_CS_PIN,GPIO_PIN_SET);
 8005022:	4622      	mov	r2, r4
 8005024:	4659      	mov	r1, fp
 8005026:	4628      	mov	r0, r5
 8005028:	f001 fa15 	bl	8006456 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = BSP_LPS22HB_CS_PIN;
 800502c:	f04f 0a08 	mov.w	sl, #8
 8005030:	f8cd a014 	str.w	sl, [sp, #20]
  HAL_GPIO_Init(BSP_LPS22HB_CS_PORT, &GPIO_InitStruct);
 8005034:	a905      	add	r1, sp, #20
 8005036:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800503a:	f001 f881 	bl	8006140 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(BSP_LPS22HB_CS_PORT, BSP_LPS22HB_CS_PIN, GPIO_PIN_SET);
 800503e:	4622      	mov	r2, r4
 8005040:	4651      	mov	r1, sl
 8005042:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005046:	f001 fa06 	bl	8006456 <HAL_GPIO_WritePin>
  	 if(BSP_SPI2_Init() == BSP_ERROR_NONE)
 800504a:	f000 ff83 	bl	8005f54 <BSP_SPI2_Init>
  HAL_GPIO_WritePin(BSP_LSM303AGR_M_CS_PORT, BSP_LSM303AGR_M_CS_PIN, GPIO_PIN_RESET);
 800504e:	4632      	mov	r2, r6
 8005050:	4659      	mov	r1, fp
 8005052:	4628      	mov	r0, r5
 8005054:	f001 f9ff 	bl	8006456 <HAL_GPIO_WritePin>
  inData[0] = (0x62U);
 8005058:	2362      	movs	r3, #98	; 0x62
 800505a:	f88d 3010 	strb.w	r3, [sp, #16]
  BSP_SPI2_Send(inData,1);
 800505e:	4621      	mov	r1, r4
 8005060:	eb0d 0007 	add.w	r0, sp, r7
 8005064:	f000 fed4 	bl	8005e10 <BSP_SPI2_Send>
  inData[0] = 0x20;
 8005068:	2320      	movs	r3, #32
 800506a:	f88d 3010 	strb.w	r3, [sp, #16]
  BSP_SPI2_Send(inData,1);
 800506e:	4621      	mov	r1, r4
 8005070:	eb0d 0007 	add.w	r0, sp, r7
 8005074:	f000 fecc 	bl	8005e10 <BSP_SPI2_Send>
  HAL_GPIO_WritePin(BSP_LSM303AGR_M_CS_PORT, BSP_LSM303AGR_M_CS_PIN, GPIO_PIN_SET);
 8005078:	4622      	mov	r2, r4
 800507a:	4659      	mov	r1, fp
 800507c:	4628      	mov	r0, r5
 800507e:	f001 f9ea 	bl	8006456 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BSP_LSM303AGR_X_CS_PORT, BSP_LSM303AGR_X_CS_PIN, GPIO_PIN_RESET);
 8005082:	4632      	mov	r2, r6
 8005084:	4639      	mov	r1, r7
 8005086:	4640      	mov	r0, r8
 8005088:	f001 f9e5 	bl	8006456 <HAL_GPIO_WritePin>
  inData[0] = (0x23U);
 800508c:	2323      	movs	r3, #35	; 0x23
 800508e:	f88d 3010 	strb.w	r3, [sp, #16]
  BSP_SPI2_Send(inData,1);
 8005092:	4621      	mov	r1, r4
 8005094:	eb0d 0007 	add.w	r0, sp, r7
 8005098:	f000 feba 	bl	8005e10 <BSP_SPI2_Send>
  inData[0] = 0x01;
 800509c:	f88d 4010 	strb.w	r4, [sp, #16]
  BSP_SPI2_Send(inData,1);
 80050a0:	4621      	mov	r1, r4
 80050a2:	eb0d 0007 	add.w	r0, sp, r7
 80050a6:	f000 feb3 	bl	8005e10 <BSP_SPI2_Send>
  HAL_GPIO_WritePin(BSP_LSM303AGR_X_CS_PORT, BSP_LSM303AGR_X_CS_PIN, GPIO_PIN_SET);
 80050aa:	4622      	mov	r2, r4
 80050ac:	4639      	mov	r1, r7
 80050ae:	4640      	mov	r0, r8
 80050b0:	f001 f9d1 	bl	8006456 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BSP_LPS22HB_CS_PORT, BSP_LPS22HB_CS_PIN, GPIO_PIN_RESET);
 80050b4:	4632      	mov	r2, r6
 80050b6:	4651      	mov	r1, sl
 80050b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050bc:	f001 f9cb 	bl	8006456 <HAL_GPIO_WritePin>
  inData[0] = (0x10U);
 80050c0:	f88d 7010 	strb.w	r7, [sp, #16]
  BSP_SPI2_Send(inData,1);
 80050c4:	4621      	mov	r1, r4
 80050c6:	eb0d 0007 	add.w	r0, sp, r7
 80050ca:	f000 fea1 	bl	8005e10 <BSP_SPI2_Send>
  inData[0] = 0x01;
 80050ce:	f88d 4010 	strb.w	r4, [sp, #16]
  BSP_SPI2_Send(inData,1);
 80050d2:	4621      	mov	r1, r4
 80050d4:	eb0d 0007 	add.w	r0, sp, r7
 80050d8:	f000 fe9a 	bl	8005e10 <BSP_SPI2_Send>
  HAL_GPIO_WritePin(BSP_LPS22HB_CS_PORT, BSP_LPS22HB_CS_PIN, GPIO_PIN_SET);
 80050dc:	4622      	mov	r2, r4
 80050de:	4651      	mov	r1, sl
 80050e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050e4:	f001 f9b7 	bl	8006456 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BSP_LSM6DSM_CS_PORT, BSP_LSM6DSM_CS_PIN, GPIO_PIN_RESET);
 80050e8:	4632      	mov	r2, r6
 80050ea:	4649      	mov	r1, r9
 80050ec:	4628      	mov	r0, r5
 80050ee:	f001 f9b2 	bl	8006456 <HAL_GPIO_WritePin>
  inData[0] = (0x12U);
 80050f2:	2312      	movs	r3, #18
 80050f4:	f88d 3010 	strb.w	r3, [sp, #16]
  BSP_SPI2_Send(inData,1);
 80050f8:	4621      	mov	r1, r4
 80050fa:	eb0d 0007 	add.w	r0, sp, r7
 80050fe:	f000 fe87 	bl	8005e10 <BSP_SPI2_Send>
  inData[0] = 0x0C;
 8005102:	230c      	movs	r3, #12
 8005104:	f88d 3010 	strb.w	r3, [sp, #16]
  BSP_SPI2_Send(inData,1);
 8005108:	4621      	mov	r1, r4
 800510a:	eb0d 0007 	add.w	r0, sp, r7
 800510e:	f000 fe7f 	bl	8005e10 <BSP_SPI2_Send>
  HAL_GPIO_WritePin(BSP_LSM6DSM_CS_PORT, BSP_LSM6DSM_CS_PIN, GPIO_PIN_SET);
 8005112:	4622      	mov	r2, r4
 8005114:	4649      	mov	r1, r9
 8005116:	4628      	mov	r0, r5
 8005118:	f001 f99d 	bl	8006456 <HAL_GPIO_WritePin>
}
 800511c:	4630      	mov	r0, r6
 800511e:	b00b      	add	sp, #44	; 0x2c
 8005120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005124:	40021000 	.word	0x40021000
 8005128:	48000400 	.word	0x48000400
 800512c:	48000800 	.word	0x48000800

08005130 <LSM303AGR_SPI_Read_nBytes>:
{
 8005130:	b410      	push	{r4}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005132:	b672      	cpsid	i
  __HAL_SPI_ENABLE(xSpiHandle);
 8005134:	6804      	ldr	r4, [r0, #0]
 8005136:	6823      	ldr	r3, [r4, #0]
 8005138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800513c:	6023      	str	r3, [r4, #0]
  while (nBytesToRead > 1U)
 800513e:	2a01      	cmp	r2, #1
 8005140:	d90a      	bls.n	8005158 <LSM303AGR_SPI_Read_nBytes+0x28>
    if (xSpiHandle->Instance->SR & SPI_FLAG_RXNE)
 8005142:	6803      	ldr	r3, [r0, #0]
 8005144:	689c      	ldr	r4, [r3, #8]
 8005146:	f014 0f01 	tst.w	r4, #1
 800514a:	d0f8      	beq.n	800513e <LSM303AGR_SPI_Read_nBytes+0xe>
      *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 800514c:	7b1b      	ldrb	r3, [r3, #12]
 800514e:	f801 3b01 	strb.w	r3, [r1], #1
      nBytesToRead--;
 8005152:	3a01      	subs	r2, #1
 8005154:	b292      	uxth	r2, r2
 8005156:	e7f2      	b.n	800513e <LSM303AGR_SPI_Read_nBytes+0xe>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005158:	f3bf 8f4f 	dsb	sy
 800515c:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 8005160:	6802      	ldr	r2, [r0, #0]
 8005162:	6813      	ldr	r3, [r2, #0]
 8005164:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005168:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800516a:	b662      	cpsie	i
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 800516c:	6803      	ldr	r3, [r0, #0]
 800516e:	689a      	ldr	r2, [r3, #8]
 8005170:	f012 0f01 	tst.w	r2, #1
 8005174:	d0fa      	beq.n	800516c <LSM303AGR_SPI_Read_nBytes+0x3c>
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8005176:	7b1b      	ldrb	r3, [r3, #12]
 8005178:	700b      	strb	r3, [r1, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 800517a:	6803      	ldr	r3, [r0, #0]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005182:	d1fa      	bne.n	800517a <LSM303AGR_SPI_Read_nBytes+0x4a>
}
 8005184:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005188:	4770      	bx	lr

0800518a <LSM303AGR_SPI_Read>:
  __ASM volatile ("cpsid i" : : : "memory");
 800518a:	b672      	cpsid	i
  __HAL_SPI_ENABLE(xSpiHandle);
 800518c:	6802      	ldr	r2, [r0, #0]
 800518e:	6813      	ldr	r3, [r2, #0]
 8005190:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005194:	6013      	str	r3, [r2, #0]
  __asm("dsb\n");
 8005196:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 800519a:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 800519e:	6802      	ldr	r2, [r0, #0]
 80051a0:	6813      	ldr	r3, [r2, #0]
 80051a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051a6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80051a8:	b662      	cpsie	i
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 80051aa:	6803      	ldr	r3, [r0, #0]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	f012 0f01 	tst.w	r2, #1
 80051b2:	d0fa      	beq.n	80051aa <LSM303AGR_SPI_Read+0x20>
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 80051b4:	7b1b      	ldrb	r3, [r3, #12]
 80051b6:	700b      	strb	r3, [r1, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 80051b8:	6803      	ldr	r3, [r0, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80051c0:	d1fa      	bne.n	80051b8 <LSM303AGR_SPI_Read+0x2e>
}
 80051c2:	4770      	bx	lr

080051c4 <LSM303AGR_SPI_Write>:
  while ((xSpiHandle->Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 80051c4:	6803      	ldr	r3, [r0, #0]
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	f012 0f02 	tst.w	r2, #2
 80051cc:	d0fa      	beq.n	80051c4 <LSM303AGR_SPI_Write>
  *((__IO uint8_t*) &xSpiHandle->Instance->DR) = val;
 80051ce:	7319      	strb	r1, [r3, #12]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_FTLVL) != SPI_FTLVL_EMPTY);
 80051d0:	6803      	ldr	r3, [r0, #0]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
 80051d8:	d1fa      	bne.n	80051d0 <LSM303AGR_SPI_Write+0xc>
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 80051da:	689a      	ldr	r2, [r3, #8]
 80051dc:	f012 0f80 	tst.w	r2, #128	; 0x80
 80051e0:	d1fb      	bne.n	80051da <LSM303AGR_SPI_Write+0x16>
}
 80051e2:	4770      	bx	lr

080051e4 <BSP_LSM303AGR_ReadReg_Mag>:
{
 80051e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051e6:	460d      	mov	r5, r1
 80051e8:	4614      	mov	r4, r2
  uint8_t dataReg = (uint8_t)Reg;
 80051ea:	b2c7      	uxtb	r7, r0
  HAL_GPIO_WritePin(BSP_LSM303AGR_M_CS_PORT, BSP_LSM303AGR_M_CS_PIN, GPIO_PIN_RESET);
 80051ec:	2200      	movs	r2, #0
 80051ee:	2102      	movs	r1, #2
 80051f0:	4818      	ldr	r0, [pc, #96]	; (8005254 <BSP_LSM303AGR_ReadReg_Mag+0x70>)
 80051f2:	f001 f930 	bl	8006456 <HAL_GPIO_WritePin>
  LSM303AGR_SPI_Write(&hbusspi2, (dataReg) | 0x80);
 80051f6:	4e18      	ldr	r6, [pc, #96]	; (8005258 <BSP_LSM303AGR_ReadReg_Mag+0x74>)
 80051f8:	f047 0180 	orr.w	r1, r7, #128	; 0x80
 80051fc:	4630      	mov	r0, r6
 80051fe:	f7ff ffe1 	bl	80051c4 <LSM303AGR_SPI_Write>
  __HAL_SPI_DISABLE(&hbusspi2);
 8005202:	6832      	ldr	r2, [r6, #0]
 8005204:	6813      	ldr	r3, [r2, #0]
 8005206:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800520a:	6013      	str	r3, [r2, #0]
  SPI_1LINE_RX(&hbusspi2);
 800520c:	6832      	ldr	r2, [r6, #0]
 800520e:	6813      	ldr	r3, [r2, #0]
 8005210:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005214:	6013      	str	r3, [r2, #0]
  if (len > 1)
 8005216:	2c01      	cmp	r4, #1
 8005218:	d916      	bls.n	8005248 <BSP_LSM303AGR_ReadReg_Mag+0x64>
    LSM303AGR_SPI_Read_nBytes(&hbusspi2, (pdata), len);
 800521a:	4622      	mov	r2, r4
 800521c:	4629      	mov	r1, r5
 800521e:	4630      	mov	r0, r6
 8005220:	f7ff ff86 	bl	8005130 <LSM303AGR_SPI_Read_nBytes>
  HAL_GPIO_WritePin(BSP_LSM303AGR_M_CS_PORT, BSP_LSM303AGR_M_CS_PIN, GPIO_PIN_SET);
 8005224:	2201      	movs	r2, #1
 8005226:	2102      	movs	r1, #2
 8005228:	480a      	ldr	r0, [pc, #40]	; (8005254 <BSP_LSM303AGR_ReadReg_Mag+0x70>)
 800522a:	f001 f914 	bl	8006456 <HAL_GPIO_WritePin>
  SPI_1LINE_TX(&hbusspi2);
 800522e:	4a0a      	ldr	r2, [pc, #40]	; (8005258 <BSP_LSM303AGR_ReadReg_Mag+0x74>)
 8005230:	6811      	ldr	r1, [r2, #0]
 8005232:	680b      	ldr	r3, [r1, #0]
 8005234:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005238:	600b      	str	r3, [r1, #0]
  __HAL_SPI_ENABLE(&hbusspi2);
 800523a:	6812      	ldr	r2, [r2, #0]
 800523c:	6813      	ldr	r3, [r2, #0]
 800523e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005242:	6013      	str	r3, [r2, #0]
}
 8005244:	2000      	movs	r0, #0
 8005246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    LSM303AGR_SPI_Read(&hbusspi2, (pdata));
 8005248:	4629      	mov	r1, r5
 800524a:	4803      	ldr	r0, [pc, #12]	; (8005258 <BSP_LSM303AGR_ReadReg_Mag+0x74>)
 800524c:	f7ff ff9d 	bl	800518a <LSM303AGR_SPI_Read>
 8005250:	e7e8      	b.n	8005224 <BSP_LSM303AGR_ReadReg_Mag+0x40>
 8005252:	bf00      	nop
 8005254:	48000400 	.word	0x48000400
 8005258:	2000256c 	.word	0x2000256c

0800525c <BSP_LSM303AGR_ReadReg_Acc>:
{
 800525c:	b570      	push	{r4, r5, r6, lr}
 800525e:	460d      	mov	r5, r1
 8005260:	4614      	mov	r4, r2
  uint8_t dataReg = (uint8_t)Reg;
 8005262:	b2c6      	uxtb	r6, r0
  LSM_ACC_CS_LOW();
 8005264:	2200      	movs	r2, #0
 8005266:	2110      	movs	r1, #16
 8005268:	481c      	ldr	r0, [pc, #112]	; (80052dc <BSP_LSM303AGR_ReadReg_Acc+0x80>)
 800526a:	f001 f8f4 	bl	8006456 <HAL_GPIO_WritePin>
  if (len > 1) {
 800526e:	2c01      	cmp	r4, #1
 8005270:	d928      	bls.n	80052c4 <BSP_LSM303AGR_ReadReg_Acc+0x68>
	  LSM303AGR_SPI_Write(&hbusspi2, (dataReg) | 0x80 | 0x40);
 8005272:	f046 01c0 	orr.w	r1, r6, #192	; 0xc0
 8005276:	481a      	ldr	r0, [pc, #104]	; (80052e0 <BSP_LSM303AGR_ReadReg_Acc+0x84>)
 8005278:	f7ff ffa4 	bl	80051c4 <LSM303AGR_SPI_Write>
  __HAL_SPI_DISABLE(&hbusspi2);
 800527c:	4a18      	ldr	r2, [pc, #96]	; (80052e0 <BSP_LSM303AGR_ReadReg_Acc+0x84>)
 800527e:	6811      	ldr	r1, [r2, #0]
 8005280:	680b      	ldr	r3, [r1, #0]
 8005282:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005286:	600b      	str	r3, [r1, #0]
  SPI_1LINE_RX(&hbusspi2);
 8005288:	6812      	ldr	r2, [r2, #0]
 800528a:	6813      	ldr	r3, [r2, #0]
 800528c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005290:	6013      	str	r3, [r2, #0]
  if (len > 1)
 8005292:	2c01      	cmp	r4, #1
 8005294:	d91c      	bls.n	80052d0 <BSP_LSM303AGR_ReadReg_Acc+0x74>
    LSM303AGR_SPI_Read_nBytes(&hbusspi2, (pdata), len);
 8005296:	4622      	mov	r2, r4
 8005298:	4629      	mov	r1, r5
 800529a:	4811      	ldr	r0, [pc, #68]	; (80052e0 <BSP_LSM303AGR_ReadReg_Acc+0x84>)
 800529c:	f7ff ff48 	bl	8005130 <LSM303AGR_SPI_Read_nBytes>
  LSM_ACC_CS_HIGH();
 80052a0:	2201      	movs	r2, #1
 80052a2:	2110      	movs	r1, #16
 80052a4:	480d      	ldr	r0, [pc, #52]	; (80052dc <BSP_LSM303AGR_ReadReg_Acc+0x80>)
 80052a6:	f001 f8d6 	bl	8006456 <HAL_GPIO_WritePin>
  SPI_1LINE_TX(&hbusspi2);
 80052aa:	4a0d      	ldr	r2, [pc, #52]	; (80052e0 <BSP_LSM303AGR_ReadReg_Acc+0x84>)
 80052ac:	6811      	ldr	r1, [r2, #0]
 80052ae:	680b      	ldr	r3, [r1, #0]
 80052b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052b4:	600b      	str	r3, [r1, #0]
  __HAL_SPI_ENABLE(&hbusspi2);
 80052b6:	6812      	ldr	r2, [r2, #0]
 80052b8:	6813      	ldr	r3, [r2, #0]
 80052ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052be:	6013      	str	r3, [r2, #0]
}
 80052c0:	2000      	movs	r0, #0
 80052c2:	bd70      	pop	{r4, r5, r6, pc}
	  LSM303AGR_SPI_Write(&hbusspi2, (dataReg) | 0x80);
 80052c4:	f046 0180 	orr.w	r1, r6, #128	; 0x80
 80052c8:	4805      	ldr	r0, [pc, #20]	; (80052e0 <BSP_LSM303AGR_ReadReg_Acc+0x84>)
 80052ca:	f7ff ff7b 	bl	80051c4 <LSM303AGR_SPI_Write>
 80052ce:	e7d5      	b.n	800527c <BSP_LSM303AGR_ReadReg_Acc+0x20>
    LSM303AGR_SPI_Read(&hbusspi2, (pdata));
 80052d0:	4629      	mov	r1, r5
 80052d2:	4803      	ldr	r0, [pc, #12]	; (80052e0 <BSP_LSM303AGR_ReadReg_Acc+0x84>)
 80052d4:	f7ff ff59 	bl	800518a <LSM303AGR_SPI_Read>
 80052d8:	e7e2      	b.n	80052a0 <BSP_LSM303AGR_ReadReg_Acc+0x44>
 80052da:	bf00      	nop
 80052dc:	48000800 	.word	0x48000800
 80052e0:	2000256c 	.word	0x2000256c

080052e4 <InitLSM>:
static void InitLSM() {
 80052e4:	b510      	push	{r4, lr}
 80052e6:	b0c4      	sub	sp, #272	; 0x110
	Sensor_IO_SPI_CS_Init_All();
 80052e8:	f7ff fe34 	bl	8004f54 <Sensor_IO_SPI_CS_Init_All>
	inData[0] = 0x01;
 80052ec:	2401      	movs	r4, #1
 80052ee:	f88d 4104 	strb.w	r4, [sp, #260]	; 0x104
	BSP_LSM303AGR_WriteReg_Acc(0x23,inData,1);
 80052f2:	4622      	mov	r2, r4
 80052f4:	a941      	add	r1, sp, #260	; 0x104
 80052f6:	2023      	movs	r0, #35	; 0x23
 80052f8:	f7ff fc30 	bl	8004b5c <BSP_LSM303AGR_WriteReg_Acc>
	inData[0] = 0x20;
 80052fc:	2320      	movs	r3, #32
 80052fe:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
	BSP_LSM303AGR_WriteReg_Mag(0x62U,inData,1);
 8005302:	4622      	mov	r2, r4
 8005304:	a941      	add	r1, sp, #260	; 0x104
 8005306:	2062      	movs	r0, #98	; 0x62
 8005308:	f7ff fca6 	bl	8004c58 <BSP_LSM303AGR_WriteReg_Mag>
	BSP_LSM303AGR_ReadReg_Mag(0x4F,inData,1);
 800530c:	4622      	mov	r2, r4
 800530e:	a941      	add	r1, sp, #260	; 0x104
 8005310:	204f      	movs	r0, #79	; 0x4f
 8005312:	f7ff ff67 	bl	80051e4 <BSP_LSM303AGR_ReadReg_Mag>
	XPRINTF("IAM Mag= %d,%d",inData[0],inData[1]);
 8005316:	f89d 3105 	ldrb.w	r3, [sp, #261]	; 0x105
 800531a:	f89d 2104 	ldrb.w	r2, [sp, #260]	; 0x104
 800531e:	490d      	ldr	r1, [pc, #52]	; (8005354 <InitLSM+0x70>)
 8005320:	a801      	add	r0, sp, #4
 8005322:	f006 f9e9 	bl	800b6f8 <siprintf>
 8005326:	4601      	mov	r1, r0
 8005328:	a801      	add	r0, sp, #4
 800532a:	f000 fb19 	bl	8005960 <CDC_Fill_Buffer>
	BSP_LSM303AGR_ReadReg_Acc(0x0F,inData,1);
 800532e:	4622      	mov	r2, r4
 8005330:	a941      	add	r1, sp, #260	; 0x104
 8005332:	200f      	movs	r0, #15
 8005334:	f7ff ff92 	bl	800525c <BSP_LSM303AGR_ReadReg_Acc>
	XPRINTF("IAM Acc= %d,%d",inData[0],inData[1]);
 8005338:	f89d 3105 	ldrb.w	r3, [sp, #261]	; 0x105
 800533c:	f89d 2104 	ldrb.w	r2, [sp, #260]	; 0x104
 8005340:	4905      	ldr	r1, [pc, #20]	; (8005358 <InitLSM+0x74>)
 8005342:	a801      	add	r0, sp, #4
 8005344:	f006 f9d8 	bl	800b6f8 <siprintf>
 8005348:	4601      	mov	r1, r0
 800534a:	a801      	add	r0, sp, #4
 800534c:	f000 fb08 	bl	8005960 <CDC_Fill_Buffer>
}
 8005350:	b044      	add	sp, #272	; 0x110
 8005352:	bd10      	pop	{r4, pc}
 8005354:	0800c1a4 	.word	0x0800c1a4
 8005358:	0800c1b4 	.word	0x0800c1b4

0800535c <readAcc>:
static void readAcc() {
 800535c:	b510      	push	{r4, lr}
 800535e:	b0c4      	sub	sp, #272	; 0x110
		uint8_t x_lsb = 0;
 8005360:	2400      	movs	r4, #0
 8005362:	f88d 410f 	strb.w	r4, [sp, #271]	; 0x10f
		uint8_t x_msb = 0;
 8005366:	f88d 410e 	strb.w	r4, [sp, #270]	; 0x10e
		BSP_LSM303AGR_ReadReg_Acc(OUT_X_L_A, &x_lsb, 1);
 800536a:	2201      	movs	r2, #1
 800536c:	f20d 110f 	addw	r1, sp, #271	; 0x10f
 8005370:	2028      	movs	r0, #40	; 0x28
 8005372:	f7ff ff73 	bl	800525c <BSP_LSM303AGR_ReadReg_Acc>
		BSP_LSM303AGR_ReadReg_Acc(OUT_X_H_A, &x_msb, 1);
 8005376:	2201      	movs	r2, #1
 8005378:	f50d 7187 	add.w	r1, sp, #270	; 0x10e
 800537c:	2029      	movs	r0, #41	; 0x29
 800537e:	f7ff ff6d 	bl	800525c <BSP_LSM303AGR_ReadReg_Acc>
		uint8_t y_lsb = 0;
 8005382:	f88d 410d 	strb.w	r4, [sp, #269]	; 0x10d
		uint8_t y_msb = 0;
 8005386:	f88d 410c 	strb.w	r4, [sp, #268]	; 0x10c
		BSP_LSM303AGR_ReadReg_Acc(OUT_Y_L_A, &y_lsb, 1);
 800538a:	2201      	movs	r2, #1
 800538c:	f20d 110d 	addw	r1, sp, #269	; 0x10d
 8005390:	202a      	movs	r0, #42	; 0x2a
 8005392:	f7ff ff63 	bl	800525c <BSP_LSM303AGR_ReadReg_Acc>
		BSP_LSM303AGR_ReadReg_Acc(OUT_Y_H_A, &y_msb, 1);
 8005396:	2201      	movs	r2, #1
 8005398:	a943      	add	r1, sp, #268	; 0x10c
 800539a:	202b      	movs	r0, #43	; 0x2b
 800539c:	f7ff ff5e 	bl	800525c <BSP_LSM303AGR_ReadReg_Acc>
		uint8_t z_lsb = 0;
 80053a0:	f88d 410b 	strb.w	r4, [sp, #267]	; 0x10b
		uint8_t z_msb = 0;
 80053a4:	f88d 410a 	strb.w	r4, [sp, #266]	; 0x10a
		BSP_LSM303AGR_ReadReg_Acc(OUT_Z_L_A, &z_lsb, 1);
 80053a8:	2201      	movs	r2, #1
 80053aa:	f20d 110b 	addw	r1, sp, #267	; 0x10b
 80053ae:	202c      	movs	r0, #44	; 0x2c
 80053b0:	f7ff ff54 	bl	800525c <BSP_LSM303AGR_ReadReg_Acc>
		BSP_LSM303AGR_ReadReg_Acc(OUT_Z_H_A, &z_msb, 1);
 80053b4:	2201      	movs	r2, #1
 80053b6:	f50d 7185 	add.w	r1, sp, #266	; 0x10a
 80053ba:	202d      	movs	r0, #45	; 0x2d
 80053bc:	f7ff ff4e 	bl	800525c <BSP_LSM303AGR_ReadReg_Acc>
		ACC_Value.x = (x_msb << 8) | x_lsb;
 80053c0:	f89d 310e 	ldrb.w	r3, [sp, #270]	; 0x10e
 80053c4:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 80053c8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80053cc:	481c      	ldr	r0, [pc, #112]	; (8005440 <readAcc+0xe4>)
 80053ce:	6202      	str	r2, [r0, #32]
		ACC_Value.y = (y_msb << 8) | y_lsb;
 80053d0:	f89d 110c 	ldrb.w	r1, [sp, #268]	; 0x10c
 80053d4:	f89d 310d 	ldrb.w	r3, [sp, #269]	; 0x10d
 80053d8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80053dc:	6243      	str	r3, [r0, #36]	; 0x24
		ACC_Value.z = (z_msb << 8) | z_lsb;
 80053de:	f89d 410a 	ldrb.w	r4, [sp, #266]	; 0x10a
 80053e2:	f89d 110b 	ldrb.w	r1, [sp, #267]	; 0x10b
 80053e6:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 80053ea:	6281      	str	r1, [r0, #40]	; 0x28
		XPRINTF("ACC=%d,%d,%d\r\n",ACC_Value.x,ACC_Value.y,ACC_Value.z);
 80053ec:	9100      	str	r1, [sp, #0]
 80053ee:	4915      	ldr	r1, [pc, #84]	; (8005444 <readAcc+0xe8>)
 80053f0:	a802      	add	r0, sp, #8
 80053f2:	f006 f981 	bl	800b6f8 <siprintf>
 80053f6:	4601      	mov	r1, r0
 80053f8:	a802      	add	r0, sp, #8
 80053fa:	f000 fab1 	bl	8005960 <CDC_Fill_Buffer>
		XPRINTF("LSB ACC=%d,%d,%d\r\n", x_lsb, y_lsb, z_lsb);
 80053fe:	f89d 310b 	ldrb.w	r3, [sp, #267]	; 0x10b
 8005402:	9300      	str	r3, [sp, #0]
 8005404:	f89d 310d 	ldrb.w	r3, [sp, #269]	; 0x10d
 8005408:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 800540c:	490e      	ldr	r1, [pc, #56]	; (8005448 <readAcc+0xec>)
 800540e:	a802      	add	r0, sp, #8
 8005410:	f006 f972 	bl	800b6f8 <siprintf>
 8005414:	4601      	mov	r1, r0
 8005416:	a802      	add	r0, sp, #8
 8005418:	f000 faa2 	bl	8005960 <CDC_Fill_Buffer>
		XPRINTF("MSB ACC=%d,%d,%d\r\n", x_msb, y_msb, z_msb);
 800541c:	f89d 310a 	ldrb.w	r3, [sp, #266]	; 0x10a
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	f89d 310c 	ldrb.w	r3, [sp, #268]	; 0x10c
 8005426:	f89d 210e 	ldrb.w	r2, [sp, #270]	; 0x10e
 800542a:	4908      	ldr	r1, [pc, #32]	; (800544c <readAcc+0xf0>)
 800542c:	a802      	add	r0, sp, #8
 800542e:	f006 f963 	bl	800b6f8 <siprintf>
 8005432:	4601      	mov	r1, r0
 8005434:	a802      	add	r0, sp, #8
 8005436:	f000 fa93 	bl	8005960 <CDC_Fill_Buffer>
}
 800543a:	b044      	add	sp, #272	; 0x110
 800543c:	bd10      	pop	{r4, pc}
 800543e:	bf00      	nop
 8005440:	20000318 	.word	0x20000318
 8005444:	0800c1c8 	.word	0x0800c1c8
 8005448:	0800c1c4 	.word	0x0800c1c4
 800544c:	0800c1d8 	.word	0x0800c1d8

08005450 <HAL_Delay>:
  * @note This is a user implementation using WFI state
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8005450:	b510      	push	{r4, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8005456:	f000 fe01 	bl	800605c <HAL_GetTick>
 800545a:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay){
 800545c:	e000      	b.n	8005460 <HAL_Delay+0x10>
    __WFI();
 800545e:	bf30      	wfi
  while((HAL_GetTick() - tickstart) < Delay){
 8005460:	f000 fdfc 	bl	800605c <HAL_GetTick>
 8005464:	1b00      	subs	r0, r0, r4
 8005466:	9b01      	ldr	r3, [sp, #4]
 8005468:	4298      	cmp	r0, r3
 800546a:	d3f8      	bcc.n	800545e <HAL_Delay+0xe>
  }
}
 800546c:	b002      	add	sp, #8
 800546e:	bd10      	pop	{r4, pc}

08005470 <InitTargetPlatform>:
{
 8005470:	b510      	push	{r4, lr}
  HAL_PWREx_EnableVddUSB();
 8005472:	f001 fd59 	bl	8006f28 <HAL_PWREx_EnableVddUSB>
  USBD_Init(&USBD_Device, &VCP_Desc, 0);
 8005476:	4c0d      	ldr	r4, [pc, #52]	; (80054ac <InitTargetPlatform+0x3c>)
 8005478:	2200      	movs	r2, #0
 800547a:	490d      	ldr	r1, [pc, #52]	; (80054b0 <InitTargetPlatform+0x40>)
 800547c:	4620      	mov	r0, r4
 800547e:	f005 fb51 	bl	800ab24 <USBD_Init>
  USBD_RegisterClass(&USBD_Device, USBD_CDC_CLASS);
 8005482:	490c      	ldr	r1, [pc, #48]	; (80054b4 <InitTargetPlatform+0x44>)
 8005484:	4620      	mov	r0, r4
 8005486:	f005 fb64 	bl	800ab52 <USBD_RegisterClass>
  USBD_CDC_RegisterInterface(&USBD_Device, &USBD_CDC_fops);
 800548a:	490b      	ldr	r1, [pc, #44]	; (80054b8 <InitTargetPlatform+0x48>)
 800548c:	4620      	mov	r0, r4
 800548e:	f005 fb14 	bl	800aaba <USBD_CDC_RegisterInterface>
  USBD_Start(&USBD_Device);
 8005492:	4620      	mov	r0, r4
 8005494:	f005 fb74 	bl	800ab80 <USBD_Start>
  HAL_Delay(5000);
 8005498:	f241 3088 	movw	r0, #5000	; 0x1388
 800549c:	f7ff ffd8 	bl	8005450 <HAL_Delay>
  BSP_LED_Init( LED1 );
 80054a0:	2000      	movs	r0, #0
 80054a2:	f000 fc13 	bl	8005ccc <BSP_LED_Init>
  InitLSM(); //N4S
 80054a6:	f7ff ff1d 	bl	80052e4 <InitLSM>
}
 80054aa:	bd10      	pop	{r4, pc}
 80054ac:	200003e4 	.word	0x200003e4
 80054b0:	20000058 	.word	0x20000058
 80054b4:	20000160 	.word	0x20000160
 80054b8:	20000010 	.word	0x20000010

080054bc <Error_Handler>:
  * @retval None
  */
void Error_Handler(void)
{
  /* User may add here some code to deal with this error */
  while(1){
 80054bc:	e7fe      	b.n	80054bc <Error_Handler>
	...

080054c0 <InitTimers>:
{
 80054c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054c2:	b089      	sub	sp, #36	; 0x24
  uwPrescalerValue = (uint32_t) ((SystemCoreClock / 10000) - 1);
 80054c4:	4f2e      	ldr	r7, [pc, #184]	; (8005580 <InitTimers+0xc0>)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	4e2e      	ldr	r6, [pc, #184]	; (8005584 <InitTimers+0xc4>)
 80054ca:	fba6 2303 	umull	r2, r3, r6, r3
 80054ce:	0b5b      	lsrs	r3, r3, #13
 80054d0:	3b01      	subs	r3, #1
  TimEnvHandle.Instance = TIM4;
 80054d2:	4c2d      	ldr	r4, [pc, #180]	; (8005588 <InitTimers+0xc8>)
 80054d4:	4a2d      	ldr	r2, [pc, #180]	; (800558c <InitTimers+0xcc>)
 80054d6:	67e2      	str	r2, [r4, #124]	; 0x7c
  TimEnvHandle.Init.Period = 655;
 80054d8:	f240 228f 	movw	r2, #655	; 0x28f
 80054dc:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  TimEnvHandle.Init.Prescaler = uwPrescalerValue;
 80054e0:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  TimEnvHandle.Init.ClockDivision = 0;
 80054e4:	2500      	movs	r5, #0
 80054e6:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  TimEnvHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054ea:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  if(HAL_TIM_Base_Init(&TimEnvHandle) != HAL_OK) {
 80054ee:	f104 007c 	add.w	r0, r4, #124	; 0x7c
 80054f2:	f003 fcb7 	bl	8008e64 <HAL_TIM_Base_Init>
  uwPrescalerValue = (uint32_t) ((SystemCoreClock / 10000) - 1); 
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	fba6 6303 	umull	r6, r3, r6, r3
 80054fc:	0b5b      	lsrs	r3, r3, #13
 80054fe:	3b01      	subs	r3, #1
  TimCCHandle.Instance = TIM1;  
 8005500:	4a23      	ldr	r2, [pc, #140]	; (8005590 <InitTimers+0xd0>)
 8005502:	62e2      	str	r2, [r4, #44]	; 0x2c
  TimCCHandle.Init.Period        = 65535;
 8005504:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005508:	63a2      	str	r2, [r4, #56]	; 0x38
  TimCCHandle.Init.Prescaler     = uwPrescalerValue;
 800550a:	6323      	str	r3, [r4, #48]	; 0x30
  TimCCHandle.Init.ClockDivision = 0;
 800550c:	63e5      	str	r5, [r4, #60]	; 0x3c
  TimCCHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 800550e:	6365      	str	r5, [r4, #52]	; 0x34
  if(HAL_TIM_OC_Init(&TimCCHandle) != HAL_OK)
 8005510:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8005514:	f003 fcd6 	bl	8008ec4 <HAL_TIM_OC_Init>
 8005518:	bb40      	cbnz	r0, 800556c <InitTimers+0xac>
  sConfig.OCMode     = TIM_OCMODE_TOGGLE;
 800551a:	2330      	movs	r3, #48	; 0x30
 800551c:	9301      	str	r3, [sp, #4]
  sConfig.OCPolarity = TIM_OCPOLARITY_LOW;
 800551e:	2302      	movs	r3, #2
 8005520:	9303      	str	r3, [sp, #12]
  sConfig.Pulse = DEFAULT_uhCCR1_Val;
 8005522:	2364      	movs	r3, #100	; 0x64
 8005524:	9302      	str	r3, [sp, #8]
  if(HAL_TIM_OC_ConfigChannel(&TimCCHandle, &sConfig, TIM_CHANNEL_1) != HAL_OK)
 8005526:	2200      	movs	r2, #0
 8005528:	a901      	add	r1, sp, #4
 800552a:	481a      	ldr	r0, [pc, #104]	; (8005594 <InitTimers+0xd4>)
 800552c:	f003 fd40 	bl	8008fb0 <HAL_TIM_OC_ConfigChannel>
 8005530:	b9f0      	cbnz	r0, 8005570 <InitTimers+0xb0>
  sConfig.Pulse = DEFAULT_uhCCR2_Val;
 8005532:	23c8      	movs	r3, #200	; 0xc8
 8005534:	9302      	str	r3, [sp, #8]
  if(HAL_TIM_OC_ConfigChannel(&TimCCHandle, &sConfig, TIM_CHANNEL_2) != HAL_OK)
 8005536:	2204      	movs	r2, #4
 8005538:	eb0d 0102 	add.w	r1, sp, r2
 800553c:	4815      	ldr	r0, [pc, #84]	; (8005594 <InitTimers+0xd4>)
 800553e:	f003 fd37 	bl	8008fb0 <HAL_TIM_OC_ConfigChannel>
 8005542:	b9b8      	cbnz	r0, 8005574 <InitTimers+0xb4>
  sConfig.Pulse = DEFAULT_uhCCR3_Val;
 8005544:	f240 2371 	movw	r3, #625	; 0x271
 8005548:	9302      	str	r3, [sp, #8]
  if(HAL_TIM_OC_ConfigChannel(&TimCCHandle, &sConfig, TIM_CHANNEL_3) != HAL_OK)
 800554a:	2208      	movs	r2, #8
 800554c:	a901      	add	r1, sp, #4
 800554e:	4811      	ldr	r0, [pc, #68]	; (8005594 <InitTimers+0xd4>)
 8005550:	f003 fd2e 	bl	8008fb0 <HAL_TIM_OC_ConfigChannel>
 8005554:	b980      	cbnz	r0, 8005578 <InitTimers+0xb8>
  sConfig.Pulse = DEFAULT_uhCCR4_Val;
 8005556:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800555a:	9302      	str	r3, [sp, #8]
  if(HAL_TIM_OC_ConfigChannel(&TimCCHandle, &sConfig, TIM_CHANNEL_4) != HAL_OK)
 800555c:	220c      	movs	r2, #12
 800555e:	a901      	add	r1, sp, #4
 8005560:	480c      	ldr	r0, [pc, #48]	; (8005594 <InitTimers+0xd4>)
 8005562:	f003 fd25 	bl	8008fb0 <HAL_TIM_OC_ConfigChannel>
 8005566:	b948      	cbnz	r0, 800557c <InitTimers+0xbc>
}
 8005568:	b009      	add	sp, #36	; 0x24
 800556a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 800556c:	f7ff ffa6 	bl	80054bc <Error_Handler>
    Error_Handler();
 8005570:	f7ff ffa4 	bl	80054bc <Error_Handler>
    Error_Handler();
 8005574:	f7ff ffa2 	bl	80054bc <Error_Handler>
    Error_Handler();
 8005578:	f7ff ffa0 	bl	80054bc <Error_Handler>
    Error_Handler();
 800557c:	f7ff ff9e 	bl	80054bc <Error_Handler>
 8005580:	2000007c 	.word	0x2000007c
 8005584:	d1b71759 	.word	0xd1b71759
 8005588:	20000318 	.word	0x20000318
 800558c:	40000800 	.word	0x40000800
 8005590:	40012c00 	.word	0x40012c00
 8005594:	20000344 	.word	0x20000344

08005598 <main>:
{
 8005598:	b508      	push	{r3, lr}
  HAL_Init();
 800559a:	f000 fd43 	bl	8006024 <HAL_Init>
  SystemClock_Config();
 800559e:	f7ff fa73 	bl	8004a88 <SystemClock_Config>
  InitTargetPlatform();
 80055a2:	f7ff ff65 	bl	8005470 <InitTargetPlatform>
  Init_BlueNRG_Stack();
 80055a6:	f7ff fb81 	bl	8004cac <Init_BlueNRG_Stack>
  Init_BlueNRG_Custom_Services();
 80055aa:	f7ff fc6f 	bl	8004e8c <Init_BlueNRG_Custom_Services>
  InitTimers();
 80055ae:	f7ff ff87 	bl	80054c0 <InitTimers>
  if(HAL_TIM_Base_Start_IT(&TimEnvHandle) != HAL_OK){
 80055b2:	4831      	ldr	r0, [pc, #196]	; (8005678 <main+0xe0>)
 80055b4:	f003 fac2 	bl	8008b3c <HAL_TIM_Base_Start_IT>
 80055b8:	b108      	cbz	r0, 80055be <main+0x26>
    Error_Handler();
 80055ba:	f7ff ff7f 	bl	80054bc <Error_Handler>
  connected = FALSE;
 80055be:	4b2f      	ldr	r3, [pc, #188]	; (800567c <main+0xe4>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	601a      	str	r2, [r3, #0]
  NodeName[1] = 'C';
 80055c4:	4b2e      	ldr	r3, [pc, #184]	; (8005680 <main+0xe8>)
 80055c6:	2243      	movs	r2, #67	; 0x43
 80055c8:	f883 239d 	strb.w	r2, [r3, #925]	; 0x39d
  NodeName[2] = 'a';
 80055cc:	2261      	movs	r2, #97	; 0x61
 80055ce:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
  NodeName[3] = 'l';
 80055d2:	226c      	movs	r2, #108	; 0x6c
 80055d4:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
  NodeName[4] = 'e';
 80055d8:	2265      	movs	r2, #101	; 0x65
 80055da:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
  NodeName[5] = 'b';
 80055de:	2262      	movs	r2, #98	; 0x62
 80055e0:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
  NodeName[6] = 'B';
 80055e4:	2242      	movs	r2, #66	; 0x42
 80055e6:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
  NodeName[7] = 'r';
 80055ea:	2272      	movs	r2, #114	; 0x72
 80055ec:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
  startAcc();
 80055f0:	f7ff fade 	bl	8004bb0 <startAcc>
 80055f4:	e029      	b.n	800564a <main+0xb2>
          if(!(HAL_GetTick()&0x3FF)) {
 80055f6:	f000 fd31 	bl	800605c <HAL_GetTick>
 80055fa:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80055fe:	bb40      	cbnz	r0, 8005652 <main+0xba>
        	  BSP_LED_Toggle(LED1);
 8005600:	f000 fba4 	bl	8005d4c <BSP_LED_Toggle>
 8005604:	e025      	b.n	8005652 <main+0xba>
      setConnectable();
 8005606:	f7ff f813 	bl	8004630 <setConnectable>
      set_connectable = FALSE;
 800560a:	4b1e      	ldr	r3, [pc, #120]	; (8005684 <main+0xec>)
 800560c:	2200      	movs	r2, #0
 800560e:	701a      	strb	r2, [r3, #0]
 8005610:	e023      	b.n	800565a <main+0xc2>
      HCI_ProcessEvent=0;
 8005612:	4b1b      	ldr	r3, [pc, #108]	; (8005680 <main+0xe8>)
 8005614:	2200      	movs	r2, #0
 8005616:	f8c3 23a4 	str.w	r2, [r3, #932]	; 0x3a4
      hci_user_evt_proc();
 800561a:	f005 f811 	bl	800a640 <hci_user_evt_proc>
 800561e:	e021      	b.n	8005664 <main+0xcc>
    	ReadSensor=0;
 8005620:	4c17      	ldr	r4, [pc, #92]	; (8005680 <main+0xe8>)
 8005622:	2300      	movs	r3, #0
 8005624:	f8c4 30c8 	str.w	r3, [r4, #200]	; 0xc8
    	readAcc();
 8005628:	f7ff fe98 	bl	800535c <readAcc>
    	COMP_Value.x++;
 800562c:	6963      	ldr	r3, [r4, #20]
 800562e:	3301      	adds	r3, #1
 8005630:	6163      	str	r3, [r4, #20]
    	COMP_Value.y=120;
 8005632:	2378      	movs	r3, #120	; 0x78
 8005634:	61a3      	str	r3, [r4, #24]
    	COMP_Value.Heading+=10;
 8005636:	69e3      	ldr	r3, [r4, #28]
 8005638:	330a      	adds	r3, #10
 800563a:	61e3      	str	r3, [r4, #28]
 800563c:	e017      	b.n	800566e <main+0xd6>
		SendMotionData();
 800563e:	f7ff fc53 	bl	8004ee8 <SendMotionData>
    	SendAccGyroMag=0;
 8005642:	4b0f      	ldr	r3, [pc, #60]	; (8005680 <main+0xe8>)
 8005644:	2200      	movs	r2, #0
 8005646:	679a      	str	r2, [r3, #120]	; 0x78
    __WFI();
 8005648:	bf30      	wfi
      if(!connected) {
 800564a:	4b0c      	ldr	r3, [pc, #48]	; (800567c <main+0xe4>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d0d1      	beq.n	80055f6 <main+0x5e>
    if(set_connectable){
 8005652:	4b0c      	ldr	r3, [pc, #48]	; (8005684 <main+0xec>)
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1d5      	bne.n	8005606 <main+0x6e>
    if(HCI_ProcessEvent) {
 800565a:	4b09      	ldr	r3, [pc, #36]	; (8005680 <main+0xe8>)
 800565c:	f8d3 33a4 	ldr.w	r3, [r3, #932]	; 0x3a4
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1d6      	bne.n	8005612 <main+0x7a>
    if(ReadSensor) {
 8005664:	4b06      	ldr	r3, [pc, #24]	; (8005680 <main+0xe8>)
 8005666:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1d8      	bne.n	8005620 <main+0x88>
    if(SendAccGyroMag) {
 800566e:	4b04      	ldr	r3, [pc, #16]	; (8005680 <main+0xe8>)
 8005670:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005672:	2b00      	cmp	r3, #0
 8005674:	d0e8      	beq.n	8005648 <main+0xb0>
 8005676:	e7e2      	b.n	800563e <main+0xa6>
 8005678:	20000394 	.word	0x20000394
 800567c:	20000204 	.word	0x20000204
 8005680:	20000318 	.word	0x20000318
 8005684:	20000000 	.word	0x20000000

08005688 <HAL_GPIO_EXTI_Callback>:
 * @param  uint16_t GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{  
  switch(GPIO_Pin){
 8005688:	2820      	cmp	r0, #32
 800568a:	d000      	beq.n	800568e <HAL_GPIO_EXTI_Callback+0x6>
 800568c:	4770      	bx	lr
{  
 800568e:	b508      	push	{r3, lr}
  case HCI_TL_SPI_EXTI_PIN: 
      hci_tl_lowlevel_isr();
 8005690:	f7ff f9f0 	bl	8004a74 <hci_tl_lowlevel_isr>
      HCI_ProcessEvent=1;
 8005694:	4b02      	ldr	r3, [pc, #8]	; (80056a0 <HAL_GPIO_EXTI_Callback+0x18>)
 8005696:	2201      	movs	r2, #1
 8005698:	f8c3 23a4 	str.w	r2, [r3, #932]	; 0x3a4

//  case BSP_LSM6DSM_INT2:
//    MEMSInterrupt=1;
//    break;
  }
}
 800569c:	bd08      	pop	{r3, pc}
 800569e:	bf00      	nop
 80056a0:	20000318 	.word	0x20000318

080056a4 <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 80056a4:	b530      	push	{r4, r5, lr}
 80056a6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Configure USB FS GPIOs */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80056a8:	4c16      	ldr	r4, [pc, #88]	; (8005704 <HAL_PCD_MspInit+0x60>)
 80056aa:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80056ac:	f043 0301 	orr.w	r3, r3, #1
 80056b0:	64e3      	str	r3, [r4, #76]	; 0x4c
 80056b2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80056b4:	f003 0301 	and.w	r3, r3, #1
 80056b8:	9301      	str	r3, [sp, #4]
 80056ba:	9b01      	ldr	r3, [sp, #4]

  /* Configure DM DP Pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 80056bc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80056c0:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056c2:	2302      	movs	r3, #2
 80056c4:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056c6:	2500      	movs	r5, #0
 80056c8:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056ca:	2303      	movs	r3, #3
 80056cc:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80056ce:	230a      	movs	r3, #10
 80056d0:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056d2:	a903      	add	r1, sp, #12
 80056d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056d8:	f000 fd32 	bl	8006140 <HAL_GPIO_Init>

  /* Enable USB FS Clock */
  __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80056dc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80056de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80056e2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80056e4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80056e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056ea:	9302      	str	r3, [sp, #8]
 80056ec:	9b02      	ldr	r3, [sp, #8]

  /* Set USB FS Interrupt priority */
  HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 80056ee:	462a      	mov	r2, r5
 80056f0:	2106      	movs	r1, #6
 80056f2:	2043      	movs	r0, #67	; 0x43
 80056f4:	f000 fcca 	bl	800608c <HAL_NVIC_SetPriority>

  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80056f8:	2043      	movs	r0, #67	; 0x43
 80056fa:	f000 fcff 	bl	80060fc <HAL_NVIC_EnableIRQ>
}
 80056fe:	b009      	add	sp, #36	; 0x24
 8005700:	bd30      	pop	{r4, r5, pc}
 8005702:	bf00      	nop
 8005704:	40021000 	.word	0x40021000

08005708 <HAL_TIM_Base_MspInit>:
  *  - Peripheral's Interrupt Configuration
  * @param htim: TIM handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005708:	b500      	push	{lr}
 800570a:	b083      	sub	sp, #12
  if (htim->Instance == TIM4) {
 800570c:	6803      	ldr	r3, [r0, #0]
 800570e:	4a17      	ldr	r2, [pc, #92]	; (800576c <HAL_TIM_Base_MspInit+0x64>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d005      	beq.n	8005720 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0xF, 0);

    /* Enable the TIMx global Interrupt */
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  #endif /* ALLMEMS1_MOTIONFA */
  } else if (htim->Instance == TIM5) {
 8005714:	4a16      	ldr	r2, [pc, #88]	; (8005770 <HAL_TIM_Base_MspInit+0x68>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d015      	beq.n	8005746 <HAL_TIM_Base_MspInit+0x3e>

    /* Enable the TIMx global Interrupt */
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  }

}  
 800571a:	b003      	add	sp, #12
 800571c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005720:	4b14      	ldr	r3, [pc, #80]	; (8005774 <HAL_TIM_Base_MspInit+0x6c>)
 8005722:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005724:	f042 0204 	orr.w	r2, r2, #4
 8005728:	659a      	str	r2, [r3, #88]	; 0x58
 800572a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0xF, 0);
 8005734:	2200      	movs	r2, #0
 8005736:	210f      	movs	r1, #15
 8005738:	201e      	movs	r0, #30
 800573a:	f000 fca7 	bl	800608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800573e:	201e      	movs	r0, #30
 8005740:	f000 fcdc 	bl	80060fc <HAL_NVIC_EnableIRQ>
 8005744:	e7e9      	b.n	800571a <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005746:	4b0b      	ldr	r3, [pc, #44]	; (8005774 <HAL_TIM_Base_MspInit+0x6c>)
 8005748:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800574a:	f042 0208 	orr.w	r2, r2, #8
 800574e:	659a      	str	r2, [r3, #88]	; 0x58
 8005750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005752:	f003 0308 	and.w	r3, r3, #8
 8005756:	9301      	str	r3, [sp, #4]
 8005758:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0xF, 0);
 800575a:	2200      	movs	r2, #0
 800575c:	210f      	movs	r1, #15
 800575e:	2032      	movs	r0, #50	; 0x32
 8005760:	f000 fc94 	bl	800608c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005764:	2032      	movs	r0, #50	; 0x32
 8005766:	f000 fcc9 	bl	80060fc <HAL_NVIC_EnableIRQ>
}  
 800576a:	e7d6      	b.n	800571a <HAL_TIM_Base_MspInit+0x12>
 800576c:	40000800 	.word	0x40000800
 8005770:	40000c00 	.word	0x40000c00
 8005774:	40021000 	.word	0x40021000

08005778 <HAL_TIM_OC_MspInit>:
  *  - Peripheral's Interrupt Configuration
  * @param htim: TIM handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{ 
 8005778:	b500      	push	{lr}
 800577a:	b083      	sub	sp, #12
  /* TIM1 Peripheral clock enable */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800577c:	4b0a      	ldr	r3, [pc, #40]	; (80057a8 <HAL_TIM_OC_MspInit+0x30>)
 800577e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005780:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005784:	661a      	str	r2, [r3, #96]	; 0x60
 8005786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005788:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800578c:	9301      	str	r3, [sp, #4]
 800578e:	9b01      	ldr	r3, [sp, #4]

  /* Enable TIM1 global Interrupt & set priority  */
  HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0x8, 0);
 8005790:	2200      	movs	r2, #0
 8005792:	2108      	movs	r1, #8
 8005794:	201b      	movs	r0, #27
 8005796:	f000 fc79 	bl	800608c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800579a:	201b      	movs	r0, #27
 800579c:	f000 fcae 	bl	80060fc <HAL_NVIC_EnableIRQ>
}
 80057a0:	b003      	add	sp, #12
 80057a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80057a6:	bf00      	nop
 80057a8:	40021000 	.word	0x40021000

080057ac <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 80057ac:	4770      	bx	lr

080057ae <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80057ae:	e7fe      	b.n	80057ae <HardFault_Handler>

080057b0 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80057b0:	e7fe      	b.n	80057b0 <MemManage_Handler>

080057b2 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80057b2:	e7fe      	b.n	80057b2 <BusFault_Handler>

080057b4 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80057b4:	e7fe      	b.n	80057b4 <UsageFault_Handler>

080057b6 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 80057b6:	4770      	bx	lr

080057b8 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 80057b8:	4770      	bx	lr

080057ba <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 80057ba:	4770      	bx	lr

080057bc <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80057bc:	b508      	push	{r3, lr}
  HAL_IncTick();
 80057be:	f000 fc41 	bl	8006044 <HAL_IncTick>
}
 80057c2:	bd08      	pop	{r3, pc}

080057c4 <TIM4_IRQHandler>:
  * @brief  This function handles TIM4 interrupt request.
  * @param  None
  * @retval None
  */
void TIM4_IRQHandler(void)
{
 80057c4:	b508      	push	{r3, lr}
  HAL_TIM_IRQHandler(&TimEnvHandle);
 80057c6:	4802      	ldr	r0, [pc, #8]	; (80057d0 <TIM4_IRQHandler+0xc>)
 80057c8:	f003 fa1a 	bl	8008c00 <HAL_TIM_IRQHandler>
}
 80057cc:	bd08      	pop	{r3, pc}
 80057ce:	bf00      	nop
 80057d0:	20000394 	.word	0x20000394

080057d4 <TIM5_IRQHandler>:
  * @retval None
  */
void TIM5_IRQHandler(void)
{  

}
 80057d4:	4770      	bx	lr
	...

080057d8 <TIM1_CC_IRQHandler>:
  * @brief  This function handles TIM1 Interrupt request
  * @param  None
  * @retval None
  */
void TIM1_CC_IRQHandler(void)
{
 80057d8:	b508      	push	{r3, lr}
  HAL_TIM_IRQHandler(&TimCCHandle);
 80057da:	4802      	ldr	r0, [pc, #8]	; (80057e4 <TIM1_CC_IRQHandler+0xc>)
 80057dc:	f003 fa10 	bl	8008c00 <HAL_TIM_IRQHandler>
}
 80057e0:	bd08      	pop	{r3, pc}
 80057e2:	bf00      	nop
 80057e4:	20000344 	.word	0x20000344

080057e8 <EXTI3_IRQHandler>:
* @brief  This function handles External line 2 interrupt request.
* @param  None
* @retval None
*/
void EXTI3_IRQHandler(void)
{
 80057e8:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80057ea:	2008      	movs	r0, #8
 80057ec:	f000 fe42 	bl	8006474 <HAL_GPIO_EXTI_IRQHandler>
//  SW_BV_send_Callback();

}
 80057f0:	bd08      	pop	{r3, pc}

080057f2 <EXTI9_5_IRQHandler>:
  *         interrupt request for BlueNRG.
  * @param  None
  * @retval None
  */
void EXTI9_5_IRQHandler(void)
{
 80057f2:	b508      	push	{r3, lr}
  //HAL_GPIO_EXTI_IRQHandler(BNRG_SPI_EXTI_PIN);
  HAL_GPIO_EXTI_IRQHandler(HCI_TL_SPI_EXTI_PIN);
 80057f4:	2020      	movs	r0, #32
 80057f6:	f000 fe3d 	bl	8006474 <HAL_GPIO_EXTI_IRQHandler>
}
 80057fa:	bd08      	pop	{r3, pc}

080057fc <EXTI2_IRQHandler>:
  * @retval None
  */
void EXTI2_IRQHandler( void )
{
//  HAL_GPIO_EXTI_IRQHandler(BSP_LSM6DSM_INT2);
}
 80057fc:	4770      	bx	lr
	...

08005800 <OTG_FS_IRQHandler>:
  * @brief  This function handles USB-On-The-Go FS global interrupt request.
  * @param  None
  * @retval None
  */
void OTG_FS_IRQHandler(void)
{
 8005800:	b508      	push	{r3, lr}
  HAL_PCD_IRQHandler(&hpcd);
 8005802:	4802      	ldr	r0, [pc, #8]	; (800580c <OTG_FS_IRQHandler+0xc>)
 8005804:	f000 ffa0 	bl	8006748 <HAL_PCD_IRQHandler>
}
 8005808:	bd08      	pop	{r3, pc}
 800580a:	bf00      	nop
 800580c:	20002064 	.word	0x20002064

08005810 <TIM8_UP_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM8_IRQHandler(void)
{
 8005810:	b508      	push	{r3, lr}
  HAL_TIM_IRQHandler(&TimHandle);
 8005812:	4802      	ldr	r0, [pc, #8]	; (800581c <TIM8_UP_IRQHandler+0xc>)
 8005814:	f003 f9f4 	bl	8008c00 <HAL_TIM_IRQHandler>
}
 8005818:	bd08      	pop	{r3, pc}
 800581a:	bf00      	nop
 800581c:	20000808 	.word	0x20000808

08005820 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005820:	b510      	push	{r4, lr}
 8005822:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005824:	4a0c      	ldr	r2, [pc, #48]	; (8005858 <_sbrk+0x38>)
 8005826:	490d      	ldr	r1, [pc, #52]	; (800585c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005828:	480d      	ldr	r0, [pc, #52]	; (8005860 <_sbrk+0x40>)
 800582a:	6800      	ldr	r0, [r0, #0]
 800582c:	b140      	cbz	r0, 8005840 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800582e:	480c      	ldr	r0, [pc, #48]	; (8005860 <_sbrk+0x40>)
 8005830:	6800      	ldr	r0, [r0, #0]
 8005832:	4403      	add	r3, r0
 8005834:	1a52      	subs	r2, r2, r1
 8005836:	4293      	cmp	r3, r2
 8005838:	d806      	bhi.n	8005848 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800583a:	4a09      	ldr	r2, [pc, #36]	; (8005860 <_sbrk+0x40>)
 800583c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800583e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8005840:	4807      	ldr	r0, [pc, #28]	; (8005860 <_sbrk+0x40>)
 8005842:	4c08      	ldr	r4, [pc, #32]	; (8005864 <_sbrk+0x44>)
 8005844:	6004      	str	r4, [r0, #0]
 8005846:	e7f2      	b.n	800582e <_sbrk+0xe>
    errno = ENOMEM;
 8005848:	f005 ff8e 	bl	800b768 <__errno>
 800584c:	230c      	movs	r3, #12
 800584e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8005850:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005854:	e7f3      	b.n	800583e <_sbrk+0x1e>
 8005856:	bf00      	nop
 8005858:	20018000 	.word	0x20018000
 800585c:	00002000 	.word	0x00002000
 8005860:	20000804 	.word	0x20000804
 8005864:	20002a70 	.word	0x20002a70

08005868 <CDC_Itf_DeInit>:
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_DeInit(void)
{
  return (USBD_OK);
}
 8005868:	2000      	movs	r0, #0
 800586a:	4770      	bx	lr

0800586c <CDC_Itf_Control>:
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Control (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
  switch (cmd)
 800586c:	2820      	cmp	r0, #32
 800586e:	d003      	beq.n	8005878 <CDC_Itf_Control+0xc>
 8005870:	2821      	cmp	r0, #33	; 0x21
 8005872:	d014      	beq.n	800589e <CDC_Itf_Control+0x32>
  default:
    break;
  }
  
  return (USBD_OK);
}
 8005874:	2000      	movs	r0, #0
 8005876:	4770      	bx	lr
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005878:	780b      	ldrb	r3, [r1, #0]
 800587a:	784a      	ldrb	r2, [r1, #1]
 800587c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8005880:	788a      	ldrb	r2, [r1, #2]
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005882:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8005886:	78ca      	ldrb	r2, [r1, #3]
 8005888:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800588c:	4a0c      	ldr	r2, [pc, #48]	; (80058c0 <CDC_Itf_Control+0x54>)
 800588e:	6013      	str	r3, [r2, #0]
    LineCoding.format     = pbuf[4];
 8005890:	790b      	ldrb	r3, [r1, #4]
 8005892:	7113      	strb	r3, [r2, #4]
    LineCoding.paritytype = pbuf[5];
 8005894:	794b      	ldrb	r3, [r1, #5]
 8005896:	7153      	strb	r3, [r2, #5]
    LineCoding.datatype   = pbuf[6];
 8005898:	798b      	ldrb	r3, [r1, #6]
 800589a:	7193      	strb	r3, [r2, #6]
    break;
 800589c:	e7ea      	b.n	8005874 <CDC_Itf_Control+0x8>
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800589e:	4b08      	ldr	r3, [pc, #32]	; (80058c0 <CDC_Itf_Control+0x54>)
 80058a0:	781a      	ldrb	r2, [r3, #0]
 80058a2:	700a      	strb	r2, [r1, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 80058a4:	785a      	ldrb	r2, [r3, #1]
 80058a6:	704a      	strb	r2, [r1, #1]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 80058a8:	789a      	ldrb	r2, [r3, #2]
 80058aa:	708a      	strb	r2, [r1, #2]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 80058ac:	78da      	ldrb	r2, [r3, #3]
 80058ae:	70ca      	strb	r2, [r1, #3]
    pbuf[4] = LineCoding.format;
 80058b0:	791a      	ldrb	r2, [r3, #4]
 80058b2:	710a      	strb	r2, [r1, #4]
    pbuf[5] = LineCoding.paritytype;
 80058b4:	795a      	ldrb	r2, [r3, #5]
 80058b6:	714a      	strb	r2, [r1, #5]
    pbuf[6] = LineCoding.datatype;     
 80058b8:	799b      	ldrb	r3, [r3, #6]
 80058ba:	718b      	strb	r3, [r1, #6]
    break;
 80058bc:	e7da      	b.n	8005874 <CDC_Itf_Control+0x8>
 80058be:	bf00      	nop
 80058c0:	20000008 	.word	0x20000008

080058c4 <CDC_Itf_Receive>:
//  }
//  
//  /* Initiate next USB packet transfer */
//  USBD_CDC_ReceivePacket(&USBD_Device);
  return (USBD_OK);
}
 80058c4:	2000      	movs	r0, #0
 80058c6:	4770      	bx	lr

080058c8 <CDC_TIM_Config>:
  * @brief  CDC_TIM_Config: Configure TIMx timer
  * @param  None.
  * @retval None.
  */
static void CDC_TIM_Config(void)
{  
 80058c8:	b508      	push	{r3, lr}
  /* Set TIMx instance */
  TimHandle.Instance = TIMx;
 80058ca:	4809      	ldr	r0, [pc, #36]	; (80058f0 <CDC_TIM_Config+0x28>)
 80058cc:	4b09      	ldr	r3, [pc, #36]	; (80058f4 <CDC_TIM_Config+0x2c>)
 80058ce:	6003      	str	r3, [r0, #0]
       + Period = 10000 - 1
       + Prescaler = ((SystemCoreClock/2)/10000) - 1
       + ClockDivision = 0
       + Counter direction = Up
  */
  TimHandle.Init.Period = (CDC_POLLING_INTERVAL*1000) - 1;
 80058d0:	f241 3387 	movw	r3, #4999	; 0x1387
 80058d4:	60c3      	str	r3, [r0, #12]
  TimHandle.Init.Prescaler = 80-1;
 80058d6:	234f      	movs	r3, #79	; 0x4f
 80058d8:	6043      	str	r3, [r0, #4]
  TimHandle.Init.ClockDivision = 0;
 80058da:	2300      	movs	r3, #0
 80058dc:	6103      	str	r3, [r0, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058de:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 80058e0:	f003 fac0 	bl	8008e64 <HAL_TIM_Base_Init>
 80058e4:	b900      	cbnz	r0, 80058e8 <CDC_TIM_Config+0x20>
  {
    /* Initialization Error */
    Error_Handler();
  }
}
 80058e6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80058e8:	f7ff fde8 	bl	80054bc <Error_Handler>
}
 80058ec:	e7fb      	b.n	80058e6 <CDC_TIM_Config+0x1e>
 80058ee:	bf00      	nop
 80058f0:	20000808 	.word	0x20000808
 80058f4:	40013400 	.word	0x40013400

080058f8 <CDC_Itf_Init>:
{
 80058f8:	b530      	push	{r4, r5, lr}
 80058fa:	b083      	sub	sp, #12
  TIMx_CLK_ENABLE();
 80058fc:	4b15      	ldr	r3, [pc, #84]	; (8005954 <CDC_Itf_Init+0x5c>)
 80058fe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005900:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005904:	661a      	str	r2, [r3, #96]	; 0x60
 8005906:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005908:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800590c:	9301      	str	r3, [sp, #4]
 800590e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(TIMx_IRQn, 0x6, 0);
 8005910:	2200      	movs	r2, #0
 8005912:	2106      	movs	r1, #6
 8005914:	202c      	movs	r0, #44	; 0x2c
 8005916:	f000 fbb9 	bl	800608c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 800591a:	202c      	movs	r0, #44	; 0x2c
 800591c:	f000 fbee 	bl	80060fc <HAL_NVIC_EnableIRQ>
  CDC_TIM_Config();
 8005920:	f7ff ffd2 	bl	80058c8 <CDC_TIM_Config>
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)
 8005924:	480c      	ldr	r0, [pc, #48]	; (8005958 <CDC_Itf_Init+0x60>)
 8005926:	f003 f909 	bl	8008b3c <HAL_TIM_Base_Start_IT>
 800592a:	b978      	cbnz	r0, 800594c <CDC_Itf_Init+0x54>
  USBD_CDC_SetTxBuffer(&USBD_Device, UserTxBuffer, 0);
 800592c:	4d0a      	ldr	r5, [pc, #40]	; (8005958 <CDC_Itf_Init+0x60>)
 800592e:	4c0b      	ldr	r4, [pc, #44]	; (800595c <CDC_Itf_Init+0x64>)
 8005930:	2200      	movs	r2, #0
 8005932:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8005936:	4620      	mov	r0, r4
 8005938:	f005 f8c6 	bl	800aac8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&USBD_Device, UserRxBuffer);
 800593c:	f605 014c 	addw	r1, r5, #2124	; 0x84c
 8005940:	4620      	mov	r0, r4
 8005942:	f005 f8cc 	bl	800aade <USBD_CDC_SetRxBuffer>
}
 8005946:	2000      	movs	r0, #0
 8005948:	b003      	add	sp, #12
 800594a:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800594c:	f7ff fdb6 	bl	80054bc <Error_Handler>
 8005950:	e7ec      	b.n	800592c <CDC_Itf_Init+0x34>
 8005952:	bf00      	nop
 8005954:	40021000 	.word	0x40021000
 8005958:	20000808 	.word	0x20000808
 800595c:	200003e4 	.word	0x200003e4

08005960 <CDC_Fill_Buffer>:
  for (i = 0; i < TotalLen; i++)
 8005960:	2200      	movs	r2, #0
 8005962:	428a      	cmp	r2, r1
 8005964:	d215      	bcs.n	8005992 <CDC_Fill_Buffer+0x32>
{
 8005966:	b530      	push	{r4, r5, lr}
    UserTxBuffer[UserTxBufPtrIn] = Buf[i];
 8005968:	4d0b      	ldr	r5, [pc, #44]	; (8005998 <CDC_Fill_Buffer+0x38>)
 800596a:	f855 3cac 	ldr.w	r3, [r5, #-172]
 800596e:	f810 e002 	ldrb.w	lr, [r0, r2]
 8005972:	4c0a      	ldr	r4, [pc, #40]	; (800599c <CDC_Fill_Buffer+0x3c>)
 8005974:	eb04 0c03 	add.w	ip, r4, r3
 8005978:	f88c e04c 	strb.w	lr, [ip, #76]	; 0x4c
    UserTxBufPtrIn = (UserTxBufPtrIn + 1) % APP_RX_DATA_SIZE;
 800597c:	3301      	adds	r3, #1
 800597e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005982:	f845 3cac 	str.w	r3, [r5, #-172]
  for (i = 0; i < TotalLen; i++)
 8005986:	3201      	adds	r2, #1
 8005988:	b292      	uxth	r2, r2
 800598a:	428a      	cmp	r2, r1
 800598c:	d3ec      	bcc.n	8005968 <CDC_Fill_Buffer+0x8>
}
 800598e:	2000      	movs	r0, #0
 8005990:	bd30      	pop	{r4, r5, pc}
 8005992:	2000      	movs	r0, #0
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	20001900 	.word	0x20001900
 800599c:	20000808 	.word	0x20000808

080059a0 <CDC_TIM_PeriodElapsedCallback>:
{
 80059a0:	b538      	push	{r3, r4, r5, lr}
  if(UserTxBufPtrOut != UserTxBufPtrIn)
 80059a2:	4a12      	ldr	r2, [pc, #72]	; (80059ec <CDC_TIM_PeriodElapsedCallback+0x4c>)
 80059a4:	f852 3ca8 	ldr.w	r3, [r2, #-168]
 80059a8:	f852 4cac 	ldr.w	r4, [r2, #-172]
 80059ac:	42a3      	cmp	r3, r4
 80059ae:	d016      	beq.n	80059de <CDC_TIM_PeriodElapsedCallback+0x3e>
    if(UserTxBufPtrOut > UserTxBufPtrIn) /* Rollback */
 80059b0:	d916      	bls.n	80059e0 <CDC_TIM_PeriodElapsedCallback+0x40>
      buffsize = APP_RX_DATA_SIZE - UserTxBufPtrOut;
 80059b2:	f5c3 6400 	rsb	r4, r3, #2048	; 0x800
    USBD_CDC_SetTxBuffer(&USBD_Device, (uint8_t*)&UserTxBuffer[buffptr], buffsize);
 80059b6:	4d0e      	ldr	r5, [pc, #56]	; (80059f0 <CDC_TIM_PeriodElapsedCallback+0x50>)
 80059b8:	4622      	mov	r2, r4
 80059ba:	490e      	ldr	r1, [pc, #56]	; (80059f4 <CDC_TIM_PeriodElapsedCallback+0x54>)
 80059bc:	4419      	add	r1, r3
 80059be:	4628      	mov	r0, r5
 80059c0:	f005 f882 	bl	800aac8 <USBD_CDC_SetTxBuffer>
    if(USBD_CDC_TransmitPacket(&USBD_Device) == USBD_OK)
 80059c4:	4628      	mov	r0, r5
 80059c6:	f005 f893 	bl	800aaf0 <USBD_CDC_TransmitPacket>
 80059ca:	b940      	cbnz	r0, 80059de <CDC_TIM_PeriodElapsedCallback+0x3e>
      UserTxBufPtrOut += buffsize;
 80059cc:	4b07      	ldr	r3, [pc, #28]	; (80059ec <CDC_TIM_PeriodElapsedCallback+0x4c>)
 80059ce:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80059d2:	4422      	add	r2, r4
 80059d4:	f843 2ca8 	str.w	r2, [r3, #-168]
      if (UserTxBufPtrOut == APP_RX_DATA_SIZE)
 80059d8:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80059dc:	d002      	beq.n	80059e4 <CDC_TIM_PeriodElapsedCallback+0x44>
}
 80059de:	bd38      	pop	{r3, r4, r5, pc}
      buffsize = UserTxBufPtrIn - UserTxBufPtrOut;
 80059e0:	1ae4      	subs	r4, r4, r3
 80059e2:	e7e8      	b.n	80059b6 <CDC_TIM_PeriodElapsedCallback+0x16>
        UserTxBufPtrOut = 0;
 80059e4:	2200      	movs	r2, #0
 80059e6:	f843 2ca8 	str.w	r2, [r3, #-168]
}
 80059ea:	e7f8      	b.n	80059de <CDC_TIM_PeriodElapsedCallback+0x3e>
 80059ec:	20001900 	.word	0x20001900
 80059f0:	200003e4 	.word	0x200003e4
 80059f4:	20000854 	.word	0x20000854

080059f8 <HAL_PCD_SetupStageCallback>:
  * @brief  SetupStage callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80059f8:	b508      	push	{r3, lr}
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 80059fa:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 80059fe:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a02:	f005 f8d2 	bl	800abaa <USBD_LL_SetupStage>
}
 8005a06:	bd08      	pop	{r3, pc}

08005a08 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005a08:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005a0a:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8005a0e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005a12:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8005a16:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a1a:	f005 f8f2 	bl	800ac02 <USBD_LL_DataOutStage>
}
 8005a1e:	bd08      	pop	{r3, pc}

08005a20 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005a20:	b508      	push	{r3, lr}
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005a22:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8005a26:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005a2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a2c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a30:	f005 f923 	bl	800ac7a <USBD_LL_DataInStage>
}
 8005a34:	bd08      	pop	{r3, pc}

08005a36 <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8005a36:	b508      	push	{r3, lr}
  USBD_LL_SOF(hpcd->pData);
 8005a38:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a3c:	f005 f9c3 	bl	800adc6 <USBD_LL_SOF>
}
 8005a40:	bd08      	pop	{r3, pc}

08005a42 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 8005a42:	b510      	push	{r4, lr}
 8005a44:	4604      	mov	r4, r0
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 8005a46:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a4a:	f005 f975 	bl	800ad38 <USBD_LL_Reset>
  
  /* Set USB Current Speed */ 
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 8005a4e:	2101      	movs	r1, #1
 8005a50:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 8005a54:	f005 f99d 	bl	800ad92 <USBD_LL_SetSpeed>
}
 8005a58:	bd10      	pop	{r4, pc}

08005a5a <HAL_PCD_SuspendCallback>:
  * @brief  Suspend callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{ 
 8005a5a:	b508      	push	{r3, lr}
  USBD_LL_Suspend(hpcd->pData);
 8005a5c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a60:	f005 f99a 	bl	800ad98 <USBD_LL_Suspend>
}
 8005a64:	bd08      	pop	{r3, pc}

08005a66 <HAL_PCD_ResumeCallback>:
  * @brief  Resume callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005a66:	b508      	push	{r3, lr}
  USBD_LL_Resume(hpcd->pData);
 8005a68:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a6c:	f005 f99e 	bl	800adac <USBD_LL_Resume>
}
 8005a70:	bd08      	pop	{r3, pc}

08005a72 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle 
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005a72:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8005a74:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a78:	f005 f9cd 	bl	800ae16 <USBD_LL_IsoOUTIncomplete>
}
 8005a7c:	bd08      	pop	{r3, pc}

08005a7e <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle 
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005a7e:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 8005a80:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a84:	f005 f9b3 	bl	800adee <USBD_LL_IsoINIncomplete>
}
 8005a88:	bd08      	pop	{r3, pc}

08005a8a <HAL_PCD_ConnectCallback>:
  * @brief  ConnectCallback callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8005a8a:	b508      	push	{r3, lr}
  USBD_LL_DevConnected(hpcd->pData);
 8005a8c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a90:	f005 f9d5 	bl	800ae3e <USBD_LL_DevConnected>
}
 8005a94:	bd08      	pop	{r3, pc}

08005a96 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8005a96:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected(hpcd->pData);
 8005a98:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8005a9c:	f005 f9d1 	bl	800ae42 <USBD_LL_DevDisconnected>
}
 8005aa0:	bd08      	pop	{r3, pc}
	...

08005aa4 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8005aa4:	b570      	push	{r4, r5, r6, lr}
  /* Set LL Driver parameters */
  hpcd.Instance = USB_OTG_FS;
 8005aa6:	4c15      	ldr	r4, [pc, #84]	; (8005afc <USBD_LL_Init+0x58>)
 8005aa8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005aac:	6023      	str	r3, [r4, #0]
  hpcd.Init.dev_endpoints = 5;
 8005aae:	2305      	movs	r3, #5
 8005ab0:	6063      	str	r3, [r4, #4]
  hpcd.Init.use_dedicated_ep1 = 0;
 8005ab2:	2500      	movs	r5, #0
 8005ab4:	6325      	str	r5, [r4, #48]	; 0x30
  hpcd.Init.ep0_mps = 0x40;
 8005ab6:	2640      	movs	r6, #64	; 0x40
 8005ab8:	6166      	str	r6, [r4, #20]
  hpcd.Init.dma_enable = 0;
 8005aba:	6125      	str	r5, [r4, #16]
  hpcd.Init.low_power_enable = 0;
 8005abc:	6225      	str	r5, [r4, #32]
  hpcd.Init.lpm_enable = 0;
 8005abe:	6265      	str	r5, [r4, #36]	; 0x24
  hpcd.Init.battery_charging_enable = 0;
 8005ac0:	62a5      	str	r5, [r4, #40]	; 0x28
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	61a3      	str	r3, [r4, #24]
  hpcd.Init.Sof_enable = 0;
 8005ac6:	61e5      	str	r5, [r4, #28]
  hpcd.Init.speed = PCD_SPEED_FULL;
 8005ac8:	60e3      	str	r3, [r4, #12]
  hpcd.Init.vbus_sensing_enable = 0;
 8005aca:	62e5      	str	r5, [r4, #44]	; 0x2c
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 8005acc:	f8c4 0404 	str.w	r0, [r4, #1028]	; 0x404
  pdev->pData = &hpcd;
 8005ad0:	f8c0 42c4 	str.w	r4, [r0, #708]	; 0x2c4
  /* Initialize LL Driver */
  HAL_PCD_Init(&hpcd);
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	f000 fd40 	bl	800655a <HAL_PCD_Init>
  
  HAL_PCD_SetRxFiFo(&hpcd, 0x80);
 8005ada:	2180      	movs	r1, #128	; 0x80
 8005adc:	4620      	mov	r0, r4
 8005ade:	f001 f9fa 	bl	8006ed6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 0, 0x40);
 8005ae2:	4632      	mov	r2, r6
 8005ae4:	4629      	mov	r1, r5
 8005ae6:	4620      	mov	r0, r4
 8005ae8:	f001 f9cf 	bl	8006e8a <HAL_PCDEx_SetTxFiFo>
  HAL_PCD_SetTxFiFo(&hpcd, 1, 0x80);
 8005aec:	2280      	movs	r2, #128	; 0x80
 8005aee:	2101      	movs	r1, #1
 8005af0:	4620      	mov	r0, r4
 8005af2:	f001 f9ca 	bl	8006e8a <HAL_PCDEx_SetTxFiFo>

  return USBD_OK;
}
 8005af6:	4628      	mov	r0, r5
 8005af8:	bd70      	pop	{r4, r5, r6, pc}
 8005afa:	bf00      	nop
 8005afc:	20002064 	.word	0x20002064

08005b00 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8005b00:	b508      	push	{r3, lr}
  HAL_PCD_Start(pdev->pData);
 8005b02:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8005b06:	f000 fdc6 	bl	8006696 <HAL_PCD_Start>
  return USBD_OK;
}
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	bd08      	pop	{r3, pc}

08005b0e <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 8005b0e:	b508      	push	{r3, lr}
 8005b10:	4694      	mov	ip, r2
 8005b12:	461a      	mov	r2, r3
  HAL_PCD_EP_Open(pdev->pData,
 8005b14:	4663      	mov	r3, ip
 8005b16:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8005b1a:	f001 f86b 	bl	8006bf4 <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
}
 8005b1e:	2000      	movs	r0, #0
 8005b20:	bd08      	pop	{r3, pc}

08005b22 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005b22:	b508      	push	{r3, lr}
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005b24:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8005b28:	f001 f8a9 	bl	8006c7e <HAL_PCD_EP_Close>
  return USBD_OK;
}
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	bd08      	pop	{r3, pc}

08005b30 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005b30:	b508      	push	{r3, lr}
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005b32:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8005b36:	f001 f92a 	bl	8006d8e <HAL_PCD_EP_SetStall>
  return USBD_OK;
}
 8005b3a:	2000      	movs	r0, #0
 8005b3c:	bd08      	pop	{r3, pc}

08005b3e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005b3e:	b508      	push	{r3, lr}
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8005b40:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8005b44:	f001 f966 	bl	8006e14 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
}
 8005b48:	2000      	movs	r0, #0
 8005b4a:	bd08      	pop	{r3, pc}

08005b4c <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005b4c:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  
  if((ep_addr & 0x80) == 0x80)
 8005b50:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005b54:	d108      	bne.n	8005b68 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005b56:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8005b5a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8005b5e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005b62:	f893 01fe 	ldrb.w	r0, [r3, #510]	; 0x1fe
  }
}
 8005b66:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8005b68:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8005b6c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8005b70:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005b74:	f893 003e 	ldrb.w	r0, [r3, #62]	; 0x3e
 8005b78:	4770      	bx	lr

08005b7a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8005b7a:	b508      	push	{r3, lr}
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005b7c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8005b80:	f001 f824 	bl	8006bcc <HAL_PCD_SetAddress>
  return USBD_OK; 
}
 8005b84:	2000      	movs	r0, #0
 8005b86:	bd08      	pop	{r3, pc}

08005b88 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint32_t size)
{
 8005b88:	b508      	push	{r3, lr}
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005b8a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8005b8e:	f001 f8db 	bl	8006d48 <HAL_PCD_EP_Transmit>
  return USBD_OK;
}
 8005b92:	2000      	movs	r0, #0
 8005b94:	bd08      	pop	{r3, pc}

08005b96 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint32_t size)
{
 8005b96:	b508      	push	{r3, lr}
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8005b98:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8005b9c:	f001 f8a8 	bl	8006cf0 <HAL_PCD_EP_Receive>
  return USBD_OK;
}
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	bd08      	pop	{r3, pc}

08005ba4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005ba4:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 8005ba6:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8005baa:	f001 f8c4 	bl	8006d36 <HAL_PCD_EP_GetRxCount>
}
 8005bae:	bd08      	pop	{r3, pc}

08005bb0 <USBD_VCP_DeviceDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_DeviceDesc);
 8005bb0:	2312      	movs	r3, #18
 8005bb2:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_DeviceDesc;
}
 8005bb4:	4800      	ldr	r0, [pc, #0]	; (8005bb8 <USBD_VCP_DeviceDescriptor+0x8>)
 8005bb6:	4770      	bx	lr
 8005bb8:	20000024 	.word	0x20000024

08005bbc <USBD_VCP_LangIDStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);  
 8005bbc:	2304      	movs	r3, #4
 8005bbe:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_LangIDDesc;
}
 8005bc0:	4800      	ldr	r0, [pc, #0]	; (8005bc4 <USBD_VCP_LangIDStrDescriptor+0x8>)
 8005bc2:	4770      	bx	lr
 8005bc4:	20000038 	.word	0x20000038

08005bc8 <IntToUnicode>:
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 8005bc8:	2300      	movs	r3, #0
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d21e      	bcs.n	8005c0c <IntToUnicode+0x44>
{
 8005bce:	b500      	push	{lr}
 8005bd0:	e010      	b.n	8005bf4 <IntToUnicode+0x2c>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 8005bd2:	f10c 0c37 	add.w	ip, ip, #55	; 0x37
 8005bd6:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }
    
    value = value << 4;
 8005bda:	0100      	lsls	r0, r0, #4
    
    pbuf[ 2* idx + 1] = 0;
 8005bdc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005be0:	f10c 0c01 	add.w	ip, ip, #1
 8005be4:	f04f 0e00 	mov.w	lr, #0
 8005be8:	f801 e00c 	strb.w	lr, [r1, ip]
  for( idx = 0 ; idx < len ; idx ++)
 8005bec:	3301      	adds	r3, #1
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d209      	bcs.n	8005c08 <IntToUnicode+0x40>
    if( ((value >> 28)) < 0xA )
 8005bf4:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8005bf8:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
 8005bfc:	d2e9      	bcs.n	8005bd2 <IntToUnicode+0xa>
      pbuf[ 2* idx] = (value >> 28) + '0';
 8005bfe:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8005c02:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 8005c06:	e7e8      	b.n	8005bda <IntToUnicode+0x12>
  }
}
 8005c08:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c0c:	4770      	bx	lr
	...

08005c10 <Get_SerialNum>:
{
 8005c10:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8005c12:	4b0b      	ldr	r3, [pc, #44]	; (8005c40 <Get_SerialNum+0x30>)
 8005c14:	f8d3 0a10 	ldr.w	r0, [r3, #2576]	; 0xa10
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8005c18:	f8d3 4a14 	ldr.w	r4, [r3, #2580]	; 0xa14
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 8005c1c:	f8d3 3a18 	ldr.w	r3, [r3, #2584]	; 0xa18
  if (deviceserial0 != 0)
 8005c20:	18c0      	adds	r0, r0, r3
 8005c22:	d100      	bne.n	8005c26 <Get_SerialNum+0x16>
}
 8005c24:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8005c26:	4d07      	ldr	r5, [pc, #28]	; (8005c44 <Get_SerialNum+0x34>)
 8005c28:	2208      	movs	r2, #8
 8005c2a:	f105 011a 	add.w	r1, r5, #26
 8005c2e:	f7ff ffcb 	bl	8005bc8 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 8005c32:	2204      	movs	r2, #4
 8005c34:	f105 012a 	add.w	r1, r5, #42	; 0x2a
 8005c38:	4620      	mov	r0, r4
 8005c3a:	f7ff ffc5 	bl	8005bc8 <IntToUnicode>
}
 8005c3e:	e7f1      	b.n	8005c24 <Get_SerialNum+0x14>
 8005c40:	1fff7000 	.word	0x1fff7000
 8005c44:	20000024 	.word	0x20000024

08005c48 <USBD_VCP_SerialStrDescriptor>:
{
 8005c48:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8005c4a:	231a      	movs	r3, #26
 8005c4c:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8005c4e:	f7ff ffdf 	bl	8005c10 <Get_SerialNum>
}
 8005c52:	4801      	ldr	r0, [pc, #4]	; (8005c58 <USBD_VCP_SerialStrDescriptor+0x10>)
 8005c54:	bd08      	pop	{r3, pc}
 8005c56:	bf00      	nop
 8005c58:	2000003c 	.word	0x2000003c

08005c5c <USBD_VCP_ProductStrDescriptor>:
{  
 8005c5c:	b510      	push	{r4, lr}
 8005c5e:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);
 8005c60:	4c03      	ldr	r4, [pc, #12]	; (8005c70 <USBD_VCP_ProductStrDescriptor+0x14>)
 8005c62:	4621      	mov	r1, r4
 8005c64:	4803      	ldr	r0, [pc, #12]	; (8005c74 <USBD_VCP_ProductStrDescriptor+0x18>)
 8005c66:	f005 fc2c 	bl	800b4c2 <USBD_GetString>
}
 8005c6a:	4620      	mov	r0, r4
 8005c6c:	bd10      	pop	{r4, pc}
 8005c6e:	bf00      	nop
 8005c70:	2000246c 	.word	0x2000246c
 8005c74:	0800c1ec 	.word	0x0800c1ec

08005c78 <USBD_VCP_ManufacturerStrDescriptor>:
{
 8005c78:	b510      	push	{r4, lr}
 8005c7a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005c7c:	4c03      	ldr	r4, [pc, #12]	; (8005c8c <USBD_VCP_ManufacturerStrDescriptor+0x14>)
 8005c7e:	4621      	mov	r1, r4
 8005c80:	4803      	ldr	r0, [pc, #12]	; (8005c90 <USBD_VCP_ManufacturerStrDescriptor+0x18>)
 8005c82:	f005 fc1e 	bl	800b4c2 <USBD_GetString>
}
 8005c86:	4620      	mov	r0, r4
 8005c88:	bd10      	pop	{r4, pc}
 8005c8a:	bf00      	nop
 8005c8c:	2000246c 	.word	0x2000246c
 8005c90:	0800c210 	.word	0x0800c210

08005c94 <USBD_VCP_ConfigStrDescriptor>:
{ 
 8005c94:	b510      	push	{r4, lr}
 8005c96:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length);
 8005c98:	4c03      	ldr	r4, [pc, #12]	; (8005ca8 <USBD_VCP_ConfigStrDescriptor+0x14>)
 8005c9a:	4621      	mov	r1, r4
 8005c9c:	4803      	ldr	r0, [pc, #12]	; (8005cac <USBD_VCP_ConfigStrDescriptor+0x18>)
 8005c9e:	f005 fc10 	bl	800b4c2 <USBD_GetString>
}
 8005ca2:	4620      	mov	r0, r4
 8005ca4:	bd10      	pop	{r4, pc}
 8005ca6:	bf00      	nop
 8005ca8:	2000246c 	.word	0x2000246c
 8005cac:	0800c224 	.word	0x0800c224

08005cb0 <USBD_VCP_InterfaceStrDescriptor>:
{
 8005cb0:	b510      	push	{r4, lr}
 8005cb2:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8005cb4:	4c03      	ldr	r4, [pc, #12]	; (8005cc4 <USBD_VCP_InterfaceStrDescriptor+0x14>)
 8005cb6:	4621      	mov	r1, r4
 8005cb8:	4803      	ldr	r0, [pc, #12]	; (8005cc8 <USBD_VCP_InterfaceStrDescriptor+0x18>)
 8005cba:	f005 fc02 	bl	800b4c2 <USBD_GetString>
}
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	bd10      	pop	{r4, pc}
 8005cc2:	bf00      	nop
 8005cc4:	2000246c 	.word	0x2000246c
 8005cc8:	0800c230 	.word	0x0800c230

08005ccc <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 8005ccc:	b510      	push	{r4, lr}
 8005cce:	b088      	sub	sp, #32
 8005cd0:	4604      	mov	r4, r0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable VddIO2 for GPIOG  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005cd2:	4b1b      	ldr	r3, [pc, #108]	; (8005d40 <BSP_LED_Init+0x74>)
 8005cd4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005cd6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005cda:	659a      	str	r2, [r3, #88]	; 0x58
 8005cdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	9b00      	ldr	r3, [sp, #0]
  HAL_PWREx_EnableVddIO2();
 8005ce6:	f001 f927 	bl	8006f38 <HAL_PWREx_EnableVddIO2>

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8005cea:	b94c      	cbnz	r4, 8005d00 <BSP_LED_Init+0x34>
 8005cec:	4b14      	ldr	r3, [pc, #80]	; (8005d40 <BSP_LED_Init+0x74>)
 8005cee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005cf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cf4:	64da      	str	r2, [r3, #76]	; 0x4c
 8005cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cfc:	9301      	str	r3, [sp, #4]
 8005cfe:	9b01      	ldr	r3, [sp, #4]
 8005d00:	2c01      	cmp	r4, #1
 8005d02:	d011      	beq.n	8005d28 <BSP_LED_Init+0x5c>
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8005d04:	4b0f      	ldr	r3, [pc, #60]	; (8005d44 <BSP_LED_Init+0x78>)
 8005d06:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005d0a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d10:	2300      	movs	r3, #0
 8005d12:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8005d14:	2302      	movs	r3, #2
 8005d16:	9306      	str	r3, [sp, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8005d18:	a903      	add	r1, sp, #12
 8005d1a:	4b0b      	ldr	r3, [pc, #44]	; (8005d48 <BSP_LED_Init+0x7c>)
 8005d1c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8005d20:	f000 fa0e 	bl	8006140 <HAL_GPIO_Init>
}
 8005d24:	b008      	add	sp, #32
 8005d26:	bd10      	pop	{r4, pc}
  LEDx_GPIO_CLK_ENABLE(Led);
 8005d28:	4b05      	ldr	r3, [pc, #20]	; (8005d40 <BSP_LED_Init+0x74>)
 8005d2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d2c:	f042 0201 	orr.w	r2, r2, #1
 8005d30:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d34:	f003 0301 	and.w	r3, r3, #1
 8005d38:	9302      	str	r3, [sp, #8]
 8005d3a:	9b02      	ldr	r3, [sp, #8]
 8005d3c:	e7e2      	b.n	8005d04 <BSP_LED_Init+0x38>
 8005d3e:	bf00      	nop
 8005d40:	40021000 	.word	0x40021000
 8005d44:	0800bf10 	.word	0x0800bf10
 8005d48:	20000074 	.word	0x20000074

08005d4c <BSP_LED_Toggle>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8005d4c:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8005d4e:	4b04      	ldr	r3, [pc, #16]	; (8005d60 <BSP_LED_Toggle+0x14>)
 8005d50:	f833 1020 	ldrh.w	r1, [r3, r0, lsl #2]
 8005d54:	4b03      	ldr	r3, [pc, #12]	; (8005d64 <BSP_LED_Toggle+0x18>)
 8005d56:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8005d5a:	f000 fb81 	bl	8006460 <HAL_GPIO_TogglePin>
}
 8005d5e:	bd08      	pop	{r3, pc}
 8005d60:	0800bf10 	.word	0x0800bf10
 8005d64:	20000074 	.word	0x20000074

08005d68 <SPI2_MspInit>:
  return ret;
}


static void SPI2_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005d68:	b500      	push	{lr}
 8005d6a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005d6c:	4b11      	ldr	r3, [pc, #68]	; (8005db4 <SPI2_MspInit+0x4c>)
 8005d6e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005d70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d74:	659a      	str	r2, [r3, #88]	; 0x58
 8005d76:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005d78:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005d7c:	9201      	str	r2, [sp, #4]
 8005d7e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d82:	f042 0202 	orr.w	r2, r2, #2
 8005d86:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	9302      	str	r3, [sp, #8]
 8005d90:	9b02      	ldr	r3, [sp, #8]

    /**SPI2 GPIO Configuration
    PB15     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13;
 8005d92:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8005d96:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d98:	2302      	movs	r3, #2
 8005d9a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005da0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005da2:	2305      	movs	r3, #5
 8005da4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005da6:	a903      	add	r1, sp, #12
 8005da8:	4803      	ldr	r0, [pc, #12]	; (8005db8 <SPI2_MspInit+0x50>)
 8005daa:	f000 f9c9 	bl	8006140 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
}
 8005dae:	b009      	add	sp, #36	; 0x24
 8005db0:	f85d fb04 	ldr.w	pc, [sp], #4
 8005db4:	40021000 	.word	0x40021000
 8005db8:	48000400 	.word	0x48000400

08005dbc <SPI1_MspInit>:
{
 8005dbc:	b500      	push	{lr}
 8005dbe:	b089      	sub	sp, #36	; 0x24
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005dc0:	4b12      	ldr	r3, [pc, #72]	; (8005e0c <SPI1_MspInit+0x50>)
 8005dc2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005dc4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005dc8:	661a      	str	r2, [r3, #96]	; 0x60
 8005dca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005dcc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005dd0:	9201      	str	r2, [sp, #4]
 8005dd2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005dd4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dd6:	f042 0201 	orr.w	r2, r2, #1
 8005dda:	64da      	str	r2, [r3, #76]	; 0x4c
 8005ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	9302      	str	r3, [sp, #8]
 8005de4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5;
 8005de6:	23e0      	movs	r3, #224	; 0xe0
 8005de8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dea:	2302      	movs	r3, #2
 8005dec:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005dee:	2301      	movs	r3, #1
 8005df0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005df2:	2303      	movs	r3, #3
 8005df4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005df6:	2305      	movs	r3, #5
 8005df8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005dfa:	a903      	add	r1, sp, #12
 8005dfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e00:	f000 f99e 	bl	8006140 <HAL_GPIO_Init>
}
 8005e04:	b009      	add	sp, #36	; 0x24
 8005e06:	f85d fb04 	ldr.w	pc, [sp], #4
 8005e0a:	bf00      	nop
 8005e0c:	40021000 	.word	0x40021000

08005e10 <BSP_SPI2_Send>:
{
 8005e10:	b510      	push	{r4, lr}
 8005e12:	460c      	mov	r4, r1
  if(HAL_SPI_Transmit(&hbusspi2, pData, len, TIMEOUT_DURATION) == HAL_OK)
 8005e14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005e18:	460a      	mov	r2, r1
 8005e1a:	4601      	mov	r1, r0
 8005e1c:	4804      	ldr	r0, [pc, #16]	; (8005e30 <BSP_SPI2_Send+0x20>)
 8005e1e:	f002 fa37 	bl	8008290 <HAL_SPI_Transmit>
 8005e22:	b908      	cbnz	r0, 8005e28 <BSP_SPI2_Send+0x18>
      ret = len;
 8005e24:	4620      	mov	r0, r4
}
 8005e26:	bd10      	pop	{r4, pc}
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 8005e28:	f06f 0005 	mvn.w	r0, #5
  return ret;
 8005e2c:	e7fb      	b.n	8005e26 <BSP_SPI2_Send+0x16>
 8005e2e:	bf00      	nop
 8005e30:	2000256c 	.word	0x2000256c

08005e34 <BSP_SPI1_SendRecv>:
{
 8005e34:	b510      	push	{r4, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	4614      	mov	r4, r2
  if(HAL_SPI_TransmitReceive(&hbusspi1, pTxData, pRxData, len, TIMEOUT_DURATION) == HAL_OK)
 8005e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	4613      	mov	r3, r2
 8005e42:	460a      	mov	r2, r1
 8005e44:	4601      	mov	r1, r0
 8005e46:	4805      	ldr	r0, [pc, #20]	; (8005e5c <BSP_SPI1_SendRecv+0x28>)
 8005e48:	f002 fb3c 	bl	80084c4 <HAL_SPI_TransmitReceive>
 8005e4c:	b910      	cbnz	r0, 8005e54 <BSP_SPI1_SendRecv+0x20>
      ret = len;
 8005e4e:	4620      	mov	r0, r4
}
 8005e50:	b002      	add	sp, #8
 8005e52:	bd10      	pop	{r4, pc}
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 8005e54:	f06f 0005 	mvn.w	r0, #5
  return ret;
 8005e58:	e7fa      	b.n	8005e50 <BSP_SPI1_SendRecv+0x1c>
 8005e5a:	bf00      	nop
 8005e5c:	200025d0 	.word	0x200025d0

08005e60 <BSP_GetTick>:
int32_t BSP_GetTick(void) {
 8005e60:	b508      	push	{r3, lr}
  return HAL_GetTick();
 8005e62:	f000 f8fb 	bl	800605c <HAL_GetTick>
}
 8005e66:	bd08      	pop	{r3, pc}

08005e68 <MX_SPI1_Init>:
{
 8005e68:	b508      	push	{r3, lr}
  hspi->Instance = SPI1;
 8005e6a:	4a0f      	ldr	r2, [pc, #60]	; (8005ea8 <MX_SPI1_Init+0x40>)
 8005e6c:	6002      	str	r2, [r0, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8005e6e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005e72:	6042      	str	r2, [r0, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8005e74:	2200      	movs	r2, #0
 8005e76:	6082      	str	r2, [r0, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8005e78:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005e7c:	60c1      	str	r1, [r0, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e7e:	6102      	str	r2, [r0, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8005e80:	6142      	str	r2, [r0, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8005e82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005e86:	6181      	str	r1, [r0, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8005e88:	2118      	movs	r1, #24
 8005e8a:	61c1      	str	r1, [r0, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005e8c:	6202      	str	r2, [r0, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8005e8e:	6242      	str	r2, [r0, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e90:	6282      	str	r2, [r0, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 8005e92:	2107      	movs	r1, #7
 8005e94:	62c1      	str	r1, [r0, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005e96:	6302      	str	r2, [r0, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005e98:	2208      	movs	r2, #8
 8005e9a:	6342      	str	r2, [r0, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8005e9c:	f002 f96a 	bl	8008174 <HAL_SPI_Init>
 8005ea0:	b100      	cbz	r0, 8005ea4 <MX_SPI1_Init+0x3c>
    ret = HAL_ERROR;
 8005ea2:	2001      	movs	r0, #1
}
 8005ea4:	bd08      	pop	{r3, pc}
 8005ea6:	bf00      	nop
 8005ea8:	40013000 	.word	0x40013000

08005eac <BSP_SPI1_Init>:
int32_t BSP_SPI1_Init(void) {
 8005eac:	b510      	push	{r4, lr}
  hbusspi1.Instance  = SPI1;
 8005eae:	480a      	ldr	r0, [pc, #40]	; (8005ed8 <BSP_SPI1_Init+0x2c>)
 8005eb0:	4b0a      	ldr	r3, [pc, #40]	; (8005edc <BSP_SPI1_Init+0x30>)
 8005eb2:	f840 3f64 	str.w	r3, [r0, #100]!
  if (HAL_SPI_GetState(&hbusspi1) == HAL_SPI_STATE_RESET) 
 8005eb6:	f002 fd0a 	bl	80088ce <HAL_SPI_GetState>
 8005eba:	b108      	cbz	r0, 8005ec0 <BSP_SPI1_Init+0x14>
  int32_t ret = BSP_ERROR_NONE;
 8005ebc:	2000      	movs	r0, #0
}
 8005ebe:	bd10      	pop	{r4, pc}
    SPI1_MspInit(&hbusspi1);
 8005ec0:	4c07      	ldr	r4, [pc, #28]	; (8005ee0 <BSP_SPI1_Init+0x34>)
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	f7ff ff7a 	bl	8005dbc <SPI1_MspInit>
    if (MX_SPI1_Init(&hbusspi1) != HAL_OK)
 8005ec8:	4620      	mov	r0, r4
 8005eca:	f7ff ffcd 	bl	8005e68 <MX_SPI1_Init>
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	d0f5      	beq.n	8005ebe <BSP_SPI1_Init+0x12>
      ret = BSP_ERROR_BUS_FAILURE;
 8005ed2:	f06f 0007 	mvn.w	r0, #7
  return ret;
 8005ed6:	e7f2      	b.n	8005ebe <BSP_SPI1_Init+0x12>
 8005ed8:	2000256c 	.word	0x2000256c
 8005edc:	40013000 	.word	0x40013000
 8005ee0:	200025d0 	.word	0x200025d0

08005ee4 <MX_SPI2_Init>:
{
 8005ee4:	b538      	push	{r3, r4, r5, lr}
 8005ee6:	4604      	mov	r4, r0
  hspi->Instance = SPI2;
 8005ee8:	4b19      	ldr	r3, [pc, #100]	; (8005f50 <MX_SPI2_Init+0x6c>)
 8005eea:	6003      	str	r3, [r0, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8005eec:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005ef0:	6043      	str	r3, [r0, #4]
  hspi->Init.Direction = SPI_DIRECTION_1LINE;
 8005ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ef6:	6083      	str	r3, [r0, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8005ef8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8005efc:	60c3      	str	r3, [r0, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 8005efe:	2302      	movs	r3, #2
 8005f00:	6103      	str	r3, [r0, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8005f02:	2301      	movs	r3, #1
 8005f04:	6143      	str	r3, [r0, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8005f06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f0a:	6183      	str	r3, [r0, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8005f0c:	2330      	movs	r3, #48	; 0x30
 8005f0e:	61c3      	str	r3, [r0, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005f10:	2300      	movs	r3, #0
 8005f12:	6203      	str	r3, [r0, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8005f14:	6243      	str	r3, [r0, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f16:	6283      	str	r3, [r0, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 8005f18:	2207      	movs	r2, #7
 8005f1a:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005f1c:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005f1e:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8005f20:	f002 f928 	bl	8008174 <HAL_SPI_Init>
 8005f24:	4605      	mov	r5, r0
 8005f26:	b100      	cbz	r0, 8005f2a <MX_SPI2_Init+0x46>
    ret = HAL_ERROR;
 8005f28:	2501      	movs	r5, #1
  HAL_Delay(5);
 8005f2a:	2005      	movs	r0, #5
 8005f2c:	f7ff fa90 	bl	8005450 <HAL_Delay>
  SPI_1LINE_TX(hspi);
 8005f30:	6822      	ldr	r2, [r4, #0]
 8005f32:	6813      	ldr	r3, [r2, #0]
 8005f34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f38:	6013      	str	r3, [r2, #0]
  HAL_Delay(5);
 8005f3a:	2005      	movs	r0, #5
 8005f3c:	f7ff fa88 	bl	8005450 <HAL_Delay>
  __HAL_SPI_ENABLE(hspi);
 8005f40:	6822      	ldr	r2, [r4, #0]
 8005f42:	6813      	ldr	r3, [r2, #0]
 8005f44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f48:	6013      	str	r3, [r2, #0]
}
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	bd38      	pop	{r3, r4, r5, pc}
 8005f4e:	bf00      	nop
 8005f50:	40003800 	.word	0x40003800

08005f54 <BSP_SPI2_Init>:
int32_t BSP_SPI2_Init(void) {
 8005f54:	b510      	push	{r4, lr}
  hbusspi2.Instance  = SPI2;
 8005f56:	480a      	ldr	r0, [pc, #40]	; (8005f80 <BSP_SPI2_Init+0x2c>)
 8005f58:	4b0a      	ldr	r3, [pc, #40]	; (8005f84 <BSP_SPI2_Init+0x30>)
 8005f5a:	6003      	str	r3, [r0, #0]
  if (HAL_SPI_GetState(&hbusspi2) == HAL_SPI_STATE_RESET)
 8005f5c:	f002 fcb7 	bl	80088ce <HAL_SPI_GetState>
 8005f60:	b108      	cbz	r0, 8005f66 <BSP_SPI2_Init+0x12>
  int32_t ret = BSP_ERROR_NONE;
 8005f62:	2000      	movs	r0, #0
}
 8005f64:	bd10      	pop	{r4, pc}
    SPI2_MspInit(&hbusspi2);
 8005f66:	4c06      	ldr	r4, [pc, #24]	; (8005f80 <BSP_SPI2_Init+0x2c>)
 8005f68:	4620      	mov	r0, r4
 8005f6a:	f7ff fefd 	bl	8005d68 <SPI2_MspInit>
    if (MX_SPI2_Init(&hbusspi2) != HAL_OK)
 8005f6e:	4620      	mov	r0, r4
 8005f70:	f7ff ffb8 	bl	8005ee4 <MX_SPI2_Init>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	d0f5      	beq.n	8005f64 <BSP_SPI2_Init+0x10>
      ret = BSP_ERROR_BUS_FAILURE;
 8005f78:	f06f 0007 	mvn.w	r0, #7
  return ret;
 8005f7c:	e7f2      	b.n	8005f64 <BSP_SPI2_Init+0x10>
 8005f7e:	bf00      	nop
 8005f80:	2000256c 	.word	0x2000256c
 8005f84:	40003800 	.word	0x40003800

08005f88 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005f88:	490f      	ldr	r1, [pc, #60]	; (8005fc8 <SystemInit+0x40>)
 8005f8a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005f8e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005f92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005f96:	4b0d      	ldr	r3, [pc, #52]	; (8005fcc <SystemInit+0x44>)
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	f042 0201 	orr.w	r2, r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005fa0:	2000      	movs	r0, #0
 8005fa2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8005faa:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8005fae:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005fb0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005fb4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005fbc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8005fbe:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005fc0:	4b03      	ldr	r3, [pc, #12]	; (8005fd0 <SystemInit+0x48>)
 8005fc2:	608b      	str	r3, [r1, #8]
#endif
}
 8005fc4:	4770      	bx	lr
 8005fc6:	bf00      	nop
 8005fc8:	e000ed00 	.word	0xe000ed00
 8005fcc:	40021000 	.word	0x40021000
 8005fd0:	08004000 	.word	0x08004000

08005fd4 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8005fd4:	4770      	bx	lr
	...

08005fd8 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005fd8:	4b10      	ldr	r3, [pc, #64]	; (800601c <HAL_InitTick+0x44>)
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	b90b      	cbnz	r3, 8005fe2 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8005fde:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8005fe0:	4770      	bx	lr
{
 8005fe2:	b510      	push	{r4, lr}
 8005fe4:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005fe6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fee:	4a0c      	ldr	r2, [pc, #48]	; (8006020 <HAL_InitTick+0x48>)
 8005ff0:	6810      	ldr	r0, [r2, #0]
 8005ff2:	fbb0 f0f3 	udiv	r0, r0, r3
 8005ff6:	f000 f88f 	bl	8006118 <HAL_SYSTICK_Config>
 8005ffa:	b968      	cbnz	r0, 8006018 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ffc:	2c0f      	cmp	r4, #15
 8005ffe:	d901      	bls.n	8006004 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8006000:	2001      	movs	r0, #1
 8006002:	e00a      	b.n	800601a <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006004:	2200      	movs	r2, #0
 8006006:	4621      	mov	r1, r4
 8006008:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800600c:	f000 f83e 	bl	800608c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006010:	4b02      	ldr	r3, [pc, #8]	; (800601c <HAL_InitTick+0x44>)
 8006012:	605c      	str	r4, [r3, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006014:	2000      	movs	r0, #0
 8006016:	e000      	b.n	800601a <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8006018:	2001      	movs	r0, #1
}
 800601a:	bd10      	pop	{r4, pc}
 800601c:	20000080 	.word	0x20000080
 8006020:	2000007c 	.word	0x2000007c

08006024 <HAL_Init>:
{
 8006024:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006026:	2003      	movs	r0, #3
 8006028:	f000 f81e 	bl	8006068 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800602c:	200f      	movs	r0, #15
 800602e:	f7ff ffd3 	bl	8005fd8 <HAL_InitTick>
 8006032:	b110      	cbz	r0, 800603a <HAL_Init+0x16>
    status = HAL_ERROR;
 8006034:	2401      	movs	r4, #1
}
 8006036:	4620      	mov	r0, r4
 8006038:	bd10      	pop	{r4, pc}
 800603a:	4604      	mov	r4, r0
    HAL_MspInit();
 800603c:	f7ff ffca 	bl	8005fd4 <HAL_MspInit>
 8006040:	e7f9      	b.n	8006036 <HAL_Init+0x12>
	...

08006044 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8006044:	4b03      	ldr	r3, [pc, #12]	; (8006054 <HAL_IncTick+0x10>)
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	4a03      	ldr	r2, [pc, #12]	; (8006058 <HAL_IncTick+0x14>)
 800604a:	6811      	ldr	r1, [r2, #0]
 800604c:	440b      	add	r3, r1
 800604e:	6013      	str	r3, [r2, #0]
}
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	20000080 	.word	0x20000080
 8006058:	20002634 	.word	0x20002634

0800605c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800605c:	4b01      	ldr	r3, [pc, #4]	; (8006064 <HAL_GetTick+0x8>)
 800605e:	6818      	ldr	r0, [r3, #0]
}
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	20002634 	.word	0x20002634

08006068 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006068:	4a07      	ldr	r2, [pc, #28]	; (8006088 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800606a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800606c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006070:	041b      	lsls	r3, r3, #16
 8006072:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006074:	0200      	lsls	r0, r0, #8
 8006076:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800607a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800607c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006080:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8006084:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006086:	4770      	bx	lr
 8006088:	e000ed00 	.word	0xe000ed00

0800608c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800608c:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800608e:	4b19      	ldr	r3, [pc, #100]	; (80060f4 <HAL_NVIC_SetPriority+0x68>)
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006096:	f1c3 0c07 	rsb	ip, r3, #7
 800609a:	f1bc 0f04 	cmp.w	ip, #4
 800609e:	bf28      	it	cs
 80060a0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80060a4:	f103 0e04 	add.w	lr, r3, #4
 80060a8:	f1be 0f06 	cmp.w	lr, #6
 80060ac:	d918      	bls.n	80060e0 <HAL_NVIC_SetPriority+0x54>
 80060ae:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060b0:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 80060b4:	fa0e fc0c 	lsl.w	ip, lr, ip
 80060b8:	ea21 010c 	bic.w	r1, r1, ip
 80060bc:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060be:	fa0e fe03 	lsl.w	lr, lr, r3
 80060c2:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060c6:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 80060c8:	2800      	cmp	r0, #0
 80060ca:	db0b      	blt.n	80060e4 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060cc:	0112      	lsls	r2, r2, #4
 80060ce:	b2d2      	uxtb	r2, r2
 80060d0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80060d4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80060d8:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80060dc:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80060e0:	2300      	movs	r3, #0
 80060e2:	e7e5      	b.n	80060b0 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060e4:	f000 000f 	and.w	r0, r0, #15
 80060e8:	0112      	lsls	r2, r2, #4
 80060ea:	b2d2      	uxtb	r2, r2
 80060ec:	4b02      	ldr	r3, [pc, #8]	; (80060f8 <HAL_NVIC_SetPriority+0x6c>)
 80060ee:	541a      	strb	r2, [r3, r0]
 80060f0:	e7f4      	b.n	80060dc <HAL_NVIC_SetPriority+0x50>
 80060f2:	bf00      	nop
 80060f4:	e000ed00 	.word	0xe000ed00
 80060f8:	e000ed14 	.word	0xe000ed14

080060fc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80060fc:	2800      	cmp	r0, #0
 80060fe:	db07      	blt.n	8006110 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006100:	f000 021f 	and.w	r2, r0, #31
 8006104:	0940      	lsrs	r0, r0, #5
 8006106:	2301      	movs	r3, #1
 8006108:	4093      	lsls	r3, r2
 800610a:	4a02      	ldr	r2, [pc, #8]	; (8006114 <HAL_NVIC_EnableIRQ+0x18>)
 800610c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	e000e100 	.word	0xe000e100

08006118 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006118:	3801      	subs	r0, #1
 800611a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800611e:	d20b      	bcs.n	8006138 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006120:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006124:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006126:	4a05      	ldr	r2, [pc, #20]	; (800613c <HAL_SYSTICK_Config+0x24>)
 8006128:	21f0      	movs	r1, #240	; 0xf0
 800612a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800612e:	2000      	movs	r0, #0
 8006130:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006132:	2207      	movs	r2, #7
 8006134:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006136:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8006138:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800613a:	4770      	bx	lr
 800613c:	e000ed00 	.word	0xe000ed00

08006140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006142:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8006144:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006146:	e03f      	b.n	80061c8 <HAL_GPIO_Init+0x88>

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8006148:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800614a:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800614e:	f3c4 04c0 	ubfx	r4, r4, #3, #1
 8006152:	409c      	lsls	r4, r3
 8006154:	432c      	orrs	r4, r5
        GPIOx->ASCR = temp;
 8006156:	62c4      	str	r4, [r0, #44]	; 0x2c
 8006158:	e062      	b.n	8006220 <HAL_GPIO_Init+0xe0>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800615a:	2406      	movs	r4, #6
 800615c:	e000      	b.n	8006160 <HAL_GPIO_Init+0x20>
 800615e:	2400      	movs	r4, #0
 8006160:	40b4      	lsls	r4, r6
 8006162:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006164:	3502      	adds	r5, #2
 8006166:	4e68      	ldr	r6, [pc, #416]	; (8006308 <HAL_GPIO_Init+0x1c8>)
 8006168:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800616c:	4c67      	ldr	r4, [pc, #412]	; (800630c <HAL_GPIO_Init+0x1cc>)
 800616e:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8006170:	43d4      	mvns	r4, r2
 8006172:	ea25 0602 	bic.w	r6, r5, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006176:	684f      	ldr	r7, [r1, #4]
 8006178:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 800617c:	d001      	beq.n	8006182 <HAL_GPIO_Init+0x42>
        {
          temp |= iocurrent;
 800617e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 8006182:	4d62      	ldr	r5, [pc, #392]	; (800630c <HAL_GPIO_Init+0x1cc>)
 8006184:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR1;
 8006186:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8006188:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800618c:	684f      	ldr	r7, [r1, #4]
 800618e:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8006192:	d001      	beq.n	8006198 <HAL_GPIO_Init+0x58>
        {
          temp |= iocurrent;
 8006194:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8006198:	4d5c      	ldr	r5, [pc, #368]	; (800630c <HAL_GPIO_Init+0x1cc>)
 800619a:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800619c:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 800619e:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80061a2:	684f      	ldr	r7, [r1, #4]
 80061a4:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80061a8:	d001      	beq.n	80061ae <HAL_GPIO_Init+0x6e>
        {
          temp |= iocurrent;
 80061aa:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80061ae:	4d57      	ldr	r5, [pc, #348]	; (800630c <HAL_GPIO_Init+0x1cc>)
 80061b0:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 80061b2:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 80061b4:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80061b6:	684e      	ldr	r6, [r1, #4]
 80061b8:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 80061bc:	d001      	beq.n	80061c2 <HAL_GPIO_Init+0x82>
        {
          temp |= iocurrent;
 80061be:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR1 = temp;
 80061c2:	4a52      	ldr	r2, [pc, #328]	; (800630c <HAL_GPIO_Init+0x1cc>)
 80061c4:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 80061c6:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80061c8:	680a      	ldr	r2, [r1, #0]
 80061ca:	fa32 f403 	lsrs.w	r4, r2, r3
 80061ce:	f000 8098 	beq.w	8006302 <HAL_GPIO_Init+0x1c2>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80061d2:	f04f 0c01 	mov.w	ip, #1
 80061d6:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 80061da:	ea1c 0202 	ands.w	r2, ip, r2
 80061de:	d0f2      	beq.n	80061c6 <HAL_GPIO_Init+0x86>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80061e0:	684c      	ldr	r4, [r1, #4]
 80061e2:	1e65      	subs	r5, r4, #1
 80061e4:	2d01      	cmp	r5, #1
 80061e6:	d903      	bls.n	80061f0 <HAL_GPIO_Init+0xb0>
 80061e8:	2c11      	cmp	r4, #17
 80061ea:	d001      	beq.n	80061f0 <HAL_GPIO_Init+0xb0>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061ec:	2c12      	cmp	r4, #18
 80061ee:	d112      	bne.n	8006216 <HAL_GPIO_Init+0xd6>
        temp = GPIOx->OSPEEDR;
 80061f0:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80061f2:	005e      	lsls	r6, r3, #1
 80061f4:	2403      	movs	r4, #3
 80061f6:	40b4      	lsls	r4, r6
 80061f8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80061fc:	68cc      	ldr	r4, [r1, #12]
 80061fe:	40b4      	lsls	r4, r6
 8006200:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8006202:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8006204:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006206:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800620a:	684c      	ldr	r4, [r1, #4]
 800620c:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8006210:	409c      	lsls	r4, r3
 8006212:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8006214:	6044      	str	r4, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8006216:	684c      	ldr	r4, [r1, #4]
 8006218:	f004 0503 	and.w	r5, r4, #3
 800621c:	2d03      	cmp	r5, #3
 800621e:	d093      	beq.n	8006148 <HAL_GPIO_Init+0x8>
      temp = GPIOx->PUPDR;
 8006220:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006222:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8006226:	2403      	movs	r4, #3
 8006228:	fa04 f40e 	lsl.w	r4, r4, lr
 800622c:	ea6f 0c04 	mvn.w	ip, r4
 8006230:	ea25 0504 	bic.w	r5, r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006234:	688c      	ldr	r4, [r1, #8]
 8006236:	fa04 f40e 	lsl.w	r4, r4, lr
 800623a:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800623c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800623e:	684c      	ldr	r4, [r1, #4]
 8006240:	2c02      	cmp	r4, #2
 8006242:	d001      	beq.n	8006248 <HAL_GPIO_Init+0x108>
 8006244:	2c12      	cmp	r4, #18
 8006246:	d10f      	bne.n	8006268 <HAL_GPIO_Init+0x128>
        temp = GPIOx->AFR[position >> 3u];
 8006248:	08dd      	lsrs	r5, r3, #3
 800624a:	3508      	adds	r5, #8
 800624c:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006250:	f003 0607 	and.w	r6, r3, #7
 8006254:	00b6      	lsls	r6, r6, #2
 8006256:	240f      	movs	r4, #15
 8006258:	40b4      	lsls	r4, r6
 800625a:	ea27 0704 	bic.w	r7, r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800625e:	690c      	ldr	r4, [r1, #16]
 8006260:	40b4      	lsls	r4, r6
 8006262:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3u] = temp;
 8006264:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      temp = GPIOx->MODER;
 8006268:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800626a:	ea0c 0c04 	and.w	ip, ip, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800626e:	684c      	ldr	r4, [r1, #4]
 8006270:	f004 0403 	and.w	r4, r4, #3
 8006274:	fa04 f40e 	lsl.w	r4, r4, lr
 8006278:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800627c:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800627e:	684c      	ldr	r4, [r1, #4]
 8006280:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8006284:	d09f      	beq.n	80061c6 <HAL_GPIO_Init+0x86>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006286:	4c22      	ldr	r4, [pc, #136]	; (8006310 <HAL_GPIO_Init+0x1d0>)
 8006288:	6e25      	ldr	r5, [r4, #96]	; 0x60
 800628a:	f045 0501 	orr.w	r5, r5, #1
 800628e:	6625      	str	r5, [r4, #96]	; 0x60
 8006290:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8006292:	f004 0401 	and.w	r4, r4, #1
 8006296:	9401      	str	r4, [sp, #4]
 8006298:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 800629a:	089d      	lsrs	r5, r3, #2
 800629c:	1cae      	adds	r6, r5, #2
 800629e:	4c1a      	ldr	r4, [pc, #104]	; (8006308 <HAL_GPIO_Init+0x1c8>)
 80062a0:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80062a4:	f003 0603 	and.w	r6, r3, #3
 80062a8:	00b6      	lsls	r6, r6, #2
 80062aa:	240f      	movs	r4, #15
 80062ac:	40b4      	lsls	r4, r6
 80062ae:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80062b2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80062b6:	f43f af52 	beq.w	800615e <HAL_GPIO_Init+0x1e>
 80062ba:	4c16      	ldr	r4, [pc, #88]	; (8006314 <HAL_GPIO_Init+0x1d4>)
 80062bc:	42a0      	cmp	r0, r4
 80062be:	d016      	beq.n	80062ee <HAL_GPIO_Init+0x1ae>
 80062c0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80062c4:	42a0      	cmp	r0, r4
 80062c6:	d014      	beq.n	80062f2 <HAL_GPIO_Init+0x1b2>
 80062c8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80062cc:	42a0      	cmp	r0, r4
 80062ce:	d012      	beq.n	80062f6 <HAL_GPIO_Init+0x1b6>
 80062d0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80062d4:	42a0      	cmp	r0, r4
 80062d6:	d010      	beq.n	80062fa <HAL_GPIO_Init+0x1ba>
 80062d8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80062dc:	42a0      	cmp	r0, r4
 80062de:	d00e      	beq.n	80062fe <HAL_GPIO_Init+0x1be>
 80062e0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80062e4:	42a0      	cmp	r0, r4
 80062e6:	f43f af38 	beq.w	800615a <HAL_GPIO_Init+0x1a>
 80062ea:	2407      	movs	r4, #7
 80062ec:	e738      	b.n	8006160 <HAL_GPIO_Init+0x20>
 80062ee:	2401      	movs	r4, #1
 80062f0:	e736      	b.n	8006160 <HAL_GPIO_Init+0x20>
 80062f2:	2402      	movs	r4, #2
 80062f4:	e734      	b.n	8006160 <HAL_GPIO_Init+0x20>
 80062f6:	2403      	movs	r4, #3
 80062f8:	e732      	b.n	8006160 <HAL_GPIO_Init+0x20>
 80062fa:	2404      	movs	r4, #4
 80062fc:	e730      	b.n	8006160 <HAL_GPIO_Init+0x20>
 80062fe:	2405      	movs	r4, #5
 8006300:	e72e      	b.n	8006160 <HAL_GPIO_Init+0x20>
  }
}
 8006302:	b003      	add	sp, #12
 8006304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006306:	bf00      	nop
 8006308:	40010000 	.word	0x40010000
 800630c:	40010400 	.word	0x40010400
 8006310:	40021000 	.word	0x40021000
 8006314:	48000400 	.word	0x48000400

08006318 <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 8006318:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800631a:	fa31 f203 	lsrs.w	r2, r1, r3
 800631e:	f000 808b 	beq.w	8006438 <HAL_GPIO_DeInit+0x120>
{
 8006322:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006324:	e032      	b.n	800638c <HAL_GPIO_DeInit+0x74>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006326:	2506      	movs	r5, #6
 8006328:	e000      	b.n	800632c <HAL_GPIO_DeInit+0x14>
 800632a:	2500      	movs	r5, #0
 800632c:	fa05 f50c 	lsl.w	r5, r5, ip
 8006330:	42a5      	cmp	r5, r4
 8006332:	d065      	beq.n	8006400 <HAL_GPIO_DeInit+0xe8>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8006334:	6804      	ldr	r4, [r0, #0]
 8006336:	005d      	lsls	r5, r3, #1
 8006338:	f04f 0c03 	mov.w	ip, #3
 800633c:	fa0c fc05 	lsl.w	ip, ip, r5
 8006340:	ea44 040c 	orr.w	r4, r4, ip
 8006344:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8006346:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 800634a:	f10e 0e08 	add.w	lr, lr, #8
 800634e:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 8006352:	f003 0607 	and.w	r6, r3, #7
 8006356:	00b6      	lsls	r6, r6, #2
 8006358:	250f      	movs	r5, #15
 800635a:	40b5      	lsls	r5, r6
 800635c:	ea24 0405 	bic.w	r4, r4, r5
 8006360:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006364:	6884      	ldr	r4, [r0, #8]
 8006366:	ea24 040c 	bic.w	r4, r4, ip
 800636a:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800636c:	6844      	ldr	r4, [r0, #4]
 800636e:	ea24 0402 	bic.w	r4, r4, r2
 8006372:	6044      	str	r4, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006374:	68c4      	ldr	r4, [r0, #12]
 8006376:	ea24 040c 	bic.w	r4, r4, ip
 800637a:	60c4      	str	r4, [r0, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800637c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800637e:	ea24 0202 	bic.w	r2, r4, r2
 8006382:	62c2      	str	r2, [r0, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8006384:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 8006386:	fa31 f203 	lsrs.w	r2, r1, r3
 800638a:	d054      	beq.n	8006436 <HAL_GPIO_DeInit+0x11e>
    iocurrent = (GPIO_Pin) & (1uL << position);
 800638c:	2201      	movs	r2, #1
 800638e:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 8006390:	ea12 0701 	ands.w	r7, r2, r1
 8006394:	d0f6      	beq.n	8006384 <HAL_GPIO_DeInit+0x6c>
      tmp = SYSCFG->EXTICR[position >> 2u];
 8006396:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 800639a:	f10e 0502 	add.w	r5, lr, #2
 800639e:	4c27      	ldr	r4, [pc, #156]	; (800643c <HAL_GPIO_DeInit+0x124>)
 80063a0:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80063a4:	f003 0c03 	and.w	ip, r3, #3
 80063a8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80063ac:	250f      	movs	r5, #15
 80063ae:	fa05 f60c 	lsl.w	r6, r5, ip
 80063b2:	4034      	ands	r4, r6
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80063b4:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80063b8:	d0b7      	beq.n	800632a <HAL_GPIO_DeInit+0x12>
 80063ba:	4d21      	ldr	r5, [pc, #132]	; (8006440 <HAL_GPIO_DeInit+0x128>)
 80063bc:	42a8      	cmp	r0, r5
 80063be:	d015      	beq.n	80063ec <HAL_GPIO_DeInit+0xd4>
 80063c0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80063c4:	42a8      	cmp	r0, r5
 80063c6:	d013      	beq.n	80063f0 <HAL_GPIO_DeInit+0xd8>
 80063c8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80063cc:	42a8      	cmp	r0, r5
 80063ce:	d011      	beq.n	80063f4 <HAL_GPIO_DeInit+0xdc>
 80063d0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80063d4:	42a8      	cmp	r0, r5
 80063d6:	d00f      	beq.n	80063f8 <HAL_GPIO_DeInit+0xe0>
 80063d8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80063dc:	42a8      	cmp	r0, r5
 80063de:	d00d      	beq.n	80063fc <HAL_GPIO_DeInit+0xe4>
 80063e0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80063e4:	42a8      	cmp	r0, r5
 80063e6:	d09e      	beq.n	8006326 <HAL_GPIO_DeInit+0xe>
 80063e8:	2507      	movs	r5, #7
 80063ea:	e79f      	b.n	800632c <HAL_GPIO_DeInit+0x14>
 80063ec:	2501      	movs	r5, #1
 80063ee:	e79d      	b.n	800632c <HAL_GPIO_DeInit+0x14>
 80063f0:	2502      	movs	r5, #2
 80063f2:	e79b      	b.n	800632c <HAL_GPIO_DeInit+0x14>
 80063f4:	2503      	movs	r5, #3
 80063f6:	e799      	b.n	800632c <HAL_GPIO_DeInit+0x14>
 80063f8:	2504      	movs	r5, #4
 80063fa:	e797      	b.n	800632c <HAL_GPIO_DeInit+0x14>
 80063fc:	2505      	movs	r5, #5
 80063fe:	e795      	b.n	800632c <HAL_GPIO_DeInit+0x14>
        EXTI->IMR1 &= ~(iocurrent);
 8006400:	4c10      	ldr	r4, [pc, #64]	; (8006444 <HAL_GPIO_DeInit+0x12c>)
 8006402:	6825      	ldr	r5, [r4, #0]
 8006404:	ea25 0507 	bic.w	r5, r5, r7
 8006408:	6025      	str	r5, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800640a:	6865      	ldr	r5, [r4, #4]
 800640c:	ea25 0507 	bic.w	r5, r5, r7
 8006410:	6065      	str	r5, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8006412:	68a5      	ldr	r5, [r4, #8]
 8006414:	ea25 0507 	bic.w	r5, r5, r7
 8006418:	60a5      	str	r5, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800641a:	68e5      	ldr	r5, [r4, #12]
 800641c:	ea25 0507 	bic.w	r5, r5, r7
 8006420:	60e5      	str	r5, [r4, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8006422:	4f06      	ldr	r7, [pc, #24]	; (800643c <HAL_GPIO_DeInit+0x124>)
 8006424:	f10e 0402 	add.w	r4, lr, #2
 8006428:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800642c:	ea25 0506 	bic.w	r5, r5, r6
 8006430:	f847 5024 	str.w	r5, [r7, r4, lsl #2]
 8006434:	e77e      	b.n	8006334 <HAL_GPIO_DeInit+0x1c>
  }
}
 8006436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	40010000 	.word	0x40010000
 8006440:	48000400 	.word	0x48000400
 8006444:	40010400 	.word	0x40010400

08006448 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006448:	6903      	ldr	r3, [r0, #16]
 800644a:	4219      	tst	r1, r3
 800644c:	d001      	beq.n	8006452 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 800644e:	2001      	movs	r0, #1
 8006450:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006452:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8006454:	4770      	bx	lr

08006456 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006456:	b10a      	cbz	r2, 800645c <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006458:	6181      	str	r1, [r0, #24]
 800645a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800645c:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800645e:	4770      	bx	lr

08006460 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006460:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006462:	ea01 0203 	and.w	r2, r1, r3
 8006466:	ea21 0103 	bic.w	r1, r1, r3
 800646a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800646e:	6181      	str	r1, [r0, #24]
}
 8006470:	4770      	bx	lr
	...

08006474 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006474:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006476:	4b05      	ldr	r3, [pc, #20]	; (800648c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	4203      	tst	r3, r0
 800647c:	d100      	bne.n	8006480 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 800647e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006480:	4b02      	ldr	r3, [pc, #8]	; (800648c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8006482:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006484:	f7ff f900 	bl	8005688 <HAL_GPIO_EXTI_Callback>
}
 8006488:	e7f9      	b.n	800647e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800648a:	bf00      	nop
 800648c:	40010400 	.word	0x40010400

08006490 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006494:	6807      	ldr	r7, [r0, #0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8006496:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800649a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800649e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d854      	bhi.n	8006550 <PCD_WriteEmptyTxFifo+0xc0>
 80064a6:	4680      	mov	r8, r0
 80064a8:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 80064aa:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 80064ac:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 80064b0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80064b4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d300      	bcc.n	80064bc <PCD_WriteEmptyTxFifo+0x2c>
  len = ep->xfer_len - ep->xfer_count;
 80064ba:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 80064bc:	f102 0903 	add.w	r9, r2, #3
 80064c0:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80064c4:	e013      	b.n	80064ee <PCD_WriteEmptyTxFifo+0x5e>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 80064c6:	f106 0903 	add.w	r9, r6, #3
 80064ca:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80064ce:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 80064d2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80064d6:	b2b3      	uxth	r3, r6
 80064d8:	b2e2      	uxtb	r2, r4
 80064da:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 80064dc:	4638      	mov	r0, r7
 80064de:	f003 f9fc 	bl	80098da <USB_WritePacket>

    ep->xfer_buff  += len;
 80064e2:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80064e4:	4433      	add	r3, r6
 80064e6:	64ab      	str	r3, [r5, #72]	; 0x48
    ep->xfer_count += len;
 80064e8:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 80064ea:	4433      	add	r3, r6
 80064ec:	656b      	str	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80064ee:	eb07 1344 	add.w	r3, r7, r4, lsl #5
 80064f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064f6:	699b      	ldr	r3, [r3, #24]
 80064f8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80064fa:	454b      	cmp	r3, r9
 80064fc:	d312      	bcc.n	8006524 <PCD_WriteEmptyTxFifo+0x94>
 80064fe:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 8006502:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8006506:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006508:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800650a:	429a      	cmp	r2, r3
 800650c:	d20a      	bcs.n	8006524 <PCD_WriteEmptyTxFifo+0x94>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800650e:	b14b      	cbz	r3, 8006524 <PCD_WriteEmptyTxFifo+0x94>
    len = ep->xfer_len - ep->xfer_count;
 8006510:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 8006512:	ebc4 02c4 	rsb	r2, r4, r4, lsl #3
 8006516:	eb08 0282 	add.w	r2, r8, r2, lsl #2
 800651a:	6c56      	ldr	r6, [r2, #68]	; 0x44
 800651c:	429e      	cmp	r6, r3
 800651e:	d3d2      	bcc.n	80064c6 <PCD_WriteEmptyTxFifo+0x36>
    len = ep->xfer_len - ep->xfer_count;
 8006520:	461e      	mov	r6, r3
 8006522:	e7d0      	b.n	80064c6 <PCD_WriteEmptyTxFifo+0x36>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006524:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 8006528:	eb08 0883 	add.w	r8, r8, r3, lsl #2
 800652c:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8006530:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8006534:	429a      	cmp	r2, r3
 8006536:	d80e      	bhi.n	8006556 <PCD_WriteEmptyTxFifo+0xc6>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006538:	f004 040f 	and.w	r4, r4, #15
 800653c:	2201      	movs	r2, #1
 800653e:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006540:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 8006544:	ea23 0302 	bic.w	r3, r3, r2
 8006548:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
  }

  return HAL_OK;
 800654c:	2000      	movs	r0, #0
 800654e:	e000      	b.n	8006552 <PCD_WriteEmptyTxFifo+0xc2>
    return HAL_ERROR;
 8006550:	2001      	movs	r0, #1
}
 8006552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 8006556:	2000      	movs	r0, #0
 8006558:	e7fb      	b.n	8006552 <PCD_WriteEmptyTxFifo+0xc2>

0800655a <HAL_PCD_Init>:
{
 800655a:	b570      	push	{r4, r5, r6, lr}
 800655c:	b08a      	sub	sp, #40	; 0x28
  if (hpcd == NULL)
 800655e:	2800      	cmp	r0, #0
 8006560:	f000 8097 	beq.w	8006692 <HAL_PCD_Init+0x138>
 8006564:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 8006566:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006568:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 800656c:	b33b      	cbz	r3, 80065be <HAL_PCD_Init+0x64>
  hpcd->State = HAL_PCD_STATE_BUSY;
 800656e:	2303      	movs	r3, #3
 8006570:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006574:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006576:	f413 7f80 	tst.w	r3, #256	; 0x100
 800657a:	d101      	bne.n	8006580 <HAL_PCD_Init+0x26>
    hpcd->Init.dma_enable = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	612b      	str	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 8006580:	6828      	ldr	r0, [r5, #0]
 8006582:	f002 ff69 	bl	8009458 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006586:	462c      	mov	r4, r5
 8006588:	f854 6b10 	ldr.w	r6, [r4], #16
 800658c:	46ec      	mov	ip, sp
 800658e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006590:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006594:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006596:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800659a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800659e:	e88c 0003 	stmia.w	ip, {r0, r1}
 80065a2:	1d2b      	adds	r3, r5, #4
 80065a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80065a6:	4630      	mov	r0, r6
 80065a8:	f002 fec2 	bl	8009330 <USB_CoreInit>
 80065ac:	4604      	mov	r4, r0
 80065ae:	b158      	cbz	r0, 80065c8 <HAL_PCD_Init+0x6e>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80065b0:	2302      	movs	r3, #2
 80065b2:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
    return HAL_ERROR;
 80065b6:	2401      	movs	r4, #1
}
 80065b8:	4620      	mov	r0, r4
 80065ba:	b00a      	add	sp, #40	; 0x28
 80065bc:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80065be:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 80065c2:	f7ff f86f 	bl	80056a4 <HAL_PCD_MspInit>
 80065c6:	e7d2      	b.n	800656e <HAL_PCD_Init+0x14>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80065c8:	2100      	movs	r1, #0
 80065ca:	6828      	ldr	r0, [r5, #0]
 80065cc:	f002 ff4a 	bl	8009464 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065d0:	4623      	mov	r3, r4
 80065d2:	e016      	b.n	8006602 <HAL_PCD_Init+0xa8>
    hpcd->IN_ep[i].is_in = 1U;
 80065d4:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 80065d8:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 80065dc:	2101      	movs	r1, #1
 80065de:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 80065e2:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80065e6:	f8a2 3042 	strh.w	r3, [r2, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80065ea:	2100      	movs	r1, #0
 80065ec:	f882 103f 	strb.w	r1, [r2, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 80065f0:	6451      	str	r1, [r2, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 80065f2:	6491      	str	r1, [r2, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 80065f4:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 80065f8:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 80065fc:	6511      	str	r1, [r2, #80]	; 0x50
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065fe:	3301      	adds	r3, #1
 8006600:	b2db      	uxtb	r3, r3
 8006602:	6869      	ldr	r1, [r5, #4]
 8006604:	428b      	cmp	r3, r1
 8006606:	d3e5      	bcc.n	80065d4 <HAL_PCD_Init+0x7a>
 8006608:	e016      	b.n	8006638 <HAL_PCD_Init+0xde>
    hpcd->OUT_ep[i].is_in = 0U;
 800660a:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 800660e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006612:	2200      	movs	r2, #0
 8006614:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 8006618:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800661c:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006620:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006624:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006628:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 800662c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006630:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006634:	3401      	adds	r4, #1
 8006636:	b2e4      	uxtb	r4, r4
 8006638:	42a1      	cmp	r1, r4
 800663a:	d8e6      	bhi.n	800660a <HAL_PCD_Init+0xb0>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800663c:	462c      	mov	r4, r5
 800663e:	f854 6b10 	ldr.w	r6, [r4], #16
 8006642:	46ec      	mov	ip, sp
 8006644:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006646:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800664a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800664c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006650:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006654:	e88c 0003 	stmia.w	ip, {r0, r1}
 8006658:	1d2b      	adds	r3, r5, #4
 800665a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800665c:	4630      	mov	r0, r6
 800665e:	f002 ff47 	bl	80094f0 <USB_DevInit>
 8006662:	4604      	mov	r4, r0
 8006664:	b960      	cbnz	r0, 8006680 <HAL_PCD_Init+0x126>
  hpcd->USB_Address = 0U;
 8006666:	2300      	movs	r3, #0
 8006668:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800666c:	2301      	movs	r3, #1
 800666e:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8006672:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006674:	2b01      	cmp	r3, #1
 8006676:	d008      	beq.n	800668a <HAL_PCD_Init+0x130>
  (void)USB_DevDisconnect(hpcd->Instance);
 8006678:	6828      	ldr	r0, [r5, #0]
 800667a:	f003 faa1 	bl	8009bc0 <USB_DevDisconnect>
  return HAL_OK;
 800667e:	e79b      	b.n	80065b8 <HAL_PCD_Init+0x5e>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006680:	2302      	movs	r3, #2
 8006682:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
    return HAL_ERROR;
 8006686:	2401      	movs	r4, #1
 8006688:	e796      	b.n	80065b8 <HAL_PCD_Init+0x5e>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800668a:	4628      	mov	r0, r5
 800668c:	f000 fc27 	bl	8006ede <HAL_PCDEx_ActivateLPM>
 8006690:	e7f2      	b.n	8006678 <HAL_PCD_Init+0x11e>
    return HAL_ERROR;
 8006692:	2401      	movs	r4, #1
 8006694:	e790      	b.n	80065b8 <HAL_PCD_Init+0x5e>

08006696 <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006696:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hpcd);
 8006698:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 800669c:	2b01      	cmp	r3, #1
 800669e:	d016      	beq.n	80066ce <HAL_PCD_Start+0x38>
{
 80066a0:	b510      	push	{r4, lr}
 80066a2:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80066a4:	2301      	movs	r3, #1
 80066a6:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  if (hpcd->Init.battery_charging_enable == 1U)
 80066aa:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d009      	beq.n	80066c4 <HAL_PCD_Start+0x2e>
  __HAL_PCD_ENABLE(hpcd);
 80066b0:	6820      	ldr	r0, [r4, #0]
 80066b2:	f002 fecb 	bl	800944c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80066b6:	6820      	ldr	r0, [r4, #0]
 80066b8:	f003 fa74 	bl	8009ba4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80066bc:	2000      	movs	r0, #0
 80066be:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80066c2:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80066c4:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80066c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066ca:	6393      	str	r3, [r2, #56]	; 0x38
 80066cc:	e7f0      	b.n	80066b0 <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 80066ce:	2002      	movs	r0, #2
}
 80066d0:	4770      	bx	lr
	...

080066d4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80066d4:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80066d6:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80066d8:	6c1c      	ldr	r4, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80066da:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80066de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066e2:	689d      	ldr	r5, [r3, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80066e4:	4a0b      	ldr	r2, [pc, #44]	; (8006714 <PCD_EP_OutXfrComplete_int+0x40>)
 80066e6:	4294      	cmp	r4, r2
 80066e8:	d10f      	bne.n	800670a <PCD_EP_OutXfrComplete_int+0x36>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80066ea:	f415 4f00 	tst.w	r5, #32768	; 0x8000
 80066ee:	d003      	beq.n	80066f8 <PCD_EP_OutXfrComplete_int+0x24>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80066f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80066f4:	609a      	str	r2, [r3, #8]
 80066f6:	e00b      	b.n	8006710 <PCD_EP_OutXfrComplete_int+0x3c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80066f8:	f015 0f20 	tst.w	r5, #32
 80066fc:	d001      	beq.n	8006702 <PCD_EP_OutXfrComplete_int+0x2e>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80066fe:	2220      	movs	r2, #32
 8006700:	609a      	str	r2, [r3, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006702:	b2c9      	uxtb	r1, r1
 8006704:	f7ff f980 	bl	8005a08 <HAL_PCD_DataOutStageCallback>
 8006708:	e002      	b.n	8006710 <PCD_EP_OutXfrComplete_int+0x3c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800670a:	b2c9      	uxtb	r1, r1
 800670c:	f7ff f97c 	bl	8005a08 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
}
 8006710:	2000      	movs	r0, #0
 8006712:	bd38      	pop	{r3, r4, r5, pc}
 8006714:	4f54310a 	.word	0x4f54310a

08006718 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006718:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800671a:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800671c:	6c1c      	ldr	r4, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800671e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006722:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	; 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006726:	4a07      	ldr	r2, [pc, #28]	; (8006744 <PCD_EP_OutSetupPacket_int+0x2c>)
 8006728:	4294      	cmp	r4, r2
 800672a:	d907      	bls.n	800673c <PCD_EP_OutSetupPacket_int+0x24>
 800672c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006730:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8006734:	d002      	beq.n	800673c <PCD_EP_OutSetupPacket_int+0x24>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006736:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800673a:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800673c:	f7ff f95c 	bl	80059f8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
}
 8006740:	2000      	movs	r0, #0
 8006742:	bd10      	pop	{r4, pc}
 8006744:	4f54300a 	.word	0x4f54300a

08006748 <HAL_PCD_IRQHandler>:
{
 8006748:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800674c:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800674e:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006750:	4628      	mov	r0, r5
 8006752:	f003 fa72 	bl	8009c3a <USB_GetMode>
 8006756:	b108      	cbz	r0, 800675c <HAL_PCD_IRQHandler+0x14>
}
 8006758:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800675c:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800675e:	6820      	ldr	r0, [r4, #0]
 8006760:	f003 fa3c 	bl	8009bdc <USB_ReadInterrupts>
 8006764:	2800      	cmp	r0, #0
 8006766:	d0f7      	beq.n	8006758 <HAL_PCD_IRQHandler+0x10>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006768:	6820      	ldr	r0, [r4, #0]
 800676a:	f003 fa37 	bl	8009bdc <USB_ReadInterrupts>
 800676e:	f010 0f02 	tst.w	r0, #2
 8006772:	d004      	beq.n	800677e <HAL_PCD_IRQHandler+0x36>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006774:	6822      	ldr	r2, [r4, #0]
 8006776:	6953      	ldr	r3, [r2, #20]
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800677e:	6820      	ldr	r0, [r4, #0]
 8006780:	f003 fa2c 	bl	8009bdc <USB_ReadInterrupts>
 8006784:	f010 0f10 	tst.w	r0, #16
 8006788:	d014      	beq.n	80067b4 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800678a:	6822      	ldr	r2, [r4, #0]
 800678c:	6993      	ldr	r3, [r2, #24]
 800678e:	f023 0310 	bic.w	r3, r3, #16
 8006792:	6193      	str	r3, [r2, #24]
      temp = USBx->GRXSTSP;
 8006794:	6a2f      	ldr	r7, [r5, #32]
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8006796:	f007 080f 	and.w	r8, r7, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800679a:	f3c7 4343 	ubfx	r3, r7, #17, #4
 800679e:	2b02      	cmp	r3, #2
 80067a0:	f000 8085 	beq.w	80068ae <HAL_PCD_IRQHandler+0x166>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80067a4:	2b06      	cmp	r3, #6
 80067a6:	f000 80a1 	beq.w	80068ec <HAL_PCD_IRQHandler+0x1a4>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80067aa:	6822      	ldr	r2, [r4, #0]
 80067ac:	6993      	ldr	r3, [r2, #24]
 80067ae:	f043 0310 	orr.w	r3, r3, #16
 80067b2:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80067b4:	6820      	ldr	r0, [r4, #0]
 80067b6:	f003 fa11 	bl	8009bdc <USB_ReadInterrupts>
 80067ba:	f410 2f00 	tst.w	r0, #524288	; 0x80000
 80067be:	f040 80a7 	bne.w	8006910 <HAL_PCD_IRQHandler+0x1c8>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80067c2:	6820      	ldr	r0, [r4, #0]
 80067c4:	f003 fa0a 	bl	8009bdc <USB_ReadInterrupts>
 80067c8:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 80067cc:	f040 80e9 	bne.w	80069a2 <HAL_PCD_IRQHandler+0x25a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80067d0:	6820      	ldr	r0, [r4, #0]
 80067d2:	f003 fa03 	bl	8009bdc <USB_ReadInterrupts>
 80067d6:	2800      	cmp	r0, #0
 80067d8:	f2c0 8139 	blt.w	8006a4e <HAL_PCD_IRQHandler+0x306>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80067dc:	6820      	ldr	r0, [r4, #0]
 80067de:	f003 f9fd 	bl	8009bdc <USB_ReadInterrupts>
 80067e2:	f410 6f00 	tst.w	r0, #2048	; 0x800
 80067e6:	d00a      	beq.n	80067fe <HAL_PCD_IRQHandler+0xb6>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80067e8:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 80067ec:	f013 0f01 	tst.w	r3, #1
 80067f0:	f040 8147 	bne.w	8006a82 <HAL_PCD_IRQHandler+0x33a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80067f4:	6822      	ldr	r2, [r4, #0]
 80067f6:	6953      	ldr	r3, [r2, #20]
 80067f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067fc:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80067fe:	6820      	ldr	r0, [r4, #0]
 8006800:	f003 f9ec 	bl	8009bdc <USB_ReadInterrupts>
 8006804:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
 8006808:	d015      	beq.n	8006836 <HAL_PCD_IRQHandler+0xee>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800680a:	6822      	ldr	r2, [r4, #0]
 800680c:	6953      	ldr	r3, [r2, #20]
 800680e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006812:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8006814:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8006818:	2b00      	cmp	r3, #0
 800681a:	f040 8136 	bne.w	8006a8a <HAL_PCD_IRQHandler+0x342>
        hpcd->LPM_State = LPM_L1;
 800681e:	2101      	movs	r1, #1
 8006820:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006824:	6823      	ldr	r3, [r4, #0]
 8006826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006828:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800682c:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006830:	4620      	mov	r0, r4
 8006832:	f000 fb67 	bl	8006f04 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006836:	6820      	ldr	r0, [r4, #0]
 8006838:	f003 f9d0 	bl	8009bdc <USB_ReadInterrupts>
 800683c:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 8006840:	f040 8127 	bne.w	8006a92 <HAL_PCD_IRQHandler+0x34a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006844:	6820      	ldr	r0, [r4, #0]
 8006846:	f003 f9c9 	bl	8009bdc <USB_ReadInterrupts>
 800684a:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 800684e:	f040 817b 	bne.w	8006b48 <HAL_PCD_IRQHandler+0x400>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006852:	6820      	ldr	r0, [r4, #0]
 8006854:	f003 f9c2 	bl	8009bdc <USB_ReadInterrupts>
 8006858:	f010 0f08 	tst.w	r0, #8
 800685c:	f040 818c 	bne.w	8006b78 <HAL_PCD_IRQHandler+0x430>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006860:	6820      	ldr	r0, [r4, #0]
 8006862:	f003 f9bb 	bl	8009bdc <USB_ReadInterrupts>
 8006866:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 800686a:	f040 818e 	bne.w	8006b8a <HAL_PCD_IRQHandler+0x442>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800686e:	6820      	ldr	r0, [r4, #0]
 8006870:	f003 f9b4 	bl	8009bdc <USB_ReadInterrupts>
 8006874:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8006878:	f040 8191 	bne.w	8006b9e <HAL_PCD_IRQHandler+0x456>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800687c:	6820      	ldr	r0, [r4, #0]
 800687e:	f003 f9ad 	bl	8009bdc <USB_ReadInterrupts>
 8006882:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006886:	f040 8194 	bne.w	8006bb2 <HAL_PCD_IRQHandler+0x46a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800688a:	6820      	ldr	r0, [r4, #0]
 800688c:	f003 f9a6 	bl	8009bdc <USB_ReadInterrupts>
 8006890:	f010 0f04 	tst.w	r0, #4
 8006894:	f43f af60 	beq.w	8006758 <HAL_PCD_IRQHandler+0x10>
      temp = hpcd->Instance->GOTGINT;
 8006898:	6823      	ldr	r3, [r4, #0]
 800689a:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800689c:	f015 0f04 	tst.w	r5, #4
 80068a0:	f040 8190 	bne.w	8006bc4 <HAL_PCD_IRQHandler+0x47c>
      hpcd->Instance->GOTGINT |= temp;
 80068a4:	6822      	ldr	r2, [r4, #0]
 80068a6:	6853      	ldr	r3, [r2, #4]
 80068a8:	432b      	orrs	r3, r5
 80068aa:	6053      	str	r3, [r2, #4]
 80068ac:	e754      	b.n	8006758 <HAL_PCD_IRQHandler+0x10>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80068ae:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80068b2:	421f      	tst	r7, r3
 80068b4:	f43f af79 	beq.w	80067aa <HAL_PCD_IRQHandler+0x62>
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80068b8:	ea4f 1b17 	mov.w	fp, r7, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80068bc:	ebc8 09c8 	rsb	r9, r8, r8, lsl #3
 80068c0:	eb04 0989 	add.w	r9, r4, r9, lsl #2
 80068c4:	f3c7 120a 	ubfx	r2, r7, #4, #11
 80068c8:	f8d9 1208 	ldr.w	r1, [r9, #520]	; 0x208
 80068cc:	4628      	mov	r0, r5
 80068ce:	f003 f8ef 	bl	8009ab0 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80068d2:	f3cb 020a 	ubfx	r2, fp, #0, #11
 80068d6:	f8d9 3208 	ldr.w	r3, [r9, #520]	; 0x208
 80068da:	4413      	add	r3, r2
 80068dc:	f8c9 3208 	str.w	r3, [r9, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80068e0:	f8d9 3214 	ldr.w	r3, [r9, #532]	; 0x214
 80068e4:	4413      	add	r3, r2
 80068e6:	f8c9 3214 	str.w	r3, [r9, #532]	; 0x214
 80068ea:	e75e      	b.n	80067aa <HAL_PCD_IRQHandler+0x62>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80068ec:	2208      	movs	r2, #8
 80068ee:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 80068f2:	4628      	mov	r0, r5
 80068f4:	f003 f8dc 	bl	8009ab0 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80068f8:	f3c7 170a 	ubfx	r7, r7, #4, #11
 80068fc:	ebc8 02c8 	rsb	r2, r8, r8, lsl #3
 8006900:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006904:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8006908:	443b      	add	r3, r7
 800690a:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800690e:	e74c      	b.n	80067aa <HAL_PCD_IRQHandler+0x62>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006910:	6820      	ldr	r0, [r4, #0]
 8006912:	f003 f967 	bl	8009be4 <USB_ReadDevAllOutEpInterrupt>
 8006916:	4607      	mov	r7, r0
      epnum = 0U;
 8006918:	46b0      	mov	r8, r6
      while (ep_intr != 0U)
 800691a:	e016      	b.n	800694a <HAL_PCD_IRQHandler+0x202>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800691c:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 8006920:	2201      	movs	r2, #1
 8006922:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006926:	4641      	mov	r1, r8
 8006928:	4620      	mov	r0, r4
 800692a:	f7ff fed3 	bl	80066d4 <PCD_EP_OutXfrComplete_int>
 800692e:	e01b      	b.n	8006968 <HAL_PCD_IRQHandler+0x220>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006930:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 8006934:	2208      	movs	r2, #8
 8006936:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800693a:	4641      	mov	r1, r8
 800693c:	4620      	mov	r0, r4
 800693e:	f7ff feeb 	bl	8006718 <PCD_EP_OutSetupPacket_int>
 8006942:	e014      	b.n	800696e <HAL_PCD_IRQHandler+0x226>
        epnum++;
 8006944:	f108 0801 	add.w	r8, r8, #1
        ep_intr >>= 1U;
 8006948:	087f      	lsrs	r7, r7, #1
      while (ep_intr != 0U)
 800694a:	2f00      	cmp	r7, #0
 800694c:	f43f af39 	beq.w	80067c2 <HAL_PCD_IRQHandler+0x7a>
        if ((ep_intr & 0x1U) != 0U)
 8006950:	f017 0f01 	tst.w	r7, #1
 8006954:	d0f6      	beq.n	8006944 <HAL_PCD_IRQHandler+0x1fc>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006956:	fa5f f188 	uxtb.w	r1, r8
 800695a:	6820      	ldr	r0, [r4, #0]
 800695c:	f003 f952 	bl	8009c04 <USB_ReadDevOutEPInterrupt>
 8006960:	4681      	mov	r9, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006962:	f010 0f01 	tst.w	r0, #1
 8006966:	d1d9      	bne.n	800691c <HAL_PCD_IRQHandler+0x1d4>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006968:	f019 0f08 	tst.w	r9, #8
 800696c:	d1e0      	bne.n	8006930 <HAL_PCD_IRQHandler+0x1e8>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800696e:	f019 0f10 	tst.w	r9, #16
 8006972:	d004      	beq.n	800697e <HAL_PCD_IRQHandler+0x236>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006974:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 8006978:	2210      	movs	r2, #16
 800697a:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800697e:	f019 0f20 	tst.w	r9, #32
 8006982:	d004      	beq.n	800698e <HAL_PCD_IRQHandler+0x246>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006984:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 8006988:	2220      	movs	r2, #32
 800698a:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800698e:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 8006992:	d0d7      	beq.n	8006944 <HAL_PCD_IRQHandler+0x1fc>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006994:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 8006998:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800699c:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
 80069a0:	e7d0      	b.n	8006944 <HAL_PCD_IRQHandler+0x1fc>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80069a2:	6820      	ldr	r0, [r4, #0]
 80069a4:	f003 f926 	bl	8009bf4 <USB_ReadDevAllInEpInterrupt>
 80069a8:	4607      	mov	r7, r0
      epnum = 0U;
 80069aa:	46b0      	mov	r8, r6
      while (ep_intr != 0U)
 80069ac:	e019      	b.n	80069e2 <HAL_PCD_IRQHandler+0x29a>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80069ae:	f008 020f 	and.w	r2, r8, #15
 80069b2:	2101      	movs	r1, #1
 80069b4:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80069b8:	f8d5 3834 	ldr.w	r3, [r5, #2100]	; 0x834
 80069bc:	ea23 0302 	bic.w	r3, r3, r2
 80069c0:	f8c5 3834 	str.w	r3, [r5, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80069c4:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 80069c8:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80069cc:	4651      	mov	r1, sl
 80069ce:	4620      	mov	r0, r4
 80069d0:	f7ff f826 	bl	8005a20 <HAL_PCD_DataInStageCallback>
 80069d4:	e015      	b.n	8006a02 <HAL_PCD_IRQHandler+0x2ba>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80069d6:	f019 0f80 	tst.w	r9, #128	; 0x80
 80069da:	d133      	bne.n	8006a44 <HAL_PCD_IRQHandler+0x2fc>
        epnum++;
 80069dc:	f108 0801 	add.w	r8, r8, #1
        ep_intr >>= 1U;
 80069e0:	087f      	lsrs	r7, r7, #1
      while (ep_intr != 0U)
 80069e2:	2f00      	cmp	r7, #0
 80069e4:	f43f aef4 	beq.w	80067d0 <HAL_PCD_IRQHandler+0x88>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80069e8:	f017 0f01 	tst.w	r7, #1
 80069ec:	d0f6      	beq.n	80069dc <HAL_PCD_IRQHandler+0x294>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80069ee:	fa5f fa88 	uxtb.w	sl, r8
 80069f2:	4651      	mov	r1, sl
 80069f4:	6820      	ldr	r0, [r4, #0]
 80069f6:	f003 f90e 	bl	8009c16 <USB_ReadDevInEPInterrupt>
 80069fa:	4681      	mov	r9, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80069fc:	f010 0f01 	tst.w	r0, #1
 8006a00:	d1d5      	bne.n	80069ae <HAL_PCD_IRQHandler+0x266>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006a02:	f019 0f08 	tst.w	r9, #8
 8006a06:	d004      	beq.n	8006a12 <HAL_PCD_IRQHandler+0x2ca>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006a08:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 8006a0c:	2208      	movs	r2, #8
 8006a0e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006a12:	f019 0f10 	tst.w	r9, #16
 8006a16:	d004      	beq.n	8006a22 <HAL_PCD_IRQHandler+0x2da>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006a18:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 8006a1c:	2210      	movs	r2, #16
 8006a1e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006a22:	f019 0f40 	tst.w	r9, #64	; 0x40
 8006a26:	d004      	beq.n	8006a32 <HAL_PCD_IRQHandler+0x2ea>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006a28:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 8006a2c:	2240      	movs	r2, #64	; 0x40
 8006a2e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006a32:	f019 0f02 	tst.w	r9, #2
 8006a36:	d0ce      	beq.n	80069d6 <HAL_PCD_IRQHandler+0x28e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006a38:	eb05 1348 	add.w	r3, r5, r8, lsl #5
 8006a3c:	2202      	movs	r2, #2
 8006a3e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
 8006a42:	e7c8      	b.n	80069d6 <HAL_PCD_IRQHandler+0x28e>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006a44:	4641      	mov	r1, r8
 8006a46:	4620      	mov	r0, r4
 8006a48:	f7ff fd22 	bl	8006490 <PCD_WriteEmptyTxFifo>
 8006a4c:	e7c6      	b.n	80069dc <HAL_PCD_IRQHandler+0x294>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006a4e:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8006a52:	f023 0301 	bic.w	r3, r3, #1
 8006a56:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8006a5a:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d008      	beq.n	8006a74 <HAL_PCD_IRQHandler+0x32c>
        HAL_PCD_ResumeCallback(hpcd);
 8006a62:	4620      	mov	r0, r4
 8006a64:	f7fe ffff 	bl	8005a66 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006a68:	6822      	ldr	r2, [r4, #0]
 8006a6a:	6953      	ldr	r3, [r2, #20]
 8006a6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a70:	6153      	str	r3, [r2, #20]
 8006a72:	e6b3      	b.n	80067dc <HAL_PCD_IRQHandler+0x94>
        hpcd->LPM_State = LPM_L0;
 8006a74:	2100      	movs	r1, #0
 8006a76:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006a7a:	4620      	mov	r0, r4
 8006a7c:	f000 fa42 	bl	8006f04 <HAL_PCDEx_LPM_Callback>
 8006a80:	e7f2      	b.n	8006a68 <HAL_PCD_IRQHandler+0x320>
        HAL_PCD_SuspendCallback(hpcd);
 8006a82:	4620      	mov	r0, r4
 8006a84:	f7fe ffe9 	bl	8005a5a <HAL_PCD_SuspendCallback>
 8006a88:	e6b4      	b.n	80067f4 <HAL_PCD_IRQHandler+0xac>
        HAL_PCD_SuspendCallback(hpcd);
 8006a8a:	4620      	mov	r0, r4
 8006a8c:	f7fe ffe5 	bl	8005a5a <HAL_PCD_SuspendCallback>
 8006a90:	e6d1      	b.n	8006836 <HAL_PCD_IRQHandler+0xee>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006a92:	f505 6700 	add.w	r7, r5, #2048	; 0x800
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f023 0301 	bic.w	r3, r3, #1
 8006a9c:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006a9e:	2110      	movs	r1, #16
 8006aa0:	6820      	ldr	r0, [r4, #0]
 8006aa2:	f002 fcf7 	bl	8009494 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006aa6:	e020      	b.n	8006aea <HAL_PCD_IRQHandler+0x3a2>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006aa8:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8006aac:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8006ab0:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006ab4:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8006ab8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8006abc:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006ac0:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8006ac4:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8006ac8:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006acc:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006ad0:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8006ad4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8006ad8:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006adc:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8006ae0:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8006ae4:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ae8:	3601      	adds	r6, #1
 8006aea:	6863      	ldr	r3, [r4, #4]
 8006aec:	42b3      	cmp	r3, r6
 8006aee:	d8db      	bhi.n	8006aa8 <HAL_PCD_IRQHandler+0x360>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006af6:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006af8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006afa:	b1d3      	cbz	r3, 8006b32 <HAL_PCD_IRQHandler+0x3ea>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006afc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006b00:	f043 030b 	orr.w	r3, r3, #11
 8006b04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006b08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b0a:	f043 030b 	orr.w	r3, r3, #11
 8006b0e:	647b      	str	r3, [r7, #68]	; 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006b10:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 8006b14:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006b18:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8006b1c:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8006b20:	6820      	ldr	r0, [r4, #0]
 8006b22:	f003 f89f 	bl	8009c64 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006b26:	6822      	ldr	r2, [r4, #0]
 8006b28:	6953      	ldr	r3, [r2, #20]
 8006b2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006b2e:	6153      	str	r3, [r2, #20]
 8006b30:	e688      	b.n	8006844 <HAL_PCD_IRQHandler+0xfc>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006b38:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8006b3c:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	f043 030b 	orr.w	r3, r3, #11
 8006b44:	613b      	str	r3, [r7, #16]
 8006b46:	e7e3      	b.n	8006b10 <HAL_PCD_IRQHandler+0x3c8>
      (void)USB_ActivateSetup(hpcd->Instance);
 8006b48:	6820      	ldr	r0, [r4, #0]
 8006b4a:	f003 f87a 	bl	8009c42 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006b4e:	6820      	ldr	r0, [r4, #0]
 8006b50:	f002 fd80 	bl	8009654 <USB_GetDevSpeed>
 8006b54:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006b56:	6825      	ldr	r5, [r4, #0]
 8006b58:	f000 fe5c 	bl	8007814 <HAL_RCC_GetHCLKFreq>
 8006b5c:	4601      	mov	r1, r0
 8006b5e:	7b22      	ldrb	r2, [r4, #12]
 8006b60:	4628      	mov	r0, r5
 8006b62:	f002 fc01 	bl	8009368 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8006b66:	4620      	mov	r0, r4
 8006b68:	f7fe ff6b 	bl	8005a42 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006b6c:	6822      	ldr	r2, [r4, #0]
 8006b6e:	6953      	ldr	r3, [r2, #20]
 8006b70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b74:	6153      	str	r3, [r2, #20]
 8006b76:	e66c      	b.n	8006852 <HAL_PCD_IRQHandler+0x10a>
      HAL_PCD_SOFCallback(hpcd);
 8006b78:	4620      	mov	r0, r4
 8006b7a:	f7fe ff5c 	bl	8005a36 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006b7e:	6822      	ldr	r2, [r4, #0]
 8006b80:	6953      	ldr	r3, [r2, #20]
 8006b82:	f003 0308 	and.w	r3, r3, #8
 8006b86:	6153      	str	r3, [r2, #20]
 8006b88:	e66a      	b.n	8006860 <HAL_PCD_IRQHandler+0x118>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006b8a:	2100      	movs	r1, #0
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	f7fe ff76 	bl	8005a7e <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006b92:	6822      	ldr	r2, [r4, #0]
 8006b94:	6953      	ldr	r3, [r2, #20]
 8006b96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b9a:	6153      	str	r3, [r2, #20]
 8006b9c:	e667      	b.n	800686e <HAL_PCD_IRQHandler+0x126>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	f7fe ff66 	bl	8005a72 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006ba6:	6822      	ldr	r2, [r4, #0]
 8006ba8:	6953      	ldr	r3, [r2, #20]
 8006baa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006bae:	6153      	str	r3, [r2, #20]
 8006bb0:	e664      	b.n	800687c <HAL_PCD_IRQHandler+0x134>
      HAL_PCD_ConnectCallback(hpcd);
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	f7fe ff69 	bl	8005a8a <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006bb8:	6822      	ldr	r2, [r4, #0]
 8006bba:	6953      	ldr	r3, [r2, #20]
 8006bbc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006bc0:	6153      	str	r3, [r2, #20]
 8006bc2:	e662      	b.n	800688a <HAL_PCD_IRQHandler+0x142>
        HAL_PCD_DisconnectCallback(hpcd);
 8006bc4:	4620      	mov	r0, r4
 8006bc6:	f7fe ff66 	bl	8005a96 <HAL_PCD_DisconnectCallback>
 8006bca:	e66b      	b.n	80068a4 <HAL_PCD_IRQHandler+0x15c>

08006bcc <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8006bcc:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d00d      	beq.n	8006bf0 <HAL_PCD_SetAddress+0x24>
{
 8006bd4:	b510      	push	{r4, lr}
 8006bd6:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8006bd8:	2301      	movs	r3, #1
 8006bda:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8006bde:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006be2:	6800      	ldr	r0, [r0, #0]
 8006be4:	f002 ffce 	bl	8009b84 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006be8:	2000      	movs	r0, #0
 8006bea:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8006bee:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8006bf0:	2002      	movs	r0, #2
}
 8006bf2:	4770      	bx	lr

08006bf4 <HAL_PCD_EP_Open>:
{
 8006bf4:	b538      	push	{r3, r4, r5, lr}
 8006bf6:	4605      	mov	r5, r0
 8006bf8:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8006bfa:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006bfe:	d129      	bne.n	8006c54 <HAL_PCD_EP_Open+0x60>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c00:	f001 0e0f 	and.w	lr, r1, #15
 8006c04:	ebce 04ce 	rsb	r4, lr, lr, lsl #3
 8006c08:	00a4      	lsls	r4, r4, #2
 8006c0a:	f504 74fc 	add.w	r4, r4, #504	; 0x1f8
 8006c0e:	4404      	add	r4, r0
 8006c10:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8006c12:	ebce 0ece 	rsb	lr, lr, lr, lsl #3
 8006c16:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8006c1a:	2000      	movs	r0, #0
 8006c1c:	f88e 01fd 	strb.w	r0, [lr, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c20:	f00c 0c0f 	and.w	ip, ip, #15
 8006c24:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = ep_mps;
 8006c28:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8006c2a:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8006c2c:	784a      	ldrb	r2, [r1, #1]
 8006c2e:	b10a      	cbz	r2, 8006c34 <HAL_PCD_EP_Open+0x40>
    ep->tx_fifo_num = ep->num;
 8006c30:	f8a1 c006 	strh.w	ip, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	d01d      	beq.n	8006c74 <HAL_PCD_EP_Open+0x80>
  __HAL_LOCK(hpcd);
 8006c38:	f895 33bc 	ldrb.w	r3, [r5, #956]	; 0x3bc
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d01c      	beq.n	8006c7a <HAL_PCD_EP_Open+0x86>
 8006c40:	2301      	movs	r3, #1
 8006c42:	f885 33bc 	strb.w	r3, [r5, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006c46:	6828      	ldr	r0, [r5, #0]
 8006c48:	f002 fd12 	bl	8009670 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006c4c:	2000      	movs	r0, #0
 8006c4e:	f885 03bc 	strb.w	r0, [r5, #956]	; 0x3bc
}
 8006c52:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c54:	f001 000f 	and.w	r0, r1, #15
 8006c58:	ebc0 01c0 	rsb	r1, r0, r0, lsl #3
 8006c5c:	0089      	lsls	r1, r1, #2
 8006c5e:	3138      	adds	r1, #56	; 0x38
 8006c60:	4429      	add	r1, r5
 8006c62:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8006c64:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8006c68:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8006c6c:	2401      	movs	r4, #1
 8006c6e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 8006c72:	e7d5      	b.n	8006c20 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	710b      	strb	r3, [r1, #4]
 8006c78:	e7de      	b.n	8006c38 <HAL_PCD_EP_Open+0x44>
  __HAL_LOCK(hpcd);
 8006c7a:	2002      	movs	r0, #2
 8006c7c:	e7e9      	b.n	8006c52 <HAL_PCD_EP_Open+0x5e>

08006c7e <HAL_PCD_EP_Close>:
{
 8006c7e:	b510      	push	{r4, lr}
 8006c80:	4604      	mov	r4, r0
 8006c82:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8006c84:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006c88:	d120      	bne.n	8006ccc <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c8a:	f001 000f 	and.w	r0, r1, #15
 8006c8e:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006c98:	4423      	add	r3, r4
 8006c9a:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8006c9c:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8006ca0:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006caa:	f002 020f 	and.w	r2, r2, #15
 8006cae:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8006cb0:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d019      	beq.n	8006cec <HAL_PCD_EP_Close+0x6e>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006cbe:	6820      	ldr	r0, [r4, #0]
 8006cc0:	f002 fd24 	bl	800970c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006cc4:	2000      	movs	r0, #0
 8006cc6:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8006cca:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ccc:	f001 000f 	and.w	r0, r1, #15
 8006cd0:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	3338      	adds	r3, #56	; 0x38
 8006cd8:	4423      	add	r3, r4
 8006cda:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8006cdc:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8006ce0:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8006cea:	e7de      	b.n	8006caa <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8006cec:	2002      	movs	r0, #2
 8006cee:	e7ec      	b.n	8006cca <HAL_PCD_EP_Close+0x4c>

08006cf0 <HAL_PCD_EP_Receive>:
{
 8006cf0:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006cf2:	f001 040f 	and.w	r4, r1, #15
 8006cf6:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 8006cfa:	0089      	lsls	r1, r1, #2
 8006cfc:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 8006d00:	4401      	add	r1, r0
 8006d02:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8006d04:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
 8006d08:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8006d0c:	f8cc 2208 	str.w	r2, [ip, #520]	; 0x208
  ep->xfer_len = len;
 8006d10:	f8cc 3210 	str.w	r3, [ip, #528]	; 0x210
  ep->xfer_count = 0U;
 8006d14:	2300      	movs	r3, #0
 8006d16:	f8cc 3214 	str.w	r3, [ip, #532]	; 0x214
  ep->is_in = 0U;
 8006d1a:	f88c 31fd 	strb.w	r3, [ip, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d1e:	f88c 41fc 	strb.w	r4, [ip, #508]	; 0x1fc
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006d22:	b924      	cbnz	r4, 8006d2e <HAL_PCD_EP_Receive+0x3e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8006d24:	6800      	ldr	r0, [r0, #0]
 8006d26:	f002 fd61 	bl	80097ec <USB_EP0StartXfer>
}
 8006d2a:	2000      	movs	r0, #0
 8006d2c:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006d2e:	6800      	ldr	r0, [r0, #0]
 8006d30:	f002 fde8 	bl	8009904 <USB_EPStartXfer>
 8006d34:	e7f9      	b.n	8006d2a <HAL_PCD_EP_Receive+0x3a>

08006d36 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006d36:	f001 010f 	and.w	r1, r1, #15
 8006d3a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8006d3e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8006d42:	f8d0 0214 	ldr.w	r0, [r0, #532]	; 0x214
 8006d46:	4770      	bx	lr

08006d48 <HAL_PCD_EP_Transmit>:
{
 8006d48:	b510      	push	{r4, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d4a:	f001 040f 	and.w	r4, r1, #15
 8006d4e:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 8006d52:	0089      	lsls	r1, r1, #2
 8006d54:	3138      	adds	r1, #56	; 0x38
 8006d56:	4401      	add	r1, r0
 8006d58:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8006d5a:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
 8006d5e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8006d62:	f8cc 2048 	str.w	r2, [ip, #72]	; 0x48
  ep->xfer_len = len;
 8006d66:	f8cc 3050 	str.w	r3, [ip, #80]	; 0x50
  ep->xfer_count = 0U;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	f8cc 3054 	str.w	r3, [ip, #84]	; 0x54
  ep->is_in = 1U;
 8006d70:	2301      	movs	r3, #1
 8006d72:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d76:	f88c 403c 	strb.w	r4, [ip, #60]	; 0x3c
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006d7a:	b924      	cbnz	r4, 8006d86 <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8006d7c:	6800      	ldr	r0, [r0, #0]
 8006d7e:	f002 fd35 	bl	80097ec <USB_EP0StartXfer>
}
 8006d82:	2000      	movs	r0, #0
 8006d84:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006d86:	6800      	ldr	r0, [r0, #0]
 8006d88:	f002 fdbc 	bl	8009904 <USB_EPStartXfer>
 8006d8c:	e7f9      	b.n	8006d82 <HAL_PCD_EP_Transmit+0x3a>

08006d8e <HAL_PCD_EP_SetStall>:
{
 8006d8e:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006d90:	f001 050f 	and.w	r5, r1, #15
 8006d94:	6842      	ldr	r2, [r0, #4]
 8006d96:	4295      	cmp	r5, r2
 8006d98:	d838      	bhi.n	8006e0c <HAL_PCD_EP_SetStall+0x7e>
 8006d9a:	4604      	mov	r4, r0
 8006d9c:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8006d9e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006da2:	d11f      	bne.n	8006de4 <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8006da4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8006da8:	0089      	lsls	r1, r1, #2
 8006daa:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 8006dae:	4401      	add	r1, r0
 8006db0:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8006db2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006db6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006dc4:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8006dc6:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d020      	beq.n	8006e10 <HAL_PCD_EP_SetStall+0x82>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006dd4:	6820      	ldr	r0, [r4, #0]
 8006dd6:	f002 fe7a 	bl	8009ace <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006dda:	b18d      	cbz	r5, 8006e00 <HAL_PCD_EP_SetStall+0x72>
  __HAL_UNLOCK(hpcd);
 8006ddc:	2000      	movs	r0, #0
 8006dde:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8006de2:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006de4:	ebc5 01c5 	rsb	r1, r5, r5, lsl #3
 8006de8:	0089      	lsls	r1, r1, #2
 8006dea:	3138      	adds	r1, #56	; 0x38
 8006dec:	4401      	add	r1, r0
 8006dee:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8006df0:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 8006df4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006df8:	2201      	movs	r2, #1
 8006dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006dfe:	e7df      	b.n	8006dc0 <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8006e00:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8006e04:	6820      	ldr	r0, [r4, #0]
 8006e06:	f002 ff2d 	bl	8009c64 <USB_EP0_OutStart>
 8006e0a:	e7e7      	b.n	8006ddc <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8006e0c:	2001      	movs	r0, #1
 8006e0e:	e7e8      	b.n	8006de2 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8006e10:	2002      	movs	r0, #2
 8006e12:	e7e6      	b.n	8006de2 <HAL_PCD_EP_SetStall+0x54>

08006e14 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006e14:	f001 030f 	and.w	r3, r1, #15
 8006e18:	6842      	ldr	r2, [r0, #4]
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d831      	bhi.n	8006e82 <HAL_PCD_EP_ClrStall+0x6e>
{
 8006e1e:	b510      	push	{r4, lr}
 8006e20:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8006e22:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006e26:	d11e      	bne.n	8006e66 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e28:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
 8006e2c:	0089      	lsls	r1, r1, #2
 8006e2e:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 8006e32:	4401      	add	r1, r0
 8006e34:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8006e36:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8006e3a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006e3e:	2000      	movs	r0, #0
 8006e40:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->is_stall = 0U;
 8006e44:	2200      	movs	r2, #0
 8006e46:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e48:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8006e4a:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d019      	beq.n	8006e86 <HAL_PCD_EP_ClrStall+0x72>
 8006e52:	2301      	movs	r3, #1
 8006e54:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006e58:	6820      	ldr	r0, [r4, #0]
 8006e5a:	f002 fe65 	bl	8009b28 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006e5e:	2000      	movs	r0, #0
 8006e60:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8006e64:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e66:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
 8006e6a:	0089      	lsls	r1, r1, #2
 8006e6c:	3138      	adds	r1, #56	; 0x38
 8006e6e:	4401      	add	r1, r0
 8006e70:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8006e72:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8006e76:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006e7a:	2001      	movs	r0, #1
 8006e7c:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
 8006e80:	e7e0      	b.n	8006e44 <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8006e82:	2001      	movs	r0, #1
}
 8006e84:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8006e86:	2002      	movs	r0, #2
 8006e88:	e7ec      	b.n	8006e64 <HAL_PCD_EP_ClrStall+0x50>

08006e8a <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006e8a:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006e8c:	6804      	ldr	r4, [r0, #0]
 8006e8e:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 8006e90:	b931      	cbnz	r1, 8006ea0 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006e92:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8006e96:	62a0      	str	r0, [r4, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8006e98:	2000      	movs	r0, #0
 8006e9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e9e:	4770      	bx	lr
 8006ea0:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006ea2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006ea4:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	e008      	b.n	8006ebe <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006eac:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8006eb0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8006eb4:	6849      	ldr	r1, [r1, #4]
 8006eb6:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8006eba:	3301      	adds	r3, #1
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8006ec2:	428b      	cmp	r3, r1
 8006ec4:	d3f2      	bcc.n	8006eac <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006ec6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8006eca:	f10c 013f 	add.w	r1, ip, #63	; 0x3f
 8006ece:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8006ed2:	6060      	str	r0, [r4, #4]
 8006ed4:	e7e0      	b.n	8006e98 <HAL_PCDEx_SetTxFiFo+0xe>

08006ed6 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8006ed6:	6803      	ldr	r3, [r0, #0]
 8006ed8:	6259      	str	r1, [r3, #36]	; 0x24

  return HAL_OK;
}
 8006eda:	2000      	movs	r0, #0
 8006edc:	4770      	bx	lr

08006ede <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006ede:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ee0:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 8006ee2:	2101      	movs	r1, #1
 8006ee4:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8006ee8:	2000      	movs	r0, #0
 8006eea:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006eee:	6993      	ldr	r3, [r2, #24]
 8006ef0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006ef4:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006ef6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006efc:	f043 0303 	orr.w	r3, r3, #3
 8006f00:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8006f02:	4770      	bx	lr

08006f04 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006f04:	4770      	bx	lr
	...

08006f08 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f08:	4a02      	ldr	r2, [pc, #8]	; (8006f14 <HAL_PWR_EnableBkUpAccess+0xc>)
 8006f0a:	6813      	ldr	r3, [r2, #0]
 8006f0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f10:	6013      	str	r3, [r2, #0]
}
 8006f12:	4770      	bx	lr
 8006f14:	40007000 	.word	0x40007000

08006f18 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006f18:	4b02      	ldr	r3, [pc, #8]	; (8006f24 <HAL_PWREx_GetVoltageRange+0xc>)
 8006f1a:	6818      	ldr	r0, [r3, #0]
#endif
}
 8006f1c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	40007000 	.word	0x40007000

08006f28 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006f28:	4a02      	ldr	r2, [pc, #8]	; (8006f34 <HAL_PWREx_EnableVddUSB+0xc>)
 8006f2a:	6853      	ldr	r3, [r2, #4]
 8006f2c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f30:	6053      	str	r3, [r2, #4]
}
 8006f32:	4770      	bx	lr
 8006f34:	40007000 	.word	0x40007000

08006f38 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8006f38:	4a02      	ldr	r2, [pc, #8]	; (8006f44 <HAL_PWREx_EnableVddIO2+0xc>)
 8006f3a:	6853      	ldr	r3, [r2, #4]
 8006f3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006f40:	6053      	str	r3, [r2, #4]
}
 8006f42:	4770      	bx	lr
 8006f44:	40007000 	.word	0x40007000

08006f48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006f48:	b530      	push	{r4, r5, lr}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006f4e:	4b20      	ldr	r3, [pc, #128]	; (8006fd0 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8006f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f52:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8006f56:	d00b      	beq.n	8006f70 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006f58:	f7ff ffde 	bl	8006f18 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f5c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006f60:	d017      	beq.n	8006f92 <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006f62:	2c80      	cmp	r4, #128	; 0x80
 8006f64:	d81f      	bhi.n	8006fa6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006f66:	d02d      	beq.n	8006fc4 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006f68:	2c70      	cmp	r4, #112	; 0x70
 8006f6a:	d02d      	beq.n	8006fc8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006f6c:	2100      	movs	r1, #0
 8006f6e:	e01b      	b.n	8006fa8 <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f70:	4d17      	ldr	r5, [pc, #92]	; (8006fd0 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8006f72:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8006f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f78:	65ab      	str	r3, [r5, #88]	; 0x58
 8006f7a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8006f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f80:	9301      	str	r3, [sp, #4]
 8006f82:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8006f84:	f7ff ffc8 	bl	8006f18 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8006f88:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8006f8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f8e:	65ab      	str	r3, [r5, #88]	; 0x58
 8006f90:	e7e4      	b.n	8006f5c <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 8006f92:	2c80      	cmp	r4, #128	; 0x80
 8006f94:	d903      	bls.n	8006f9e <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 8006f96:	2ca0      	cmp	r4, #160	; 0xa0
 8006f98:	d903      	bls.n	8006fa2 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 8006f9a:	2102      	movs	r1, #2
 8006f9c:	e004      	b.n	8006fa8 <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006f9e:	2100      	movs	r1, #0
 8006fa0:	e002      	b.n	8006fa8 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 8006fa2:	2101      	movs	r1, #1
 8006fa4:	e000      	b.n	8006fa8 <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 8006fa6:	2103      	movs	r1, #3
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006fa8:	4a0a      	ldr	r2, [pc, #40]	; (8006fd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 8006faa:	6813      	ldr	r3, [r2, #0]
 8006fac:	f023 0307 	bic.w	r3, r3, #7
 8006fb0:	430b      	orrs	r3, r1
 8006fb2:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006fb4:	6813      	ldr	r3, [r2, #0]
 8006fb6:	f003 0307 	and.w	r3, r3, #7
 8006fba:	428b      	cmp	r3, r1
 8006fbc:	d106      	bne.n	8006fcc <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006fbe:	2000      	movs	r0, #0
}
 8006fc0:	b003      	add	sp, #12
 8006fc2:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 8006fc4:	2102      	movs	r1, #2
 8006fc6:	e7ef      	b.n	8006fa8 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 8006fc8:	2101      	movs	r1, #1
 8006fca:	e7ed      	b.n	8006fa8 <RCC_SetFlashLatencyFromMSIRange+0x60>
    return HAL_ERROR;
 8006fcc:	2001      	movs	r0, #1
 8006fce:	e7f7      	b.n	8006fc0 <RCC_SetFlashLatencyFromMSIRange+0x78>
 8006fd0:	40021000 	.word	0x40021000
 8006fd4:	40022000 	.word	0x40022000

08006fd8 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006fd8:	4a28      	ldr	r2, [pc, #160]	; (800707c <HAL_RCC_GetSysClockFreq+0xa4>)
 8006fda:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006fdc:	68d2      	ldr	r2, [r2, #12]
 8006fde:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006fe2:	f013 030c 	ands.w	r3, r3, #12
 8006fe6:	d00a      	beq.n	8006ffe <HAL_RCC_GetSysClockFreq+0x26>
 8006fe8:	2b0c      	cmp	r3, #12
 8006fea:	d006      	beq.n	8006ffa <HAL_RCC_GetSysClockFreq+0x22>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006fec:	2b04      	cmp	r3, #4
 8006fee:	d01f      	beq.n	8007030 <HAL_RCC_GetSysClockFreq+0x58>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006ff0:	2b08      	cmp	r3, #8
 8006ff2:	d020      	beq.n	8007036 <HAL_RCC_GetSysClockFreq+0x5e>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	e010      	b.n	800701c <HAL_RCC_GetSysClockFreq+0x44>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006ffa:	2a01      	cmp	r2, #1
 8006ffc:	d1f6      	bne.n	8006fec <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006ffe:	4a1f      	ldr	r2, [pc, #124]	; (800707c <HAL_RCC_GetSysClockFreq+0xa4>)
 8007000:	6812      	ldr	r2, [r2, #0]
 8007002:	f012 0f08 	tst.w	r2, #8
 8007006:	d10c      	bne.n	8007022 <HAL_RCC_GetSysClockFreq+0x4a>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007008:	4a1c      	ldr	r2, [pc, #112]	; (800707c <HAL_RCC_GetSysClockFreq+0xa4>)
 800700a:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 800700e:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 8007012:	491b      	ldr	r1, [pc, #108]	; (8007080 <HAL_RCC_GetSysClockFreq+0xa8>)
 8007014:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007018:	b143      	cbz	r3, 800702c <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800701a:	2000      	movs	r0, #0
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800701c:	2b0c      	cmp	r3, #12
 800701e:	d00d      	beq.n	800703c <HAL_RCC_GetSysClockFreq+0x64>
}
 8007020:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007022:	4a16      	ldr	r2, [pc, #88]	; (800707c <HAL_RCC_GetSysClockFreq+0xa4>)
 8007024:	6812      	ldr	r2, [r2, #0]
 8007026:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800702a:	e7f2      	b.n	8007012 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = msirange;
 800702c:	4610      	mov	r0, r2
 800702e:	e7f5      	b.n	800701c <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSI_VALUE;
 8007030:	4814      	ldr	r0, [pc, #80]	; (8007084 <HAL_RCC_GetSysClockFreq+0xac>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007032:	2200      	movs	r2, #0
 8007034:	e7f2      	b.n	800701c <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSE_VALUE;
 8007036:	4814      	ldr	r0, [pc, #80]	; (8007088 <HAL_RCC_GetSysClockFreq+0xb0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007038:	2200      	movs	r2, #0
 800703a:	e7ef      	b.n	800701c <HAL_RCC_GetSysClockFreq+0x44>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800703c:	4b0f      	ldr	r3, [pc, #60]	; (800707c <HAL_RCC_GetSysClockFreq+0xa4>)
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8007044:	2b02      	cmp	r3, #2
 8007046:	d016      	beq.n	8007076 <HAL_RCC_GetSysClockFreq+0x9e>
 8007048:	2b03      	cmp	r3, #3
 800704a:	d100      	bne.n	800704e <HAL_RCC_GetSysClockFreq+0x76>
      pllvco = HSE_VALUE;
 800704c:	4a0e      	ldr	r2, [pc, #56]	; (8007088 <HAL_RCC_GetSysClockFreq+0xb0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800704e:	490b      	ldr	r1, [pc, #44]	; (800707c <HAL_RCC_GetSysClockFreq+0xa4>)
 8007050:	68cb      	ldr	r3, [r1, #12]
 8007052:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8007056:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007058:	68c8      	ldr	r0, [r1, #12]
 800705a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 800705e:	fb02 f000 	mul.w	r0, r2, r0
 8007062:	fbb0 f0f3 	udiv	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007066:	68cb      	ldr	r3, [r1, #12]
 8007068:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800706c:	3301      	adds	r3, #1
 800706e:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 8007070:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8007074:	e7d4      	b.n	8007020 <HAL_RCC_GetSysClockFreq+0x48>
    switch (pllsource)
 8007076:	4a03      	ldr	r2, [pc, #12]	; (8007084 <HAL_RCC_GetSysClockFreq+0xac>)
 8007078:	e7e9      	b.n	800704e <HAL_RCC_GetSysClockFreq+0x76>
 800707a:	bf00      	nop
 800707c:	40021000 	.word	0x40021000
 8007080:	0800bf18 	.word	0x0800bf18
 8007084:	00f42400 	.word	0x00f42400
 8007088:	007a1200 	.word	0x007a1200

0800708c <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 800708c:	2800      	cmp	r0, #0
 800708e:	f000 82fc 	beq.w	800768a <HAL_RCC_OscConfig+0x5fe>
{
 8007092:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007094:	b083      	sub	sp, #12
 8007096:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007098:	4b96      	ldr	r3, [pc, #600]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 800709a:	689d      	ldr	r5, [r3, #8]
 800709c:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80070a0:	68de      	ldr	r6, [r3, #12]
 80070a2:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80070a6:	6803      	ldr	r3, [r0, #0]
 80070a8:	f013 0f10 	tst.w	r3, #16
 80070ac:	d05a      	beq.n	8007164 <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80070ae:	b1e5      	cbz	r5, 80070ea <HAL_RCC_OscConfig+0x5e>
 80070b0:	2d0c      	cmp	r5, #12
 80070b2:	d018      	beq.n	80070e6 <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80070b4:	69a3      	ldr	r3, [r4, #24]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	f000 80bb 	beq.w	8007232 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 80070bc:	4a8d      	ldr	r2, [pc, #564]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 80070be:	6813      	ldr	r3, [r2, #0]
 80070c0:	f043 0301 	orr.w	r3, r3, #1
 80070c4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80070c6:	f7fe ffc9 	bl	800605c <HAL_GetTick>
 80070ca:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80070cc:	4b89      	ldr	r3, [pc, #548]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f013 0f02 	tst.w	r3, #2
 80070d4:	f040 809a 	bne.w	800720c <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80070d8:	f7fe ffc0 	bl	800605c <HAL_GetTick>
 80070dc:	1bc0      	subs	r0, r0, r7
 80070de:	2802      	cmp	r0, #2
 80070e0:	d9f4      	bls.n	80070cc <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 80070e2:	2003      	movs	r0, #3
 80070e4:	e2dc      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80070e6:	2e01      	cmp	r6, #1
 80070e8:	d1e4      	bne.n	80070b4 <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80070ea:	4b82      	ldr	r3, [pc, #520]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f013 0f02 	tst.w	r3, #2
 80070f2:	d003      	beq.n	80070fc <HAL_RCC_OscConfig+0x70>
 80070f4:	69a3      	ldr	r3, [r4, #24]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f000 82c9 	beq.w	800768e <HAL_RCC_OscConfig+0x602>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80070fc:	6a20      	ldr	r0, [r4, #32]
 80070fe:	4b7d      	ldr	r3, [pc, #500]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f013 0f08 	tst.w	r3, #8
 8007106:	d05b      	beq.n	80071c0 <HAL_RCC_OscConfig+0x134>
 8007108:	4b7a      	ldr	r3, [pc, #488]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007110:	4298      	cmp	r0, r3
 8007112:	d85c      	bhi.n	80071ce <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007114:	4b77      	ldr	r3, [pc, #476]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	f042 0208 	orr.w	r2, r2, #8
 800711c:	601a      	str	r2, [r3, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8007124:	6a21      	ldr	r1, [r4, #32]
 8007126:	430a      	orrs	r2, r1
 8007128:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800712a:	685a      	ldr	r2, [r3, #4]
 800712c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8007130:	69e1      	ldr	r1, [r4, #28]
 8007132:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8007136:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007138:	2d00      	cmp	r5, #0
 800713a:	d060      	beq.n	80071fe <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800713c:	f7ff ff4c 	bl	8006fd8 <HAL_RCC_GetSysClockFreq>
 8007140:	4b6c      	ldr	r3, [pc, #432]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8007148:	4a6b      	ldr	r2, [pc, #428]	; (80072f8 <HAL_RCC_OscConfig+0x26c>)
 800714a:	5cd3      	ldrb	r3, [r2, r3]
 800714c:	f003 031f 	and.w	r3, r3, #31
 8007150:	40d8      	lsrs	r0, r3
 8007152:	4b6a      	ldr	r3, [pc, #424]	; (80072fc <HAL_RCC_OscConfig+0x270>)
 8007154:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8007156:	4b6a      	ldr	r3, [pc, #424]	; (8007300 <HAL_RCC_OscConfig+0x274>)
 8007158:	6818      	ldr	r0, [r3, #0]
 800715a:	f7fe ff3d 	bl	8005fd8 <HAL_InitTick>
        if(status != HAL_OK)
 800715e:	2800      	cmp	r0, #0
 8007160:	f040 829e 	bne.w	80076a0 <HAL_RCC_OscConfig+0x614>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007164:	6823      	ldr	r3, [r4, #0]
 8007166:	f013 0f01 	tst.w	r3, #1
 800716a:	f000 8081 	beq.w	8007270 <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800716e:	2d08      	cmp	r5, #8
 8007170:	d075      	beq.n	800725e <HAL_RCC_OscConfig+0x1d2>
 8007172:	2d0c      	cmp	r5, #12
 8007174:	d071      	beq.n	800725a <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007176:	6863      	ldr	r3, [r4, #4]
 8007178:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800717c:	f000 8097 	beq.w	80072ae <HAL_RCC_OscConfig+0x222>
 8007180:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007184:	f000 8099 	beq.w	80072ba <HAL_RCC_OscConfig+0x22e>
 8007188:	4b5a      	ldr	r3, [pc, #360]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007190:	601a      	str	r2, [r3, #0]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007198:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800719a:	6863      	ldr	r3, [r4, #4]
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 8099 	beq.w	80072d4 <HAL_RCC_OscConfig+0x248>
        tickstart = HAL_GetTick();
 80071a2:	f7fe ff5b 	bl	800605c <HAL_GetTick>
 80071a6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071a8:	4b52      	ldr	r3, [pc, #328]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80071b0:	d15e      	bne.n	8007270 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80071b2:	f7fe ff53 	bl	800605c <HAL_GetTick>
 80071b6:	1bc0      	subs	r0, r0, r7
 80071b8:	2864      	cmp	r0, #100	; 0x64
 80071ba:	d9f5      	bls.n	80071a8 <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 80071bc:	2003      	movs	r0, #3
 80071be:	e26f      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80071c0:	4b4c      	ldr	r3, [pc, #304]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 80071c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80071c6:	091b      	lsrs	r3, r3, #4
 80071c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071cc:	e7a0      	b.n	8007110 <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80071ce:	f7ff febb 	bl	8006f48 <RCC_SetFlashLatencyFromMSIRange>
 80071d2:	2800      	cmp	r0, #0
 80071d4:	f040 825d 	bne.w	8007692 <HAL_RCC_OscConfig+0x606>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80071d8:	4b46      	ldr	r3, [pc, #280]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	f042 0208 	orr.w	r2, r2, #8
 80071e0:	601a      	str	r2, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80071e8:	6a21      	ldr	r1, [r4, #32]
 80071ea:	430a      	orrs	r2, r1
 80071ec:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80071ee:	685a      	ldr	r2, [r3, #4]
 80071f0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80071f4:	69e1      	ldr	r1, [r4, #28]
 80071f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80071fa:	605a      	str	r2, [r3, #4]
 80071fc:	e79e      	b.n	800713c <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80071fe:	6a20      	ldr	r0, [r4, #32]
 8007200:	f7ff fea2 	bl	8006f48 <RCC_SetFlashLatencyFromMSIRange>
 8007204:	2800      	cmp	r0, #0
 8007206:	d099      	beq.n	800713c <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 8007208:	2001      	movs	r0, #1
 800720a:	e249      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800720c:	4b39      	ldr	r3, [pc, #228]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	f042 0208 	orr.w	r2, r2, #8
 8007214:	601a      	str	r2, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800721c:	6a21      	ldr	r1, [r4, #32]
 800721e:	430a      	orrs	r2, r1
 8007220:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007222:	685a      	ldr	r2, [r3, #4]
 8007224:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8007228:	69e1      	ldr	r1, [r4, #28]
 800722a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800722e:	605a      	str	r2, [r3, #4]
 8007230:	e798      	b.n	8007164 <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 8007232:	4a30      	ldr	r2, [pc, #192]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 8007234:	6813      	ldr	r3, [r2, #0]
 8007236:	f023 0301 	bic.w	r3, r3, #1
 800723a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800723c:	f7fe ff0e 	bl	800605c <HAL_GetTick>
 8007240:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007242:	4b2c      	ldr	r3, [pc, #176]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f013 0f02 	tst.w	r3, #2
 800724a:	d08b      	beq.n	8007164 <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800724c:	f7fe ff06 	bl	800605c <HAL_GetTick>
 8007250:	1bc0      	subs	r0, r0, r7
 8007252:	2802      	cmp	r0, #2
 8007254:	d9f5      	bls.n	8007242 <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 8007256:	2003      	movs	r0, #3
 8007258:	e222      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800725a:	2e03      	cmp	r6, #3
 800725c:	d18b      	bne.n	8007176 <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800725e:	4b25      	ldr	r3, [pc, #148]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8007266:	d003      	beq.n	8007270 <HAL_RCC_OscConfig+0x1e4>
 8007268:	6863      	ldr	r3, [r4, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	f000 8213 	beq.w	8007696 <HAL_RCC_OscConfig+0x60a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007270:	6823      	ldr	r3, [r4, #0]
 8007272:	f013 0f02 	tst.w	r3, #2
 8007276:	d058      	beq.n	800732a <HAL_RCC_OscConfig+0x29e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007278:	2d04      	cmp	r5, #4
 800727a:	d045      	beq.n	8007308 <HAL_RCC_OscConfig+0x27c>
 800727c:	2d0c      	cmp	r5, #12
 800727e:	d041      	beq.n	8007304 <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007280:	68e3      	ldr	r3, [r4, #12]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d077      	beq.n	8007376 <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_ENABLE();
 8007286:	4a1b      	ldr	r2, [pc, #108]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 8007288:	6813      	ldr	r3, [r2, #0]
 800728a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800728e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007290:	f7fe fee4 	bl	800605c <HAL_GetTick>
 8007294:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007296:	4b17      	ldr	r3, [pc, #92]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800729e:	d161      	bne.n	8007364 <HAL_RCC_OscConfig+0x2d8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072a0:	f7fe fedc 	bl	800605c <HAL_GetTick>
 80072a4:	1b80      	subs	r0, r0, r6
 80072a6:	2802      	cmp	r0, #2
 80072a8:	d9f5      	bls.n	8007296 <HAL_RCC_OscConfig+0x20a>
            return HAL_TIMEOUT;
 80072aa:	2003      	movs	r0, #3
 80072ac:	e1f8      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072ae:	4a11      	ldr	r2, [pc, #68]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 80072b0:	6813      	ldr	r3, [r2, #0]
 80072b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072b6:	6013      	str	r3, [r2, #0]
 80072b8:	e76f      	b.n	800719a <HAL_RCC_OscConfig+0x10e>
 80072ba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80072be:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80072c8:	601a      	str	r2, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80072d0:	601a      	str	r2, [r3, #0]
 80072d2:	e762      	b.n	800719a <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 80072d4:	f7fe fec2 	bl	800605c <HAL_GetTick>
 80072d8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80072da:	4b06      	ldr	r3, [pc, #24]	; (80072f4 <HAL_RCC_OscConfig+0x268>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80072e2:	d0c5      	beq.n	8007270 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072e4:	f7fe feba 	bl	800605c <HAL_GetTick>
 80072e8:	1bc0      	subs	r0, r0, r7
 80072ea:	2864      	cmp	r0, #100	; 0x64
 80072ec:	d9f5      	bls.n	80072da <HAL_RCC_OscConfig+0x24e>
            return HAL_TIMEOUT;
 80072ee:	2003      	movs	r0, #3
 80072f0:	e1d6      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
 80072f2:	bf00      	nop
 80072f4:	40021000 	.word	0x40021000
 80072f8:	0800bf48 	.word	0x0800bf48
 80072fc:	2000007c 	.word	0x2000007c
 8007300:	20000084 	.word	0x20000084
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007304:	2e02      	cmp	r6, #2
 8007306:	d1bb      	bne.n	8007280 <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007308:	4b95      	ldr	r3, [pc, #596]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8007310:	d003      	beq.n	800731a <HAL_RCC_OscConfig+0x28e>
 8007312:	68e3      	ldr	r3, [r4, #12]
 8007314:	2b00      	cmp	r3, #0
 8007316:	f000 81c0 	beq.w	800769a <HAL_RCC_OscConfig+0x60e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800731a:	4a91      	ldr	r2, [pc, #580]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 800731c:	6853      	ldr	r3, [r2, #4]
 800731e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8007322:	6921      	ldr	r1, [r4, #16]
 8007324:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007328:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800732a:	6823      	ldr	r3, [r4, #0]
 800732c:	f013 0f08 	tst.w	r3, #8
 8007330:	d04c      	beq.n	80073cc <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007332:	6963      	ldr	r3, [r4, #20]
 8007334:	b39b      	cbz	r3, 800739e <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 8007336:	4a8a      	ldr	r2, [pc, #552]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 8007338:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800733c:	f043 0301 	orr.w	r3, r3, #1
 8007340:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8007344:	f7fe fe8a 	bl	800605c <HAL_GetTick>
 8007348:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800734a:	4b85      	ldr	r3, [pc, #532]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 800734c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007350:	f013 0f02 	tst.w	r3, #2
 8007354:	d13a      	bne.n	80073cc <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007356:	f7fe fe81 	bl	800605c <HAL_GetTick>
 800735a:	1b80      	subs	r0, r0, r6
 800735c:	2802      	cmp	r0, #2
 800735e:	d9f4      	bls.n	800734a <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 8007360:	2003      	movs	r0, #3
 8007362:	e19d      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007364:	4a7e      	ldr	r2, [pc, #504]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 8007366:	6853      	ldr	r3, [r2, #4]
 8007368:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800736c:	6921      	ldr	r1, [r4, #16]
 800736e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007372:	6053      	str	r3, [r2, #4]
 8007374:	e7d9      	b.n	800732a <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_HSI_DISABLE();
 8007376:	4a7a      	ldr	r2, [pc, #488]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 8007378:	6813      	ldr	r3, [r2, #0]
 800737a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800737e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007380:	f7fe fe6c 	bl	800605c <HAL_GetTick>
 8007384:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007386:	4b76      	ldr	r3, [pc, #472]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800738e:	d0cc      	beq.n	800732a <HAL_RCC_OscConfig+0x29e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007390:	f7fe fe64 	bl	800605c <HAL_GetTick>
 8007394:	1b80      	subs	r0, r0, r6
 8007396:	2802      	cmp	r0, #2
 8007398:	d9f5      	bls.n	8007386 <HAL_RCC_OscConfig+0x2fa>
            return HAL_TIMEOUT;
 800739a:	2003      	movs	r0, #3
 800739c:	e180      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
      __HAL_RCC_LSI_DISABLE();
 800739e:	4a70      	ldr	r2, [pc, #448]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 80073a0:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80073a4:	f023 0301 	bic.w	r3, r3, #1
 80073a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80073ac:	f7fe fe56 	bl	800605c <HAL_GetTick>
 80073b0:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80073b2:	4b6b      	ldr	r3, [pc, #428]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 80073b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073b8:	f013 0f02 	tst.w	r3, #2
 80073bc:	d006      	beq.n	80073cc <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073be:	f7fe fe4d 	bl	800605c <HAL_GetTick>
 80073c2:	1b80      	subs	r0, r0, r6
 80073c4:	2802      	cmp	r0, #2
 80073c6:	d9f4      	bls.n	80073b2 <HAL_RCC_OscConfig+0x326>
          return HAL_TIMEOUT;
 80073c8:	2003      	movs	r0, #3
 80073ca:	e169      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073cc:	6823      	ldr	r3, [r4, #0]
 80073ce:	f013 0f04 	tst.w	r3, #4
 80073d2:	d07a      	beq.n	80074ca <HAL_RCC_OscConfig+0x43e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80073d4:	4b62      	ldr	r3, [pc, #392]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 80073d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073d8:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80073dc:	d136      	bne.n	800744c <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 80073de:	4b60      	ldr	r3, [pc, #384]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 80073e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80073e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80073e6:	659a      	str	r2, [r3, #88]	; 0x58
 80073e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073ee:	9301      	str	r3, [sp, #4]
 80073f0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80073f2:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80073f4:	4b5b      	ldr	r3, [pc, #364]	; (8007564 <HAL_RCC_OscConfig+0x4d8>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80073fc:	d028      	beq.n	8007450 <HAL_RCC_OscConfig+0x3c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073fe:	68a3      	ldr	r3, [r4, #8]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d039      	beq.n	8007478 <HAL_RCC_OscConfig+0x3ec>
 8007404:	2b05      	cmp	r3, #5
 8007406:	d03f      	beq.n	8007488 <HAL_RCC_OscConfig+0x3fc>
 8007408:	4b55      	ldr	r3, [pc, #340]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 800740a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800740e:	f022 0201 	bic.w	r2, r2, #1
 8007412:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8007416:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800741a:	f022 0204 	bic.w	r2, r2, #4
 800741e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007422:	68a3      	ldr	r3, [r4, #8]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d03d      	beq.n	80074a4 <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 8007428:	f7fe fe18 	bl	800605c <HAL_GetTick>
 800742c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800742e:	4b4c      	ldr	r3, [pc, #304]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 8007430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007434:	f013 0f02 	tst.w	r3, #2
 8007438:	d146      	bne.n	80074c8 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800743a:	f7fe fe0f 	bl	800605c <HAL_GetTick>
 800743e:	1bc0      	subs	r0, r0, r7
 8007440:	f241 3388 	movw	r3, #5000	; 0x1388
 8007444:	4298      	cmp	r0, r3
 8007446:	d9f2      	bls.n	800742e <HAL_RCC_OscConfig+0x3a2>
          return HAL_TIMEOUT;
 8007448:	2003      	movs	r0, #3
 800744a:	e129      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
    FlagStatus       pwrclkchanged = RESET;
 800744c:	2600      	movs	r6, #0
 800744e:	e7d1      	b.n	80073f4 <HAL_RCC_OscConfig+0x368>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007450:	4a44      	ldr	r2, [pc, #272]	; (8007564 <HAL_RCC_OscConfig+0x4d8>)
 8007452:	6813      	ldr	r3, [r2, #0]
 8007454:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007458:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800745a:	f7fe fdff 	bl	800605c <HAL_GetTick>
 800745e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007460:	4b40      	ldr	r3, [pc, #256]	; (8007564 <HAL_RCC_OscConfig+0x4d8>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007468:	d1c9      	bne.n	80073fe <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800746a:	f7fe fdf7 	bl	800605c <HAL_GetTick>
 800746e:	1bc0      	subs	r0, r0, r7
 8007470:	2802      	cmp	r0, #2
 8007472:	d9f5      	bls.n	8007460 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 8007474:	2003      	movs	r0, #3
 8007476:	e113      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007478:	4a39      	ldr	r2, [pc, #228]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 800747a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800747e:	f043 0301 	orr.w	r3, r3, #1
 8007482:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007486:	e7cc      	b.n	8007422 <HAL_RCC_OscConfig+0x396>
 8007488:	4b35      	ldr	r3, [pc, #212]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 800748a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800748e:	f042 0204 	orr.w	r2, r2, #4
 8007492:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8007496:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800749a:	f042 0201 	orr.w	r2, r2, #1
 800749e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80074a2:	e7be      	b.n	8007422 <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 80074a4:	f7fe fdda 	bl	800605c <HAL_GetTick>
 80074a8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80074aa:	4b2d      	ldr	r3, [pc, #180]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 80074ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074b0:	f013 0f02 	tst.w	r3, #2
 80074b4:	d008      	beq.n	80074c8 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074b6:	f7fe fdd1 	bl	800605c <HAL_GetTick>
 80074ba:	1bc0      	subs	r0, r0, r7
 80074bc:	f241 3388 	movw	r3, #5000	; 0x1388
 80074c0:	4298      	cmp	r0, r3
 80074c2:	d9f2      	bls.n	80074aa <HAL_RCC_OscConfig+0x41e>
          return HAL_TIMEOUT;
 80074c4:	2003      	movs	r0, #3
 80074c6:	e0eb      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
    if(pwrclkchanged == SET)
 80074c8:	bb6e      	cbnz	r6, 8007526 <HAL_RCC_OscConfig+0x49a>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80074ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	f000 80e6 	beq.w	800769e <HAL_RCC_OscConfig+0x612>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d02d      	beq.n	8007532 <HAL_RCC_OscConfig+0x4a6>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80074d6:	2d0c      	cmp	r5, #12
 80074d8:	f000 80e8 	beq.w	80076ac <HAL_RCC_OscConfig+0x620>
        __HAL_RCC_PLL_DISABLE();
 80074dc:	4b20      	ldr	r3, [pc, #128]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80074e4:	601a      	str	r2, [r3, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
 80074ec:	d104      	bne.n	80074f8 <HAL_RCC_OscConfig+0x46c>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80074ee:	4a1c      	ldr	r2, [pc, #112]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 80074f0:	68d3      	ldr	r3, [r2, #12]
 80074f2:	f023 0303 	bic.w	r3, r3, #3
 80074f6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80074f8:	4a19      	ldr	r2, [pc, #100]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 80074fa:	68d3      	ldr	r3, [r2, #12]
 80074fc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007504:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8007506:	f7fe fda9 	bl	800605c <HAL_GetTick>
 800750a:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800750c:	4b14      	ldr	r3, [pc, #80]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007514:	f000 80b7 	beq.w	8007686 <HAL_RCC_OscConfig+0x5fa>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007518:	f7fe fda0 	bl	800605c <HAL_GetTick>
 800751c:	1b00      	subs	r0, r0, r4
 800751e:	2802      	cmp	r0, #2
 8007520:	d9f4      	bls.n	800750c <HAL_RCC_OscConfig+0x480>
            return HAL_TIMEOUT;
 8007522:	2003      	movs	r0, #3
 8007524:	e0bc      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007526:	4a0e      	ldr	r2, [pc, #56]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 8007528:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800752a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800752e:	6593      	str	r3, [r2, #88]	; 0x58
 8007530:	e7cb      	b.n	80074ca <HAL_RCC_OscConfig+0x43e>
      pll_config = RCC->PLLCFGR;
 8007532:	4b0b      	ldr	r3, [pc, #44]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 8007534:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007536:	f003 0103 	and.w	r1, r3, #3
 800753a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800753c:	4291      	cmp	r1, r2
 800753e:	d013      	beq.n	8007568 <HAL_RCC_OscConfig+0x4dc>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007540:	2d0c      	cmp	r5, #12
 8007542:	f000 80af 	beq.w	80076a4 <HAL_RCC_OscConfig+0x618>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007546:	4b06      	ldr	r3, [pc, #24]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 800754e:	f040 80ab 	bne.w	80076a8 <HAL_RCC_OscConfig+0x61c>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007552:	4b03      	ldr	r3, [pc, #12]	; (8007560 <HAL_RCC_OscConfig+0x4d4>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800755a:	d031      	beq.n	80075c0 <HAL_RCC_OscConfig+0x534>
            return HAL_ERROR;
 800755c:	2001      	movs	r0, #1
 800755e:	e09f      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
 8007560:	40021000 	.word	0x40021000
 8007564:	40007000 	.word	0x40007000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007568:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800756c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800756e:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007570:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8007574:	d1e4      	bne.n	8007540 <HAL_RCC_OscConfig+0x4b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007576:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800757a:	6b61      	ldr	r1, [r4, #52]	; 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800757c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8007580:	d1de      	bne.n	8007540 <HAL_RCC_OscConfig+0x4b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007582:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 8007586:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007588:	3a07      	subs	r2, #7
 800758a:	bf18      	it	ne
 800758c:	2201      	movne	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800758e:	4291      	cmp	r1, r2
 8007590:	d1d6      	bne.n	8007540 <HAL_RCC_OscConfig+0x4b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007592:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8007596:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007598:	0852      	lsrs	r2, r2, #1
 800759a:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800759c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80075a0:	d1ce      	bne.n	8007540 <HAL_RCC_OscConfig+0x4b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80075a2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80075a6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80075a8:	0852      	lsrs	r2, r2, #1
 80075aa:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075ac:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80075b0:	d1c6      	bne.n	8007540 <HAL_RCC_OscConfig+0x4b4>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075b2:	4b3f      	ldr	r3, [pc, #252]	; (80076b0 <HAL_RCC_OscConfig+0x624>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80075ba:	d04a      	beq.n	8007652 <HAL_RCC_OscConfig+0x5c6>
  return HAL_OK;
 80075bc:	2000      	movs	r0, #0
 80075be:	e06f      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
            __HAL_RCC_PLL_DISABLE();
 80075c0:	4a3b      	ldr	r2, [pc, #236]	; (80076b0 <HAL_RCC_OscConfig+0x624>)
 80075c2:	6813      	ldr	r3, [r2, #0]
 80075c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075c8:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 80075ca:	f7fe fd47 	bl	800605c <HAL_GetTick>
 80075ce:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075d0:	4b37      	ldr	r3, [pc, #220]	; (80076b0 <HAL_RCC_OscConfig+0x624>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80075d8:	d006      	beq.n	80075e8 <HAL_RCC_OscConfig+0x55c>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075da:	f7fe fd3f 	bl	800605c <HAL_GetTick>
 80075de:	1b40      	subs	r0, r0, r5
 80075e0:	2802      	cmp	r0, #2
 80075e2:	d9f5      	bls.n	80075d0 <HAL_RCC_OscConfig+0x544>
                return HAL_TIMEOUT;
 80075e4:	2003      	movs	r0, #3
 80075e6:	e05b      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80075e8:	4a31      	ldr	r2, [pc, #196]	; (80076b0 <HAL_RCC_OscConfig+0x624>)
 80075ea:	68d3      	ldr	r3, [r2, #12]
 80075ec:	4931      	ldr	r1, [pc, #196]	; (80076b4 <HAL_RCC_OscConfig+0x628>)
 80075ee:	4019      	ands	r1, r3
 80075f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80075f2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80075f4:	3801      	subs	r0, #1
 80075f6:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80075fa:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80075fc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8007600:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007602:	0840      	lsrs	r0, r0, #1
 8007604:	3801      	subs	r0, #1
 8007606:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 800760a:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800760c:	0840      	lsrs	r0, r0, #1
 800760e:	3801      	subs	r0, #1
 8007610:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8007614:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007616:	0900      	lsrs	r0, r0, #4
 8007618:	ea43 4340 	orr.w	r3, r3, r0, lsl #17
 800761c:	4319      	orrs	r1, r3
 800761e:	60d1      	str	r1, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 8007620:	6813      	ldr	r3, [r2, #0]
 8007622:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007626:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007628:	68d3      	ldr	r3, [r2, #12]
 800762a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800762e:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 8007630:	f7fe fd14 	bl	800605c <HAL_GetTick>
 8007634:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007636:	4b1e      	ldr	r3, [pc, #120]	; (80076b0 <HAL_RCC_OscConfig+0x624>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800763e:	d106      	bne.n	800764e <HAL_RCC_OscConfig+0x5c2>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007640:	f7fe fd0c 	bl	800605c <HAL_GetTick>
 8007644:	1b00      	subs	r0, r0, r4
 8007646:	2802      	cmp	r0, #2
 8007648:	d9f5      	bls.n	8007636 <HAL_RCC_OscConfig+0x5aa>
                return HAL_TIMEOUT;
 800764a:	2003      	movs	r0, #3
 800764c:	e028      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
  return HAL_OK;
 800764e:	2000      	movs	r0, #0
 8007650:	e026      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
          __HAL_RCC_PLL_ENABLE();
 8007652:	4b17      	ldr	r3, [pc, #92]	; (80076b0 <HAL_RCC_OscConfig+0x624>)
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800765a:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800765c:	68da      	ldr	r2, [r3, #12]
 800765e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007662:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 8007664:	f7fe fcfa 	bl	800605c <HAL_GetTick>
 8007668:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800766a:	4b11      	ldr	r3, [pc, #68]	; (80076b0 <HAL_RCC_OscConfig+0x624>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007672:	d106      	bne.n	8007682 <HAL_RCC_OscConfig+0x5f6>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007674:	f7fe fcf2 	bl	800605c <HAL_GetTick>
 8007678:	1b03      	subs	r3, r0, r4
 800767a:	2b02      	cmp	r3, #2
 800767c:	d9f5      	bls.n	800766a <HAL_RCC_OscConfig+0x5de>
              return HAL_TIMEOUT;
 800767e:	2003      	movs	r0, #3
 8007680:	e00e      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
  return HAL_OK;
 8007682:	2000      	movs	r0, #0
 8007684:	e00c      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
 8007686:	2000      	movs	r0, #0
 8007688:	e00a      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
    return HAL_ERROR;
 800768a:	2001      	movs	r0, #1
}
 800768c:	4770      	bx	lr
        return HAL_ERROR;
 800768e:	2001      	movs	r0, #1
 8007690:	e006      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
            return HAL_ERROR;
 8007692:	2001      	movs	r0, #1
 8007694:	e004      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
        return HAL_ERROR;
 8007696:	2001      	movs	r0, #1
 8007698:	e002      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
        return HAL_ERROR;
 800769a:	2001      	movs	r0, #1
 800769c:	e000      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
  return HAL_OK;
 800769e:	2000      	movs	r0, #0
}
 80076a0:	b003      	add	sp, #12
 80076a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 80076a4:	2001      	movs	r0, #1
 80076a6:	e7fb      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
            return HAL_ERROR;
 80076a8:	2001      	movs	r0, #1
 80076aa:	e7f9      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
        return HAL_ERROR;
 80076ac:	2001      	movs	r0, #1
 80076ae:	e7f7      	b.n	80076a0 <HAL_RCC_OscConfig+0x614>
 80076b0:	40021000 	.word	0x40021000
 80076b4:	f99d808c 	.word	0xf99d808c

080076b8 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80076b8:	2800      	cmp	r0, #0
 80076ba:	f000 8098 	beq.w	80077ee <HAL_RCC_ClockConfig+0x136>
{
 80076be:	b570      	push	{r4, r5, r6, lr}
 80076c0:	460c      	mov	r4, r1
 80076c2:	4605      	mov	r5, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80076c4:	4b4e      	ldr	r3, [pc, #312]	; (8007800 <HAL_RCC_ClockConfig+0x148>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f003 0307 	and.w	r3, r3, #7
 80076cc:	428b      	cmp	r3, r1
 80076ce:	d20b      	bcs.n	80076e8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076d0:	4a4b      	ldr	r2, [pc, #300]	; (8007800 <HAL_RCC_ClockConfig+0x148>)
 80076d2:	6813      	ldr	r3, [r2, #0]
 80076d4:	f023 0307 	bic.w	r3, r3, #7
 80076d8:	430b      	orrs	r3, r1
 80076da:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076dc:	6813      	ldr	r3, [r2, #0]
 80076de:	f003 0307 	and.w	r3, r3, #7
 80076e2:	428b      	cmp	r3, r1
 80076e4:	f040 8085 	bne.w	80077f2 <HAL_RCC_ClockConfig+0x13a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076e8:	682b      	ldr	r3, [r5, #0]
 80076ea:	f013 0f01 	tst.w	r3, #1
 80076ee:	d039      	beq.n	8007764 <HAL_RCC_ClockConfig+0xac>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80076f0:	686b      	ldr	r3, [r5, #4]
 80076f2:	2b03      	cmp	r3, #3
 80076f4:	d009      	beq.n	800770a <HAL_RCC_ClockConfig+0x52>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80076f6:	2b02      	cmp	r3, #2
 80076f8:	d026      	beq.n	8007748 <HAL_RCC_ClockConfig+0x90>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80076fa:	bb63      	cbnz	r3, 8007756 <HAL_RCC_ClockConfig+0x9e>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80076fc:	4a41      	ldr	r2, [pc, #260]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 80076fe:	6812      	ldr	r2, [r2, #0]
 8007700:	f012 0f02 	tst.w	r2, #2
 8007704:	d106      	bne.n	8007714 <HAL_RCC_ClockConfig+0x5c>
          return HAL_ERROR;
 8007706:	2001      	movs	r0, #1
 8007708:	e070      	b.n	80077ec <HAL_RCC_ClockConfig+0x134>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800770a:	4a3e      	ldr	r2, [pc, #248]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 800770c:	6812      	ldr	r2, [r2, #0]
 800770e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8007712:	d070      	beq.n	80077f6 <HAL_RCC_ClockConfig+0x13e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007714:	493b      	ldr	r1, [pc, #236]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 8007716:	688a      	ldr	r2, [r1, #8]
 8007718:	f022 0203 	bic.w	r2, r2, #3
 800771c:	4313      	orrs	r3, r2
 800771e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8007720:	f7fe fc9c 	bl	800605c <HAL_GetTick>
 8007724:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007726:	4b37      	ldr	r3, [pc, #220]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	f003 030c 	and.w	r3, r3, #12
 800772e:	686a      	ldr	r2, [r5, #4]
 8007730:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007734:	d016      	beq.n	8007764 <HAL_RCC_ClockConfig+0xac>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007736:	f7fe fc91 	bl	800605c <HAL_GetTick>
 800773a:	1b80      	subs	r0, r0, r6
 800773c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007740:	4298      	cmp	r0, r3
 8007742:	d9f0      	bls.n	8007726 <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8007744:	2003      	movs	r0, #3
 8007746:	e051      	b.n	80077ec <HAL_RCC_ClockConfig+0x134>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007748:	4a2e      	ldr	r2, [pc, #184]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 800774a:	6812      	ldr	r2, [r2, #0]
 800774c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8007750:	d1e0      	bne.n	8007714 <HAL_RCC_ClockConfig+0x5c>
          return HAL_ERROR;
 8007752:	2001      	movs	r0, #1
 8007754:	e04a      	b.n	80077ec <HAL_RCC_ClockConfig+0x134>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007756:	4a2b      	ldr	r2, [pc, #172]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 8007758:	6812      	ldr	r2, [r2, #0]
 800775a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800775e:	d1d9      	bne.n	8007714 <HAL_RCC_ClockConfig+0x5c>
          return HAL_ERROR;
 8007760:	2001      	movs	r0, #1
 8007762:	e043      	b.n	80077ec <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007764:	682b      	ldr	r3, [r5, #0]
 8007766:	f013 0f02 	tst.w	r3, #2
 800776a:	d006      	beq.n	800777a <HAL_RCC_ClockConfig+0xc2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800776c:	4a25      	ldr	r2, [pc, #148]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 800776e:	6893      	ldr	r3, [r2, #8]
 8007770:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007774:	68a9      	ldr	r1, [r5, #8]
 8007776:	430b      	orrs	r3, r1
 8007778:	6093      	str	r3, [r2, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800777a:	4b21      	ldr	r3, [pc, #132]	; (8007800 <HAL_RCC_ClockConfig+0x148>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 0307 	and.w	r3, r3, #7
 8007782:	42a3      	cmp	r3, r4
 8007784:	d90a      	bls.n	800779c <HAL_RCC_ClockConfig+0xe4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007786:	4a1e      	ldr	r2, [pc, #120]	; (8007800 <HAL_RCC_ClockConfig+0x148>)
 8007788:	6813      	ldr	r3, [r2, #0]
 800778a:	f023 0307 	bic.w	r3, r3, #7
 800778e:	4323      	orrs	r3, r4
 8007790:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007792:	6813      	ldr	r3, [r2, #0]
 8007794:	f003 0307 	and.w	r3, r3, #7
 8007798:	42a3      	cmp	r3, r4
 800779a:	d12e      	bne.n	80077fa <HAL_RCC_ClockConfig+0x142>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800779c:	682b      	ldr	r3, [r5, #0]
 800779e:	f013 0f04 	tst.w	r3, #4
 80077a2:	d006      	beq.n	80077b2 <HAL_RCC_ClockConfig+0xfa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80077a4:	4a17      	ldr	r2, [pc, #92]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 80077a6:	6893      	ldr	r3, [r2, #8]
 80077a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80077ac:	68e9      	ldr	r1, [r5, #12]
 80077ae:	430b      	orrs	r3, r1
 80077b0:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077b2:	682b      	ldr	r3, [r5, #0]
 80077b4:	f013 0f08 	tst.w	r3, #8
 80077b8:	d007      	beq.n	80077ca <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80077ba:	4a12      	ldr	r2, [pc, #72]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 80077bc:	6893      	ldr	r3, [r2, #8]
 80077be:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80077c2:	6929      	ldr	r1, [r5, #16]
 80077c4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80077c8:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80077ca:	f7ff fc05 	bl	8006fd8 <HAL_RCC_GetSysClockFreq>
 80077ce:	4b0d      	ldr	r3, [pc, #52]	; (8007804 <HAL_RCC_ClockConfig+0x14c>)
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80077d6:	4a0c      	ldr	r2, [pc, #48]	; (8007808 <HAL_RCC_ClockConfig+0x150>)
 80077d8:	5cd3      	ldrb	r3, [r2, r3]
 80077da:	f003 031f 	and.w	r3, r3, #31
 80077de:	40d8      	lsrs	r0, r3
 80077e0:	4b0a      	ldr	r3, [pc, #40]	; (800780c <HAL_RCC_ClockConfig+0x154>)
 80077e2:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80077e4:	4b0a      	ldr	r3, [pc, #40]	; (8007810 <HAL_RCC_ClockConfig+0x158>)
 80077e6:	6818      	ldr	r0, [r3, #0]
 80077e8:	f7fe fbf6 	bl	8005fd8 <HAL_InitTick>
}
 80077ec:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80077ee:	2001      	movs	r0, #1
}
 80077f0:	4770      	bx	lr
      return HAL_ERROR;
 80077f2:	2001      	movs	r0, #1
 80077f4:	e7fa      	b.n	80077ec <HAL_RCC_ClockConfig+0x134>
        return HAL_ERROR;
 80077f6:	2001      	movs	r0, #1
 80077f8:	e7f8      	b.n	80077ec <HAL_RCC_ClockConfig+0x134>
      return HAL_ERROR;
 80077fa:	2001      	movs	r0, #1
 80077fc:	e7f6      	b.n	80077ec <HAL_RCC_ClockConfig+0x134>
 80077fe:	bf00      	nop
 8007800:	40022000 	.word	0x40022000
 8007804:	40021000 	.word	0x40021000
 8007808:	0800bf48 	.word	0x0800bf48
 800780c:	2000007c 	.word	0x2000007c
 8007810:	20000084 	.word	0x20000084

08007814 <HAL_RCC_GetHCLKFreq>:
}
 8007814:	4b01      	ldr	r3, [pc, #4]	; (800781c <HAL_RCC_GetHCLKFreq+0x8>)
 8007816:	6818      	ldr	r0, [r3, #0]
 8007818:	4770      	bx	lr
 800781a:	bf00      	nop
 800781c:	2000007c 	.word	0x2000007c

08007820 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007822:	4604      	mov	r4, r0
 8007824:	460f      	mov	r7, r1
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007826:	4b59      	ldr	r3, [pc, #356]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	f013 0f03 	tst.w	r3, #3
 800782e:	d018      	beq.n	8007862 <RCCEx_PLLSAI1_Config+0x42>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007830:	4b56      	ldr	r3, [pc, #344]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	f003 0303 	and.w	r3, r3, #3
 8007838:	6802      	ldr	r2, [r0, #0]
 800783a:	4293      	cmp	r3, r2
 800783c:	d002      	beq.n	8007844 <RCCEx_PLLSAI1_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800783e:	2501      	movs	r5, #1
      }
    }
  }

  return status;
}
 8007840:	4628      	mov	r0, r5
 8007842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8007844:	2a00      	cmp	r2, #0
 8007846:	f000 809e 	beq.w	8007986 <RCCEx_PLLSAI1_Config+0x166>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800784a:	4b50      	ldr	r3, [pc, #320]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8007852:	3301      	adds	r3, #1
 8007854:	6842      	ldr	r2, [r0, #4]
       ||
 8007856:	4293      	cmp	r3, r2
 8007858:	d001      	beq.n	800785e <RCCEx_PLLSAI1_Config+0x3e>
      status = HAL_ERROR;
 800785a:	2501      	movs	r5, #1
 800785c:	e7f0      	b.n	8007840 <RCCEx_PLLSAI1_Config+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 800785e:	2500      	movs	r5, #0
 8007860:	e009      	b.n	8007876 <RCCEx_PLLSAI1_Config+0x56>
    switch(PllSai1->PLLSAI1Source)
 8007862:	6803      	ldr	r3, [r0, #0]
 8007864:	2b02      	cmp	r3, #2
 8007866:	d057      	beq.n	8007918 <RCCEx_PLLSAI1_Config+0xf8>
 8007868:	2b03      	cmp	r3, #3
 800786a:	d05c      	beq.n	8007926 <RCCEx_PLLSAI1_Config+0x106>
 800786c:	2b01      	cmp	r3, #1
 800786e:	d042      	beq.n	80078f6 <RCCEx_PLLSAI1_Config+0xd6>
 8007870:	2501      	movs	r5, #1
  if(status == HAL_OK)
 8007872:	2d00      	cmp	r5, #0
 8007874:	d1e4      	bne.n	8007840 <RCCEx_PLLSAI1_Config+0x20>
    __HAL_RCC_PLLSAI1_DISABLE();
 8007876:	4a45      	ldr	r2, [pc, #276]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 8007878:	6813      	ldr	r3, [r2, #0]
 800787a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800787e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007880:	f7fe fbec 	bl	800605c <HAL_GetTick>
 8007884:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007886:	4b41      	ldr	r3, [pc, #260]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800788e:	d005      	beq.n	800789c <RCCEx_PLLSAI1_Config+0x7c>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007890:	f7fe fbe4 	bl	800605c <HAL_GetTick>
 8007894:	1b83      	subs	r3, r0, r6
 8007896:	2b02      	cmp	r3, #2
 8007898:	d9f5      	bls.n	8007886 <RCCEx_PLLSAI1_Config+0x66>
        status = HAL_TIMEOUT;
 800789a:	2503      	movs	r5, #3
    if(status == HAL_OK)
 800789c:	2d00      	cmp	r5, #0
 800789e:	d1cf      	bne.n	8007840 <RCCEx_PLLSAI1_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 80078a0:	2f00      	cmp	r7, #0
 80078a2:	d14e      	bne.n	8007942 <RCCEx_PLLSAI1_Config+0x122>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80078a4:	4939      	ldr	r1, [pc, #228]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 80078a6:	690b      	ldr	r3, [r1, #16]
 80078a8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80078ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078b0:	68a0      	ldr	r0, [r4, #8]
 80078b2:	68e2      	ldr	r2, [r4, #12]
 80078b4:	0912      	lsrs	r2, r2, #4
 80078b6:	0452      	lsls	r2, r2, #17
 80078b8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80078bc:	4313      	orrs	r3, r2
 80078be:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 80078c0:	4a32      	ldr	r2, [pc, #200]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 80078c2:	6813      	ldr	r3, [r2, #0]
 80078c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80078c8:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80078ca:	f7fe fbc7 	bl	800605c <HAL_GetTick>
 80078ce:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80078d0:	4b2e      	ldr	r3, [pc, #184]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80078d8:	d105      	bne.n	80078e6 <RCCEx_PLLSAI1_Config+0xc6>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80078da:	f7fe fbbf 	bl	800605c <HAL_GetTick>
 80078de:	1b83      	subs	r3, r0, r6
 80078e0:	2b02      	cmp	r3, #2
 80078e2:	d9f5      	bls.n	80078d0 <RCCEx_PLLSAI1_Config+0xb0>
          status = HAL_TIMEOUT;
 80078e4:	2503      	movs	r5, #3
      if(status == HAL_OK)
 80078e6:	2d00      	cmp	r5, #0
 80078e8:	d1aa      	bne.n	8007840 <RCCEx_PLLSAI1_Config+0x20>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80078ea:	4a28      	ldr	r2, [pc, #160]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 80078ec:	6913      	ldr	r3, [r2, #16]
 80078ee:	69a1      	ldr	r1, [r4, #24]
 80078f0:	430b      	orrs	r3, r1
 80078f2:	6113      	str	r3, [r2, #16]
 80078f4:	e7a4      	b.n	8007840 <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80078f6:	4a25      	ldr	r2, [pc, #148]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 80078f8:	6812      	ldr	r2, [r2, #0]
 80078fa:	f012 0f02 	tst.w	r2, #2
 80078fe:	d01e      	beq.n	800793e <RCCEx_PLLSAI1_Config+0x11e>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007900:	4822      	ldr	r0, [pc, #136]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 8007902:	68c2      	ldr	r2, [r0, #12]
 8007904:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8007908:	6861      	ldr	r1, [r4, #4]
 800790a:	3901      	subs	r1, #1
 800790c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8007910:	4313      	orrs	r3, r2
 8007912:	60c3      	str	r3, [r0, #12]
 8007914:	2500      	movs	r5, #0
 8007916:	e7ac      	b.n	8007872 <RCCEx_PLLSAI1_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007918:	4a1c      	ldr	r2, [pc, #112]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 800791a:	6812      	ldr	r2, [r2, #0]
 800791c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8007920:	d1ee      	bne.n	8007900 <RCCEx_PLLSAI1_Config+0xe0>
        status = HAL_ERROR;
 8007922:	2501      	movs	r5, #1
 8007924:	e7a5      	b.n	8007872 <RCCEx_PLLSAI1_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007926:	4a19      	ldr	r2, [pc, #100]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 8007928:	6812      	ldr	r2, [r2, #0]
 800792a:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800792e:	d1e7      	bne.n	8007900 <RCCEx_PLLSAI1_Config+0xe0>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007930:	4a16      	ldr	r2, [pc, #88]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 8007932:	6812      	ldr	r2, [r2, #0]
 8007934:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8007938:	d1e2      	bne.n	8007900 <RCCEx_PLLSAI1_Config+0xe0>
          status = HAL_ERROR;
 800793a:	2501      	movs	r5, #1
 800793c:	e799      	b.n	8007872 <RCCEx_PLLSAI1_Config+0x52>
        status = HAL_ERROR;
 800793e:	2501      	movs	r5, #1
 8007940:	e797      	b.n	8007872 <RCCEx_PLLSAI1_Config+0x52>
      else if(Divider == DIVIDER_Q_UPDATE)
 8007942:	2f01      	cmp	r7, #1
 8007944:	d00f      	beq.n	8007966 <RCCEx_PLLSAI1_Config+0x146>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007946:	4811      	ldr	r0, [pc, #68]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 8007948:	6902      	ldr	r2, [r0, #16]
 800794a:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 800794e:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8007952:	68a1      	ldr	r1, [r4, #8]
 8007954:	6963      	ldr	r3, [r4, #20]
 8007956:	085b      	lsrs	r3, r3, #1
 8007958:	3b01      	subs	r3, #1
 800795a:	065b      	lsls	r3, r3, #25
 800795c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007960:	431a      	orrs	r2, r3
 8007962:	6102      	str	r2, [r0, #16]
 8007964:	e7ac      	b.n	80078c0 <RCCEx_PLLSAI1_Config+0xa0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007966:	4809      	ldr	r0, [pc, #36]	; (800798c <RCCEx_PLLSAI1_Config+0x16c>)
 8007968:	6902      	ldr	r2, [r0, #16]
 800796a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800796e:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8007972:	68a1      	ldr	r1, [r4, #8]
 8007974:	6923      	ldr	r3, [r4, #16]
 8007976:	085b      	lsrs	r3, r3, #1
 8007978:	3b01      	subs	r3, #1
 800797a:	055b      	lsls	r3, r3, #21
 800797c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007980:	431a      	orrs	r2, r3
 8007982:	6102      	str	r2, [r0, #16]
 8007984:	e79c      	b.n	80078c0 <RCCEx_PLLSAI1_Config+0xa0>
      status = HAL_ERROR;
 8007986:	2501      	movs	r5, #1
 8007988:	e75a      	b.n	8007840 <RCCEx_PLLSAI1_Config+0x20>
 800798a:	bf00      	nop
 800798c:	40021000 	.word	0x40021000

08007990 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007992:	4604      	mov	r4, r0
 8007994:	460f      	mov	r7, r1
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007996:	4b50      	ldr	r3, [pc, #320]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	f013 0f03 	tst.w	r3, #3
 800799e:	d018      	beq.n	80079d2 <RCCEx_PLLSAI2_Config+0x42>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80079a0:	4b4d      	ldr	r3, [pc, #308]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	f003 0303 	and.w	r3, r3, #3
 80079a8:	6802      	ldr	r2, [r0, #0]
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d002      	beq.n	80079b4 <RCCEx_PLLSAI2_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80079ae:	2501      	movs	r5, #1
      }
    }
  }

  return status;
}
 80079b0:	4628      	mov	r0, r5
 80079b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 80079b4:	2a00      	cmp	r2, #0
 80079b6:	f000 808c 	beq.w	8007ad2 <RCCEx_PLLSAI2_Config+0x142>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80079ba:	4b47      	ldr	r3, [pc, #284]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 80079bc:	68db      	ldr	r3, [r3, #12]
 80079be:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80079c2:	3301      	adds	r3, #1
 80079c4:	6842      	ldr	r2, [r0, #4]
       ||
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d001      	beq.n	80079ce <RCCEx_PLLSAI2_Config+0x3e>
      status = HAL_ERROR;
 80079ca:	2501      	movs	r5, #1
 80079cc:	e7f0      	b.n	80079b0 <RCCEx_PLLSAI2_Config+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 80079ce:	2500      	movs	r5, #0
 80079d0:	e009      	b.n	80079e6 <RCCEx_PLLSAI2_Config+0x56>
    switch(PllSai2->PLLSAI2Source)
 80079d2:	6803      	ldr	r3, [r0, #0]
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d057      	beq.n	8007a88 <RCCEx_PLLSAI2_Config+0xf8>
 80079d8:	2b03      	cmp	r3, #3
 80079da:	d05c      	beq.n	8007a96 <RCCEx_PLLSAI2_Config+0x106>
 80079dc:	2b01      	cmp	r3, #1
 80079de:	d042      	beq.n	8007a66 <RCCEx_PLLSAI2_Config+0xd6>
 80079e0:	2501      	movs	r5, #1
  if(status == HAL_OK)
 80079e2:	2d00      	cmp	r5, #0
 80079e4:	d1e4      	bne.n	80079b0 <RCCEx_PLLSAI2_Config+0x20>
    __HAL_RCC_PLLSAI2_DISABLE();
 80079e6:	4a3c      	ldr	r2, [pc, #240]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 80079e8:	6813      	ldr	r3, [r2, #0]
 80079ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079ee:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80079f0:	f7fe fb34 	bl	800605c <HAL_GetTick>
 80079f4:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80079f6:	4b38      	ldr	r3, [pc, #224]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80079fe:	d005      	beq.n	8007a0c <RCCEx_PLLSAI2_Config+0x7c>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007a00:	f7fe fb2c 	bl	800605c <HAL_GetTick>
 8007a04:	1b83      	subs	r3, r0, r6
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d9f5      	bls.n	80079f6 <RCCEx_PLLSAI2_Config+0x66>
        status = HAL_TIMEOUT;
 8007a0a:	2503      	movs	r5, #3
    if(status == HAL_OK)
 8007a0c:	2d00      	cmp	r5, #0
 8007a0e:	d1cf      	bne.n	80079b0 <RCCEx_PLLSAI2_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 8007a10:	2f00      	cmp	r7, #0
 8007a12:	d14e      	bne.n	8007ab2 <RCCEx_PLLSAI2_Config+0x122>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a14:	4930      	ldr	r1, [pc, #192]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007a16:	694b      	ldr	r3, [r1, #20]
 8007a18:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a20:	68a0      	ldr	r0, [r4, #8]
 8007a22:	68e2      	ldr	r2, [r4, #12]
 8007a24:	0912      	lsrs	r2, r2, #4
 8007a26:	0452      	lsls	r2, r2, #17
 8007a28:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	614b      	str	r3, [r1, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8007a30:	4a29      	ldr	r2, [pc, #164]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007a32:	6813      	ldr	r3, [r2, #0]
 8007a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a38:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8007a3a:	f7fe fb0f 	bl	800605c <HAL_GetTick>
 8007a3e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007a40:	4b25      	ldr	r3, [pc, #148]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8007a48:	d105      	bne.n	8007a56 <RCCEx_PLLSAI2_Config+0xc6>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007a4a:	f7fe fb07 	bl	800605c <HAL_GetTick>
 8007a4e:	1b83      	subs	r3, r0, r6
 8007a50:	2b02      	cmp	r3, #2
 8007a52:	d9f5      	bls.n	8007a40 <RCCEx_PLLSAI2_Config+0xb0>
          status = HAL_TIMEOUT;
 8007a54:	2503      	movs	r5, #3
      if(status == HAL_OK)
 8007a56:	2d00      	cmp	r5, #0
 8007a58:	d1aa      	bne.n	80079b0 <RCCEx_PLLSAI2_Config+0x20>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007a5a:	4a1f      	ldr	r2, [pc, #124]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007a5c:	6953      	ldr	r3, [r2, #20]
 8007a5e:	6961      	ldr	r1, [r4, #20]
 8007a60:	430b      	orrs	r3, r1
 8007a62:	6153      	str	r3, [r2, #20]
 8007a64:	e7a4      	b.n	80079b0 <RCCEx_PLLSAI2_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007a66:	4a1c      	ldr	r2, [pc, #112]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007a68:	6812      	ldr	r2, [r2, #0]
 8007a6a:	f012 0f02 	tst.w	r2, #2
 8007a6e:	d01e      	beq.n	8007aae <RCCEx_PLLSAI2_Config+0x11e>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007a70:	4819      	ldr	r0, [pc, #100]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007a72:	68c2      	ldr	r2, [r0, #12]
 8007a74:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8007a78:	6861      	ldr	r1, [r4, #4]
 8007a7a:	3901      	subs	r1, #1
 8007a7c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8007a80:	4313      	orrs	r3, r2
 8007a82:	60c3      	str	r3, [r0, #12]
 8007a84:	2500      	movs	r5, #0
 8007a86:	e7ac      	b.n	80079e2 <RCCEx_PLLSAI2_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007a88:	4a13      	ldr	r2, [pc, #76]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007a8a:	6812      	ldr	r2, [r2, #0]
 8007a8c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8007a90:	d1ee      	bne.n	8007a70 <RCCEx_PLLSAI2_Config+0xe0>
        status = HAL_ERROR;
 8007a92:	2501      	movs	r5, #1
 8007a94:	e7a5      	b.n	80079e2 <RCCEx_PLLSAI2_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007a96:	4a10      	ldr	r2, [pc, #64]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007a98:	6812      	ldr	r2, [r2, #0]
 8007a9a:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8007a9e:	d1e7      	bne.n	8007a70 <RCCEx_PLLSAI2_Config+0xe0>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007aa0:	4a0d      	ldr	r2, [pc, #52]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007aa2:	6812      	ldr	r2, [r2, #0]
 8007aa4:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8007aa8:	d1e2      	bne.n	8007a70 <RCCEx_PLLSAI2_Config+0xe0>
          status = HAL_ERROR;
 8007aaa:	2501      	movs	r5, #1
 8007aac:	e799      	b.n	80079e2 <RCCEx_PLLSAI2_Config+0x52>
        status = HAL_ERROR;
 8007aae:	2501      	movs	r5, #1
 8007ab0:	e797      	b.n	80079e2 <RCCEx_PLLSAI2_Config+0x52>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007ab2:	4809      	ldr	r0, [pc, #36]	; (8007ad8 <RCCEx_PLLSAI2_Config+0x148>)
 8007ab4:	6942      	ldr	r2, [r0, #20]
 8007ab6:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8007aba:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8007abe:	68a1      	ldr	r1, [r4, #8]
 8007ac0:	6923      	ldr	r3, [r4, #16]
 8007ac2:	085b      	lsrs	r3, r3, #1
 8007ac4:	3b01      	subs	r3, #1
 8007ac6:	065b      	lsls	r3, r3, #25
 8007ac8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007acc:	431a      	orrs	r2, r3
 8007ace:	6142      	str	r2, [r0, #20]
 8007ad0:	e7ae      	b.n	8007a30 <RCCEx_PLLSAI2_Config+0xa0>
      status = HAL_ERROR;
 8007ad2:	2501      	movs	r5, #1
 8007ad4:	e76c      	b.n	80079b0 <RCCEx_PLLSAI2_Config+0x20>
 8007ad6:	bf00      	nop
 8007ad8:	40021000 	.word	0x40021000

08007adc <HAL_RCCEx_PeriphCLKConfig>:
{
 8007adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae0:	b082      	sub	sp, #8
 8007ae2:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007ae4:	6803      	ldr	r3, [r0, #0]
 8007ae6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8007aea:	d033      	beq.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x78>
    switch(PeriphClkInit->Sai1ClockSelection)
 8007aec:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8007aee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007af2:	d01f      	beq.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8007af4:	d80c      	bhi.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8007af6:	b323      	cbz	r3, 8007b42 <HAL_RCCEx_PeriphCLKConfig+0x66>
 8007af8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007afc:	d105      	bne.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x2e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007afe:	2100      	movs	r1, #0
 8007b00:	3020      	adds	r0, #32
 8007b02:	f7ff ff45 	bl	8007990 <RCCEx_PLLSAI2_Config>
 8007b06:	4606      	mov	r6, r0
      break;
 8007b08:	e020      	b.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 8007b0a:	2701      	movs	r7, #1
 8007b0c:	463e      	mov	r6, r7
 8007b0e:	e023      	b.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007b10:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007b14:	d10b      	bne.n	8007b2e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007b16:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007b18:	4a60      	ldr	r2, [pc, #384]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007b1a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007b1e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8007b22:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8007b24:	430b      	orrs	r3, r1
 8007b26:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007b2a:	2700      	movs	r7, #0
 8007b2c:	e014      	b.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8007b2e:	2701      	movs	r7, #1
 8007b30:	463e      	mov	r6, r7
 8007b32:	e011      	b.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007b34:	4a59      	ldr	r2, [pc, #356]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007b36:	68d3      	ldr	r3, [r2, #12]
 8007b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b3c:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007b3e:	2600      	movs	r6, #0
 8007b40:	e7ea      	b.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007b42:	2100      	movs	r1, #0
 8007b44:	3004      	adds	r0, #4
 8007b46:	f7ff fe6b 	bl	8007820 <RCCEx_PLLSAI1_Config>
 8007b4a:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8007b4c:	2e00      	cmp	r6, #0
 8007b4e:	d0e3      	beq.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8007b50:	4637      	mov	r7, r6
 8007b52:	e001      	b.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007b54:	2700      	movs	r7, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007b56:	463e      	mov	r6, r7
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007b58:	6823      	ldr	r3, [r4, #0]
 8007b5a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8007b5e:	d030      	beq.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
    switch(PeriphClkInit->Sai2ClockSelection)
 8007b60:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8007b62:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b66:	d01f      	beq.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8007b68:	d80d      	bhi.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0xaa>
 8007b6a:	b31b      	cbz	r3, 8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8007b6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007b70:	d106      	bne.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007b72:	2100      	movs	r1, #0
 8007b74:	f104 0020 	add.w	r0, r4, #32
 8007b78:	f7ff ff0a 	bl	8007990 <RCCEx_PLLSAI2_Config>
 8007b7c:	4606      	mov	r6, r0
      break;
 8007b7e:	e005      	b.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xb0>
    switch(PeriphClkInit->Sai2ClockSelection)
 8007b80:	2701      	movs	r7, #1
 8007b82:	463e      	mov	r6, r7
 8007b84:	e01d      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
 8007b86:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007b8a:	d10a      	bne.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    if(ret == HAL_OK)
 8007b8c:	b9c6      	cbnz	r6, 8007bc0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007b8e:	4a43      	ldr	r2, [pc, #268]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007b90:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007b94:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8007b98:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8007b9a:	430b      	orrs	r3, r1
 8007b9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8007ba0:	e00f      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
    switch(PeriphClkInit->Sai2ClockSelection)
 8007ba2:	2701      	movs	r7, #1
 8007ba4:	463e      	mov	r6, r7
 8007ba6:	e00c      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007ba8:	4a3c      	ldr	r2, [pc, #240]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007baa:	68d3      	ldr	r3, [r2, #12]
 8007bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007bb0:	60d3      	str	r3, [r2, #12]
      break;
 8007bb2:	e7eb      	b.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xb0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007bb4:	2100      	movs	r1, #0
 8007bb6:	1d20      	adds	r0, r4, #4
 8007bb8:	f7ff fe32 	bl	8007820 <RCCEx_PLLSAI1_Config>
 8007bbc:	4606      	mov	r6, r0
      break;
 8007bbe:	e7e5      	b.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8007bc0:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007bc2:	6823      	ldr	r3, [r4, #0]
 8007bc4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8007bc8:	d071      	beq.n	8007cae <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007bca:	4b34      	ldr	r3, [pc, #208]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bce:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8007bd2:	d14e      	bne.n	8007c72 <HAL_RCCEx_PeriphCLKConfig+0x196>
      __HAL_RCC_PWR_CLK_ENABLE();
 8007bd4:	4b31      	ldr	r3, [pc, #196]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007bd6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007bd8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007bdc:	659a      	str	r2, [r3, #88]	; 0x58
 8007bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007be4:	9301      	str	r3, [sp, #4]
 8007be6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007be8:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007bec:	4a2c      	ldr	r2, [pc, #176]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8007bee:	6813      	ldr	r3, [r2, #0]
 8007bf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bf4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007bf6:	f7fe fa31 	bl	800605c <HAL_GetTick>
 8007bfa:	4605      	mov	r5, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007bfc:	4b28      	ldr	r3, [pc, #160]	; (8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007c04:	d105      	bne.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0x136>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c06:	f7fe fa29 	bl	800605c <HAL_GetTick>
 8007c0a:	1b40      	subs	r0, r0, r5
 8007c0c:	2802      	cmp	r0, #2
 8007c0e:	d9f5      	bls.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x120>
        ret = HAL_TIMEOUT;
 8007c10:	2603      	movs	r6, #3
    if(ret == HAL_OK)
 8007c12:	2e00      	cmp	r6, #0
 8007c14:	d146      	bne.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007c16:	4b21      	ldr	r3, [pc, #132]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007c1c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8007c20:	d016      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8007c22:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d012      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x174>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007c2a:	4a1c      	ldr	r2, [pc, #112]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007c2c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007c30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c34:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8007c38:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8007c3c:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007c40:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8007c44:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8007c48:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8007c4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007c50:	f013 0f01 	tst.w	r3, #1
 8007c54:	d110      	bne.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      if(ret == HAL_OK)
 8007c56:	2e00      	cmp	r6, #0
 8007c58:	f040 8127 	bne.w	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c5c:	4a0f      	ldr	r2, [pc, #60]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007c5e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007c62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c66:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8007c6a:	430b      	orrs	r3, r1
 8007c6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007c70:	e019      	b.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    FlagStatus       pwrclkchanged = RESET;
 8007c72:	f04f 0800 	mov.w	r8, #0
 8007c76:	e7b9      	b.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0x110>
        tickstart = HAL_GetTick();
 8007c78:	f7fe f9f0 	bl	800605c <HAL_GetTick>
 8007c7c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007c7e:	4b07      	ldr	r3, [pc, #28]	; (8007c9c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c84:	f013 0f02 	tst.w	r3, #2
 8007c88:	d1e5      	bne.n	8007c56 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c8a:	f7fe f9e7 	bl	800605c <HAL_GetTick>
 8007c8e:	1b40      	subs	r0, r0, r5
 8007c90:	f241 3388 	movw	r3, #5000	; 0x1388
 8007c94:	4298      	cmp	r0, r3
 8007c96:	d9f2      	bls.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
            ret = HAL_TIMEOUT;
 8007c98:	2603      	movs	r6, #3
 8007c9a:	e7dc      	b.n	8007c56 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8007c9c:	40021000 	.word	0x40021000
 8007ca0:	40007000 	.word	0x40007000
      status = ret;
 8007ca4:	4637      	mov	r7, r6
    if(pwrclkchanged == SET)
 8007ca6:	f1b8 0f00 	cmp.w	r8, #0
 8007caa:	f040 8100 	bne.w	8007eae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007cae:	6823      	ldr	r3, [r4, #0]
 8007cb0:	f013 0f01 	tst.w	r3, #1
 8007cb4:	d008      	beq.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007cb6:	4a9d      	ldr	r2, [pc, #628]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007cb8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007cbc:	f023 0303 	bic.w	r3, r3, #3
 8007cc0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007cc2:	430b      	orrs	r3, r1
 8007cc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007cc8:	6823      	ldr	r3, [r4, #0]
 8007cca:	f013 0f02 	tst.w	r3, #2
 8007cce:	d008      	beq.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x206>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007cd0:	4a96      	ldr	r2, [pc, #600]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007cd2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007cd6:	f023 030c 	bic.w	r3, r3, #12
 8007cda:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007cdc:	430b      	orrs	r3, r1
 8007cde:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ce2:	6823      	ldr	r3, [r4, #0]
 8007ce4:	f013 0f04 	tst.w	r3, #4
 8007ce8:	d008      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007cea:	4a90      	ldr	r2, [pc, #576]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007cec:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007cf0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8007cf4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007cf6:	430b      	orrs	r3, r1
 8007cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007cfc:	6823      	ldr	r3, [r4, #0]
 8007cfe:	f013 0f08 	tst.w	r3, #8
 8007d02:	d008      	beq.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007d04:	4a89      	ldr	r2, [pc, #548]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007d06:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007d0a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007d0e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007d10:	430b      	orrs	r3, r1
 8007d12:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007d16:	6823      	ldr	r3, [r4, #0]
 8007d18:	f013 0f10 	tst.w	r3, #16
 8007d1c:	d008      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x254>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007d1e:	4a83      	ldr	r2, [pc, #524]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007d20:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007d24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d28:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007d2a:	430b      	orrs	r3, r1
 8007d2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007d30:	6823      	ldr	r3, [r4, #0]
 8007d32:	f013 0f20 	tst.w	r3, #32
 8007d36:	d008      	beq.n	8007d4a <HAL_RCCEx_PeriphCLKConfig+0x26e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007d38:	4a7c      	ldr	r2, [pc, #496]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007d3a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007d3e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007d42:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007d44:	430b      	orrs	r3, r1
 8007d46:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007d50:	d008      	beq.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x288>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d52:	4a76      	ldr	r2, [pc, #472]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007d54:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007d58:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8007d5c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007d5e:	430b      	orrs	r3, r1
 8007d60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007d64:	6823      	ldr	r3, [r4, #0]
 8007d66:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8007d6a:	d008      	beq.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007d6c:	4a6f      	ldr	r2, [pc, #444]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007d6e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007d72:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007d76:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8007d78:	430b      	orrs	r3, r1
 8007d7a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007d84:	d008      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007d86:	4a69      	ldr	r2, [pc, #420]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007d88:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007d8c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007d90:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8007d92:	430b      	orrs	r3, r1
 8007d94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007d98:	6823      	ldr	r3, [r4, #0]
 8007d9a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007d9e:	d008      	beq.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007da0:	4a62      	ldr	r2, [pc, #392]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007da2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007da6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8007daa:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007dac:	430b      	orrs	r3, r1
 8007dae:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007db2:	6823      	ldr	r3, [r4, #0]
 8007db4:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007db8:	d008      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007dba:	4a5c      	ldr	r2, [pc, #368]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007dbc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007dc0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8007dc4:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007dc6:	430b      	orrs	r3, r1
 8007dc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007dcc:	6823      	ldr	r3, [r4, #0]
 8007dce:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8007dd2:	d00f      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x318>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007dd4:	4a55      	ldr	r2, [pc, #340]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007dd6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007dda:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8007dde:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8007de0:	430b      	orrs	r3, r1
 8007de2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007de6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007de8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007dec:	d065      	beq.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x3de>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007dee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007df2:	d067      	beq.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007df4:	6823      	ldr	r3, [r4, #0]
 8007df6:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8007dfa:	d00f      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x340>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007dfc:	4a4b      	ldr	r2, [pc, #300]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007dfe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007e02:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8007e06:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8007e08:	430b      	orrs	r3, r1
 8007e0a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007e0e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8007e10:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e14:	d05e      	beq.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007e16:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007e1a:	d060      	beq.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x402>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007e1c:	6823      	ldr	r3, [r4, #0]
 8007e1e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8007e22:	d00f      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x368>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e24:	4a41      	ldr	r2, [pc, #260]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007e26:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007e2a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8007e2e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8007e30:	430b      	orrs	r3, r1
 8007e32:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007e36:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8007e38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e3c:	d057      	beq.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x412>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007e3e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007e42:	d059      	beq.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007e44:	6823      	ldr	r3, [r4, #0]
 8007e46:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8007e4a:	d00f      	beq.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x390>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007e4c:	4a37      	ldr	r2, [pc, #220]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007e4e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007e52:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8007e56:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8007e58:	430b      	orrs	r3, r1
 8007e5a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007e5e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8007e60:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e64:	d050      	beq.n	8007f08 <HAL_RCCEx_PeriphCLKConfig+0x42c>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007e66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e6a:	d055      	beq.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x43c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007e6c:	6823      	ldr	r3, [r4, #0]
 8007e6e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8007e72:	d008      	beq.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007e74:	4a2d      	ldr	r2, [pc, #180]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007e76:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007e7a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007e7e:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8007e80:	430b      	orrs	r3, r1
 8007e82:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007e86:	6823      	ldr	r3, [r4, #0]
 8007e88:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8007e8c:	d009      	beq.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007e8e:	4a27      	ldr	r2, [pc, #156]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007e90:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007e94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e98:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8007e9c:	430b      	orrs	r3, r1
 8007e9e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8007ea2:	4638      	mov	r0, r7
 8007ea4:	b002      	add	sp, #8
 8007ea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = ret;
 8007eaa:	4637      	mov	r7, r6
 8007eac:	e6fb      	b.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007eae:	4a1f      	ldr	r2, [pc, #124]	; (8007f2c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007eb0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007eb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007eb6:	6593      	str	r3, [r2, #88]	; 0x58
 8007eb8:	e6f9      	b.n	8007cae <HAL_RCCEx_PeriphCLKConfig+0x1d2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007eba:	68d3      	ldr	r3, [r2, #12]
 8007ebc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ec0:	60d3      	str	r3, [r2, #12]
 8007ec2:	e797      	b.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x318>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007ec4:	2101      	movs	r1, #1
 8007ec6:	1d20      	adds	r0, r4, #4
 8007ec8:	f7ff fcaa 	bl	8007820 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8007ecc:	2800      	cmp	r0, #0
 8007ece:	d091      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x318>
          status = ret;
 8007ed0:	4607      	mov	r7, r0
 8007ed2:	e78f      	b.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x318>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ed4:	68d3      	ldr	r3, [r2, #12]
 8007ed6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007eda:	60d3      	str	r3, [r2, #12]
 8007edc:	e79e      	b.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x340>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007ede:	2101      	movs	r1, #1
 8007ee0:	1d20      	adds	r0, r4, #4
 8007ee2:	f7ff fc9d 	bl	8007820 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	d098      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x340>
        status = ret;
 8007eea:	4607      	mov	r7, r0
 8007eec:	e796      	b.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x340>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007eee:	68d3      	ldr	r3, [r2, #12]
 8007ef0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ef4:	60d3      	str	r3, [r2, #12]
 8007ef6:	e7a5      	b.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x368>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007ef8:	2101      	movs	r1, #1
 8007efa:	1d20      	adds	r0, r4, #4
 8007efc:	f7ff fc90 	bl	8007820 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8007f00:	2800      	cmp	r0, #0
 8007f02:	d09f      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x368>
        status = ret;
 8007f04:	4607      	mov	r7, r0
 8007f06:	e79d      	b.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x368>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007f08:	2102      	movs	r1, #2
 8007f0a:	1d20      	adds	r0, r4, #4
 8007f0c:	f7ff fc88 	bl	8007820 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8007f10:	2800      	cmp	r0, #0
 8007f12:	d0ab      	beq.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x390>
        status = ret;
 8007f14:	4607      	mov	r7, r0
 8007f16:	e7a9      	b.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x390>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007f18:	2102      	movs	r1, #2
 8007f1a:	f104 0020 	add.w	r0, r4, #32
 8007f1e:	f7ff fd37 	bl	8007990 <RCCEx_PLLSAI2_Config>
      if(ret != HAL_OK)
 8007f22:	2800      	cmp	r0, #0
 8007f24:	d0a2      	beq.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x390>
        status = ret;
 8007f26:	4607      	mov	r7, r0
 8007f28:	e7a0      	b.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x390>
 8007f2a:	bf00      	nop
 8007f2c:	40021000 	.word	0x40021000

08007f30 <HAL_RCCEx_DisableLSECSS>:
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 8007f30:	4b05      	ldr	r3, [pc, #20]	; (8007f48 <HAL_RCCEx_DisableLSECSS+0x18>)
 8007f32:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007f36:	f022 0220 	bic.w	r2, r2, #32
 8007f3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 8007f3e:	699a      	ldr	r2, [r3, #24]
 8007f40:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007f44:	619a      	str	r2, [r3, #24]
}
 8007f46:	4770      	bx	lr
 8007f48:	40021000 	.word	0x40021000

08007f4c <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007f4c:	4a02      	ldr	r2, [pc, #8]	; (8007f58 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8007f4e:	6813      	ldr	r3, [r2, #0]
 8007f50:	f043 0304 	orr.w	r3, r3, #4
 8007f54:	6013      	str	r3, [r2, #0]
}
 8007f56:	4770      	bx	lr
 8007f58:	40021000 	.word	0x40021000

08007f5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f60:	b082      	sub	sp, #8
 8007f62:	4605      	mov	r5, r0
 8007f64:	4688      	mov	r8, r1
 8007f66:	4617      	mov	r7, r2
 8007f68:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007f6a:	f7fe f877 	bl	800605c <HAL_GetTick>
 8007f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f70:	1a1b      	subs	r3, r3, r0
 8007f72:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8007f76:	f7fe f871 	bl	800605c <HAL_GetTick>
 8007f7a:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007f7c:	4b2a      	ldr	r3, [pc, #168]	; (8008028 <SPI_WaitFlagStateUntilTimeout+0xcc>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8007f84:	fb09 f303 	mul.w	r3, r9, r3
 8007f88:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f8a:	682b      	ldr	r3, [r5, #0]
 8007f8c:	689c      	ldr	r4, [r3, #8]
 8007f8e:	ea38 0404 	bics.w	r4, r8, r4
 8007f92:	bf0c      	ite	eq
 8007f94:	2301      	moveq	r3, #1
 8007f96:	2300      	movne	r3, #0
 8007f98:	42bb      	cmp	r3, r7
 8007f9a:	d040      	beq.n	800801e <SPI_WaitFlagStateUntilTimeout+0xc2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007f9c:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 8007fa0:	d0f3      	beq.n	8007f8a <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007fa2:	f7fe f85b 	bl	800605c <HAL_GetTick>
 8007fa6:	eba0 000a 	sub.w	r0, r0, sl
 8007faa:	4548      	cmp	r0, r9
 8007fac:	d20a      	bcs.n	8007fc4 <SPI_WaitFlagStateUntilTimeout+0x68>
 8007fae:	f1b9 0f00 	cmp.w	r9, #0
 8007fb2:	d007      	beq.n	8007fc4 <SPI_WaitFlagStateUntilTimeout+0x68>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007fb4:	9a01      	ldr	r2, [sp, #4]
 8007fb6:	b102      	cbz	r2, 8007fba <SPI_WaitFlagStateUntilTimeout+0x5e>
 8007fb8:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8007fba:	9b01      	ldr	r3, [sp, #4]
 8007fbc:	3b01      	subs	r3, #1
 8007fbe:	9301      	str	r3, [sp, #4]
 8007fc0:	4691      	mov	r9, r2
 8007fc2:	e7e2      	b.n	8007f8a <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007fc4:	682a      	ldr	r2, [r5, #0]
 8007fc6:	6853      	ldr	r3, [r2, #4]
 8007fc8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8007fcc:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fce:	686b      	ldr	r3, [r5, #4]
 8007fd0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007fd4:	d00b      	beq.n	8007fee <SPI_WaitFlagStateUntilTimeout+0x92>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007fd6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007fd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fdc:	d014      	beq.n	8008008 <SPI_WaitFlagStateUntilTimeout+0xac>
        hspi->State = HAL_SPI_STATE_READY;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
        return HAL_TIMEOUT;
 8007fea:	2003      	movs	r0, #3
 8007fec:	e018      	b.n	8008020 <SPI_WaitFlagStateUntilTimeout+0xc4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fee:	68ab      	ldr	r3, [r5, #8]
 8007ff0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ff4:	d002      	beq.n	8007ffc <SPI_WaitFlagStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ff6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ffa:	d1ec      	bne.n	8007fd6 <SPI_WaitFlagStateUntilTimeout+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8007ffc:	682a      	ldr	r2, [r5, #0]
 8007ffe:	6813      	ldr	r3, [r2, #0]
 8008000:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008004:	6013      	str	r3, [r2, #0]
 8008006:	e7e6      	b.n	8007fd6 <SPI_WaitFlagStateUntilTimeout+0x7a>
          SPI_RESET_CRC(hspi);
 8008008:	682a      	ldr	r2, [r5, #0]
 800800a:	6813      	ldr	r3, [r2, #0]
 800800c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008010:	6013      	str	r3, [r2, #0]
 8008012:	682a      	ldr	r2, [r5, #0]
 8008014:	6813      	ldr	r3, [r2, #0]
 8008016:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800801a:	6013      	str	r3, [r2, #0]
 800801c:	e7df      	b.n	8007fde <SPI_WaitFlagStateUntilTimeout+0x82>
    }
  }

  return HAL_OK;
 800801e:	2000      	movs	r0, #0
}
 8008020:	b002      	add	sp, #8
 8008022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008026:	bf00      	nop
 8008028:	2000007c 	.word	0x2000007c

0800802c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800802c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008030:	b082      	sub	sp, #8
 8008032:	4607      	mov	r7, r0
 8008034:	460d      	mov	r5, r1
 8008036:	4616      	mov	r6, r2
 8008038:	4698      	mov	r8, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800803a:	f7fe f80f 	bl	800605c <HAL_GetTick>
 800803e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008040:	1a1b      	subs	r3, r3, r0
 8008042:	eb03 0908 	add.w	r9, r3, r8
  tmp_tickstart = HAL_GetTick();
 8008046:	f7fe f809 	bl	800605c <HAL_GetTick>
 800804a:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800804c:	4b2f      	ldr	r3, [pc, #188]	; (800810c <SPI_WaitFifoStateUntilTimeout+0xe0>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008054:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8008058:	0d1b      	lsrs	r3, r3, #20
 800805a:	fb09 f303 	mul.w	r3, r9, r3
 800805e:	9300      	str	r3, [sp, #0]

  while ((hspi->Instance->SR & Fifo) != State)
 8008060:	e002      	b.n	8008068 <SPI_WaitFifoStateUntilTimeout+0x3c>
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
      /* To avoid GCC warning */
      UNUSED(tmpreg);
    }

    if (Timeout != HAL_MAX_DELAY)
 8008062:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8008066:	d10f      	bne.n	8008088 <SPI_WaitFifoStateUntilTimeout+0x5c>
  while ((hspi->Instance->SR & Fifo) != State)
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	689c      	ldr	r4, [r3, #8]
 800806c:	ea04 0c05 	and.w	ip, r4, r5
 8008070:	45b4      	cmp	ip, r6
 8008072:	d047      	beq.n	8008104 <SPI_WaitFifoStateUntilTimeout+0xd8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008074:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 8008078:	d1f3      	bne.n	8008062 <SPI_WaitFifoStateUntilTimeout+0x36>
 800807a:	2e00      	cmp	r6, #0
 800807c:	d1f1      	bne.n	8008062 <SPI_WaitFifoStateUntilTimeout+0x36>
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800807e:	7b1b      	ldrb	r3, [r3, #12]
 8008080:	b2db      	uxtb	r3, r3
 8008082:	9301      	str	r3, [sp, #4]
      UNUSED(tmpreg);
 8008084:	9b01      	ldr	r3, [sp, #4]
 8008086:	e7ec      	b.n	8008062 <SPI_WaitFifoStateUntilTimeout+0x36>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008088:	f7fd ffe8 	bl	800605c <HAL_GetTick>
 800808c:	eba0 000a 	sub.w	r0, r0, sl
 8008090:	4548      	cmp	r0, r9
 8008092:	d20a      	bcs.n	80080aa <SPI_WaitFifoStateUntilTimeout+0x7e>
 8008094:	f1b9 0f00 	cmp.w	r9, #0
 8008098:	d007      	beq.n	80080aa <SPI_WaitFifoStateUntilTimeout+0x7e>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800809a:	9a00      	ldr	r2, [sp, #0]
 800809c:	b102      	cbz	r2, 80080a0 <SPI_WaitFifoStateUntilTimeout+0x74>
 800809e:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }      
      count--;
 80080a0:	9b00      	ldr	r3, [sp, #0]
 80080a2:	3b01      	subs	r3, #1
 80080a4:	9300      	str	r3, [sp, #0]
 80080a6:	4691      	mov	r9, r2
 80080a8:	e7de      	b.n	8008068 <SPI_WaitFifoStateUntilTimeout+0x3c>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080aa:	683a      	ldr	r2, [r7, #0]
 80080ac:	6853      	ldr	r3, [r2, #4]
 80080ae:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80080b2:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080ba:	d00b      	beq.n	80080d4 <SPI_WaitFifoStateUntilTimeout+0xa8>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080c2:	d014      	beq.n	80080ee <SPI_WaitFifoStateUntilTimeout+0xc2>
        hspi->State = HAL_SPI_STATE_READY;
 80080c4:	2301      	movs	r3, #1
 80080c6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 80080ca:	2300      	movs	r3, #0
 80080cc:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
        return HAL_TIMEOUT;
 80080d0:	2003      	movs	r0, #3
 80080d2:	e018      	b.n	8008106 <SPI_WaitFifoStateUntilTimeout+0xda>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080da:	d002      	beq.n	80080e2 <SPI_WaitFifoStateUntilTimeout+0xb6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080e0:	d1ec      	bne.n	80080bc <SPI_WaitFifoStateUntilTimeout+0x90>
          __HAL_SPI_DISABLE(hspi);
 80080e2:	683a      	ldr	r2, [r7, #0]
 80080e4:	6813      	ldr	r3, [r2, #0]
 80080e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080ea:	6013      	str	r3, [r2, #0]
 80080ec:	e7e6      	b.n	80080bc <SPI_WaitFifoStateUntilTimeout+0x90>
          SPI_RESET_CRC(hspi);
 80080ee:	683a      	ldr	r2, [r7, #0]
 80080f0:	6813      	ldr	r3, [r2, #0]
 80080f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080f6:	6013      	str	r3, [r2, #0]
 80080f8:	683a      	ldr	r2, [r7, #0]
 80080fa:	6813      	ldr	r3, [r2, #0]
 80080fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008100:	6013      	str	r3, [r2, #0]
 8008102:	e7df      	b.n	80080c4 <SPI_WaitFifoStateUntilTimeout+0x98>
    }
  }

  return HAL_OK;
 8008104:	2000      	movs	r0, #0
}
 8008106:	b002      	add	sp, #8
 8008108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800810c:	2000007c 	.word	0x2000007c

08008110 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008110:	b570      	push	{r4, r5, r6, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	4604      	mov	r4, r0
 8008116:	460d      	mov	r5, r1
 8008118:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800811a:	9200      	str	r2, [sp, #0]
 800811c:	460b      	mov	r3, r1
 800811e:	2200      	movs	r2, #0
 8008120:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008124:	f7ff ff82 	bl	800802c <SPI_WaitFifoStateUntilTimeout>
 8008128:	b9b0      	cbnz	r0, 8008158 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800812a:	9600      	str	r6, [sp, #0]
 800812c:	462b      	mov	r3, r5
 800812e:	2200      	movs	r2, #0
 8008130:	2180      	movs	r1, #128	; 0x80
 8008132:	4620      	mov	r0, r4
 8008134:	f7ff ff12 	bl	8007f5c <SPI_WaitFlagStateUntilTimeout>
 8008138:	b9a8      	cbnz	r0, 8008166 <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800813a:	9600      	str	r6, [sp, #0]
 800813c:	462b      	mov	r3, r5
 800813e:	2200      	movs	r2, #0
 8008140:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008144:	4620      	mov	r0, r4
 8008146:	f7ff ff71 	bl	800802c <SPI_WaitFifoStateUntilTimeout>
 800814a:	b150      	cbz	r0, 8008162 <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800814c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800814e:	f043 0320 	orr.w	r3, r3, #32
 8008152:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8008154:	2003      	movs	r0, #3
 8008156:	e004      	b.n	8008162 <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008158:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800815a:	f043 0320 	orr.w	r3, r3, #32
 800815e:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8008160:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 8008162:	b002      	add	sp, #8
 8008164:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008166:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8008168:	f043 0320 	orr.w	r3, r3, #32
 800816c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800816e:	2003      	movs	r0, #3
 8008170:	e7f7      	b.n	8008162 <SPI_EndRxTxTransaction+0x52>

08008172 <HAL_SPI_MspInit>:
}
 8008172:	4770      	bx	lr

08008174 <HAL_SPI_Init>:
  if (hspi == NULL)
 8008174:	2800      	cmp	r0, #0
 8008176:	f000 8089 	beq.w	800828c <HAL_SPI_Init+0x118>
{
 800817a:	b510      	push	{r4, lr}
 800817c:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800817e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008180:	b933      	cbnz	r3, 8008190 <HAL_SPI_Init+0x1c>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008182:	6843      	ldr	r3, [r0, #4]
 8008184:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008188:	d005      	beq.n	8008196 <HAL_SPI_Init+0x22>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800818a:	2300      	movs	r3, #0
 800818c:	61c3      	str	r3, [r0, #28]
 800818e:	e002      	b.n	8008196 <HAL_SPI_Init+0x22>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008190:	2300      	movs	r3, #0
 8008192:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008194:	6143      	str	r3, [r0, #20]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8008196:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800819a:	2b00      	cmp	r3, #0
 800819c:	d055      	beq.n	800824a <HAL_SPI_Init+0xd6>
  hspi->State = HAL_SPI_STATE_BUSY;
 800819e:	2302      	movs	r3, #2
 80081a0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80081a4:	6822      	ldr	r2, [r4, #0]
 80081a6:	6813      	ldr	r3, [r2, #0]
 80081a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081ac:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80081ae:	68e3      	ldr	r3, [r4, #12]
 80081b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80081b4:	d94f      	bls.n	8008256 <HAL_SPI_Init+0xe2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80081b6:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80081b8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80081bc:	d004      	beq.n	80081c8 <HAL_SPI_Init+0x54>
 80081be:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80081c2:	d001      	beq.n	80081c8 <HAL_SPI_Init+0x54>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80081c4:	2300      	movs	r3, #0
 80081c6:	62a3      	str	r3, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80081c8:	6863      	ldr	r3, [r4, #4]
 80081ca:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80081ce:	68a1      	ldr	r1, [r4, #8]
 80081d0:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 80081d4:	430b      	orrs	r3, r1
 80081d6:	6921      	ldr	r1, [r4, #16]
 80081d8:	f001 0102 	and.w	r1, r1, #2
 80081dc:	430b      	orrs	r3, r1
 80081de:	6961      	ldr	r1, [r4, #20]
 80081e0:	f001 0101 	and.w	r1, r1, #1
 80081e4:	430b      	orrs	r3, r1
 80081e6:	69a1      	ldr	r1, [r4, #24]
 80081e8:	f401 7100 	and.w	r1, r1, #512	; 0x200
 80081ec:	430b      	orrs	r3, r1
 80081ee:	69e1      	ldr	r1, [r4, #28]
 80081f0:	f001 0138 	and.w	r1, r1, #56	; 0x38
 80081f4:	430b      	orrs	r3, r1
 80081f6:	6a21      	ldr	r1, [r4, #32]
 80081f8:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80081fc:	430b      	orrs	r3, r1
 80081fe:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008200:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8008204:	6820      	ldr	r0, [r4, #0]
 8008206:	430b      	orrs	r3, r1
 8008208:	6003      	str	r3, [r0, #0]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800820a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800820c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008210:	d024      	beq.n	800825c <HAL_SPI_Init+0xe8>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008212:	8b63      	ldrh	r3, [r4, #26]
 8008214:	f003 0304 	and.w	r3, r3, #4
 8008218:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800821a:	f001 0110 	and.w	r1, r1, #16
 800821e:	430b      	orrs	r3, r1
 8008220:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008222:	f001 0108 	and.w	r1, r1, #8
 8008226:	430b      	orrs	r3, r1
 8008228:	68e1      	ldr	r1, [r4, #12]
 800822a:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 800822e:	430b      	orrs	r3, r1
 8008230:	6821      	ldr	r1, [r4, #0]
 8008232:	431a      	orrs	r2, r3
 8008234:	604a      	str	r2, [r1, #4]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008236:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008238:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800823c:	d022      	beq.n	8008284 <HAL_SPI_Init+0x110>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800823e:	2000      	movs	r0, #0
 8008240:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008242:	2301      	movs	r3, #1
 8008244:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8008248:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 800824a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800824e:	4620      	mov	r0, r4
 8008250:	f7ff ff8f 	bl	8008172 <HAL_SPI_MspInit>
 8008254:	e7a3      	b.n	800819e <HAL_SPI_Init+0x2a>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008256:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800825a:	e7ad      	b.n	80081b8 <HAL_SPI_Init+0x44>
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800825c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800825e:	b92b      	cbnz	r3, 800826c <HAL_SPI_Init+0xf8>
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008260:	68e3      	ldr	r3, [r4, #12]
 8008262:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008266:	d90a      	bls.n	800827e <HAL_SPI_Init+0x10a>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8008268:	2302      	movs	r3, #2
 800826a:	6323      	str	r3, [r4, #48]	; 0x30
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800826c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800826e:	2b02      	cmp	r3, #2
 8008270:	d1cf      	bne.n	8008212 <HAL_SPI_Init+0x9e>
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8008272:	6821      	ldr	r1, [r4, #0]
 8008274:	680b      	ldr	r3, [r1, #0]
 8008276:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800827a:	600b      	str	r3, [r1, #0]
 800827c:	e7c9      	b.n	8008212 <HAL_SPI_Init+0x9e>
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800827e:	2301      	movs	r3, #1
 8008280:	6323      	str	r3, [r4, #48]	; 0x30
 8008282:	e7f3      	b.n	800826c <HAL_SPI_Init+0xf8>
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8008284:	6823      	ldr	r3, [r4, #0]
 8008286:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8008288:	611a      	str	r2, [r3, #16]
 800828a:	e7d8      	b.n	800823e <HAL_SPI_Init+0xca>
    return HAL_ERROR;
 800828c:	2001      	movs	r0, #1
}
 800828e:	4770      	bx	lr

08008290 <HAL_SPI_Transmit>:
{
 8008290:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008294:	b083      	sub	sp, #12
 8008296:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8008298:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800829c:	2b01      	cmp	r3, #1
 800829e:	f000 810f 	beq.w	80084c0 <HAL_SPI_Transmit+0x230>
 80082a2:	4604      	mov	r4, r0
 80082a4:	4688      	mov	r8, r1
 80082a6:	4691      	mov	r9, r2
 80082a8:	2301      	movs	r3, #1
 80082aa:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80082ae:	f7fd fed5 	bl	800605c <HAL_GetTick>
 80082b2:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80082b4:	f894 605d 	ldrb.w	r6, [r4, #93]	; 0x5d
 80082b8:	b2f6      	uxtb	r6, r6
 80082ba:	2e01      	cmp	r6, #1
 80082bc:	f040 80ed 	bne.w	800849a <HAL_SPI_Transmit+0x20a>
  if ((pData == NULL) || (Size == 0U))
 80082c0:	f1b8 0f00 	cmp.w	r8, #0
 80082c4:	f000 80ea 	beq.w	800849c <HAL_SPI_Transmit+0x20c>
 80082c8:	f1b9 0f00 	cmp.w	r9, #0
 80082cc:	f000 80e6 	beq.w	800849c <HAL_SPI_Transmit+0x20c>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80082d0:	2303      	movs	r3, #3
 80082d2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80082d6:	2300      	movs	r3, #0
 80082d8:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80082da:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80082de:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80082e2:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80082e6:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80082e8:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80082ec:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 80082f0:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 80082f2:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082f4:	68a3      	ldr	r3, [r4, #8]
 80082f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082fa:	d022      	beq.n	8008342 <HAL_SPI_Transmit+0xb2>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80082fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80082fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008302:	d029      	beq.n	8008358 <HAL_SPI_Transmit+0xc8>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008304:	6823      	ldr	r3, [r4, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	f012 0f40 	tst.w	r2, #64	; 0x40
 800830c:	d103      	bne.n	8008316 <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008314:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008316:	68e3      	ldr	r3, [r4, #12]
 8008318:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800831c:	d94d      	bls.n	80083ba <HAL_SPI_Transmit+0x12a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800831e:	6863      	ldr	r3, [r4, #4]
 8008320:	b113      	cbz	r3, 8008328 <HAL_SPI_Transmit+0x98>
 8008322:	f1b9 0f01 	cmp.w	r9, #1
 8008326:	d12e      	bne.n	8008386 <HAL_SPI_Transmit+0xf6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008328:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800832a:	6823      	ldr	r3, [r4, #0]
 800832c:	8812      	ldrh	r2, [r2, #0]
 800832e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008330:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008332:	3302      	adds	r3, #2
 8008334:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8008336:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008338:	b29b      	uxth	r3, r3
 800833a:	3b01      	subs	r3, #1
 800833c:	b29b      	uxth	r3, r3
 800833e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008340:	e021      	b.n	8008386 <HAL_SPI_Transmit+0xf6>
    __HAL_SPI_DISABLE(hspi);
 8008342:	6822      	ldr	r2, [r4, #0]
 8008344:	6813      	ldr	r3, [r2, #0]
 8008346:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800834a:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 800834c:	6822      	ldr	r2, [r4, #0]
 800834e:	6813      	ldr	r3, [r2, #0]
 8008350:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008354:	6013      	str	r3, [r2, #0]
 8008356:	e7d1      	b.n	80082fc <HAL_SPI_Transmit+0x6c>
    SPI_RESET_CRC(hspi);
 8008358:	6822      	ldr	r2, [r4, #0]
 800835a:	6813      	ldr	r3, [r2, #0]
 800835c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008360:	6013      	str	r3, [r2, #0]
 8008362:	6822      	ldr	r2, [r4, #0]
 8008364:	6813      	ldr	r3, [r2, #0]
 8008366:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800836a:	6013      	str	r3, [r2, #0]
 800836c:	e7ca      	b.n	8008304 <HAL_SPI_Transmit+0x74>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800836e:	f7fd fe75 	bl	800605c <HAL_GetTick>
 8008372:	1bc0      	subs	r0, r0, r7
 8008374:	42a8      	cmp	r0, r5
 8008376:	d303      	bcc.n	8008380 <HAL_SPI_Transmit+0xf0>
 8008378:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800837c:	f040 8098 	bne.w	80084b0 <HAL_SPI_Transmit+0x220>
 8008380:	2d00      	cmp	r5, #0
 8008382:	f000 8097 	beq.w	80084b4 <HAL_SPI_Transmit+0x224>
    while (hspi->TxXferCount > 0U)
 8008386:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008388:	b29b      	uxth	r3, r3
 800838a:	2b00      	cmp	r3, #0
 800838c:	d066      	beq.n	800845c <HAL_SPI_Transmit+0x1cc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800838e:	6823      	ldr	r3, [r4, #0]
 8008390:	689a      	ldr	r2, [r3, #8]
 8008392:	f012 0f02 	tst.w	r2, #2
 8008396:	d0ea      	beq.n	800836e <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008398:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800839a:	8812      	ldrh	r2, [r2, #0]
 800839c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800839e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80083a0:	3302      	adds	r3, #2
 80083a2:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80083a4:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	; 0x3e
 80083a8:	fa1f fc8c 	uxth.w	ip, ip
 80083ac:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80083b0:	fa1f fc8c 	uxth.w	ip, ip
 80083b4:	f8a4 c03e 	strh.w	ip, [r4, #62]	; 0x3e
 80083b8:	e7e5      	b.n	8008386 <HAL_SPI_Transmit+0xf6>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083ba:	6863      	ldr	r3, [r4, #4]
 80083bc:	b113      	cbz	r3, 80083c4 <HAL_SPI_Transmit+0x134>
 80083be:	f1b9 0f01 	cmp.w	r9, #1
 80083c2:	d133      	bne.n	800842c <HAL_SPI_Transmit+0x19c>
      if (hspi->TxXferCount > 1U)
 80083c4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d90c      	bls.n	80083e6 <HAL_SPI_Transmit+0x156>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80083cc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80083ce:	6823      	ldr	r3, [r4, #0]
 80083d0:	8812      	ldrh	r2, [r2, #0]
 80083d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80083d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80083d6:	3302      	adds	r3, #2
 80083d8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80083da:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80083dc:	b29b      	uxth	r3, r3
 80083de:	3b02      	subs	r3, #2
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80083e4:	e022      	b.n	800842c <HAL_SPI_Transmit+0x19c>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80083e6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80083e8:	6823      	ldr	r3, [r4, #0]
 80083ea:	7812      	ldrb	r2, [r2, #0]
 80083ec:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 80083ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80083f0:	3301      	adds	r3, #1
 80083f2:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80083f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	3b01      	subs	r3, #1
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80083fe:	e015      	b.n	800842c <HAL_SPI_Transmit+0x19c>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008400:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8008406:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008408:	3301      	adds	r3, #1
 800840a:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800840c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800840e:	b29b      	uxth	r3, r3
 8008410:	3b01      	subs	r3, #1
 8008412:	b29b      	uxth	r3, r3
 8008414:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008416:	e009      	b.n	800842c <HAL_SPI_Transmit+0x19c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008418:	f7fd fe20 	bl	800605c <HAL_GetTick>
 800841c:	1bc0      	subs	r0, r0, r7
 800841e:	42a8      	cmp	r0, r5
 8008420:	d302      	bcc.n	8008428 <HAL_SPI_Transmit+0x198>
 8008422:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8008426:	d147      	bne.n	80084b8 <HAL_SPI_Transmit+0x228>
 8008428:	2d00      	cmp	r5, #0
 800842a:	d047      	beq.n	80084bc <HAL_SPI_Transmit+0x22c>
    while (hspi->TxXferCount > 0U)
 800842c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800842e:	b29b      	uxth	r3, r3
 8008430:	b1a3      	cbz	r3, 800845c <HAL_SPI_Transmit+0x1cc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008432:	6822      	ldr	r2, [r4, #0]
 8008434:	6893      	ldr	r3, [r2, #8]
 8008436:	f013 0f02 	tst.w	r3, #2
 800843a:	d0ed      	beq.n	8008418 <HAL_SPI_Transmit+0x188>
        if (hspi->TxXferCount > 1U)
 800843c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800843e:	b29b      	uxth	r3, r3
 8008440:	2b01      	cmp	r3, #1
 8008442:	d9dd      	bls.n	8008400 <HAL_SPI_Transmit+0x170>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008444:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008446:	881b      	ldrh	r3, [r3, #0]
 8008448:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800844a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800844c:	3302      	adds	r3, #2
 800844e:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008450:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008452:	b29b      	uxth	r3, r3
 8008454:	3b02      	subs	r3, #2
 8008456:	b29b      	uxth	r3, r3
 8008458:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800845a:	e7e7      	b.n	800842c <HAL_SPI_Transmit+0x19c>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800845c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800845e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008462:	d014      	beq.n	800848e <HAL_SPI_Transmit+0x1fe>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008464:	463a      	mov	r2, r7
 8008466:	4629      	mov	r1, r5
 8008468:	4620      	mov	r0, r4
 800846a:	f7ff fe51 	bl	8008110 <SPI_EndRxTxTransaction>
 800846e:	b108      	cbz	r0, 8008474 <HAL_SPI_Transmit+0x1e4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008470:	2320      	movs	r3, #32
 8008472:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008474:	68a3      	ldr	r3, [r4, #8]
 8008476:	b933      	cbnz	r3, 8008486 <HAL_SPI_Transmit+0x1f6>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008478:	9301      	str	r3, [sp, #4]
 800847a:	6823      	ldr	r3, [r4, #0]
 800847c:	68da      	ldr	r2, [r3, #12]
 800847e:	9201      	str	r2, [sp, #4]
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	9301      	str	r3, [sp, #4]
 8008484:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008486:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8008488:	b943      	cbnz	r3, 800849c <HAL_SPI_Transmit+0x20c>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800848a:	2600      	movs	r6, #0
 800848c:	e006      	b.n	800849c <HAL_SPI_Transmit+0x20c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800848e:	6822      	ldr	r2, [r4, #0]
 8008490:	6813      	ldr	r3, [r2, #0]
 8008492:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008496:	6013      	str	r3, [r2, #0]
 8008498:	e7e4      	b.n	8008464 <HAL_SPI_Transmit+0x1d4>
    errorcode = HAL_BUSY;
 800849a:	2602      	movs	r6, #2
  hspi->State = HAL_SPI_STATE_READY;
 800849c:	2301      	movs	r3, #1
 800849e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80084a2:	2300      	movs	r3, #0
 80084a4:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80084a8:	4630      	mov	r0, r6
 80084aa:	b003      	add	sp, #12
 80084ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          errorcode = HAL_TIMEOUT;
 80084b0:	2603      	movs	r6, #3
 80084b2:	e7f3      	b.n	800849c <HAL_SPI_Transmit+0x20c>
 80084b4:	2603      	movs	r6, #3
 80084b6:	e7f1      	b.n	800849c <HAL_SPI_Transmit+0x20c>
          errorcode = HAL_TIMEOUT;
 80084b8:	2603      	movs	r6, #3
 80084ba:	e7ef      	b.n	800849c <HAL_SPI_Transmit+0x20c>
 80084bc:	2603      	movs	r6, #3
 80084be:	e7ed      	b.n	800849c <HAL_SPI_Transmit+0x20c>
  __HAL_LOCK(hspi);
 80084c0:	2602      	movs	r6, #2
 80084c2:	e7f1      	b.n	80084a8 <HAL_SPI_Transmit+0x218>

080084c4 <HAL_SPI_TransmitReceive>:
{
 80084c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084c8:	b085      	sub	sp, #20
 80084ca:	461f      	mov	r7, r3
 80084cc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  __IO uint32_t tmpreg = 0U;
 80084ce:	2300      	movs	r3, #0
 80084d0:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hspi);
 80084d2:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	f000 81f7 	beq.w	80088ca <HAL_SPI_TransmitReceive+0x406>
 80084dc:	4604      	mov	r4, r0
 80084de:	468a      	mov	sl, r1
 80084e0:	4693      	mov	fp, r2
 80084e2:	2301      	movs	r3, #1
 80084e4:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80084e8:	f7fd fdb8 	bl	800605c <HAL_GetTick>
 80084ec:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 80084ee:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 80084f2:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 80084f4:	6861      	ldr	r1, [r4, #4]
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 80084f6:	6822      	ldr	r2, [r4, #0]
 80084f8:	f8d2 8000 	ldr.w	r8, [r2]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 80084fc:	f8d2 9004 	ldr.w	r9, [r2, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008500:	2b01      	cmp	r3, #1
 8008502:	d00a      	beq.n	800851a <HAL_SPI_TransmitReceive+0x56>
 8008504:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8008508:	f040 81c4 	bne.w	8008894 <HAL_SPI_TransmitReceive+0x3d0>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800850c:	68a1      	ldr	r1, [r4, #8]
 800850e:	2900      	cmp	r1, #0
 8008510:	f040 81cb 	bne.w	80088aa <HAL_SPI_TransmitReceive+0x3e6>
 8008514:	2b04      	cmp	r3, #4
 8008516:	f040 81ca 	bne.w	80088ae <HAL_SPI_TransmitReceive+0x3ea>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800851a:	f1ba 0f00 	cmp.w	sl, #0
 800851e:	f000 81c8 	beq.w	80088b2 <HAL_SPI_TransmitReceive+0x3ee>
 8008522:	f1bb 0f00 	cmp.w	fp, #0
 8008526:	f000 81c6 	beq.w	80088b6 <HAL_SPI_TransmitReceive+0x3f2>
 800852a:	2f00      	cmp	r7, #0
 800852c:	f000 81c5 	beq.w	80088ba <HAL_SPI_TransmitReceive+0x3f6>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008530:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8008534:	b2db      	uxtb	r3, r3
 8008536:	2b04      	cmp	r3, #4
 8008538:	d002      	beq.n	8008540 <HAL_SPI_TransmitReceive+0x7c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800853a:	2305      	movs	r3, #5
 800853c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008540:	2300      	movs	r3, #0
 8008542:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008544:	f8c4 b040 	str.w	fp, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008548:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800854c:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008550:	f8c4 a038 	str.w	sl, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008554:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008556:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 8008558:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800855a:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800855c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800855e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008562:	d029      	beq.n	80085b8 <HAL_SPI_TransmitReceive+0xf4>
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008564:	68e3      	ldr	r3, [r4, #12]
 8008566:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800856a:	d801      	bhi.n	8008570 <HAL_SPI_TransmitReceive+0xac>
 800856c:	2f01      	cmp	r7, #1
 800856e:	d92d      	bls.n	80085cc <HAL_SPI_TransmitReceive+0x108>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008570:	6822      	ldr	r2, [r4, #0]
 8008572:	6853      	ldr	r3, [r2, #4]
 8008574:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008578:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800857a:	6823      	ldr	r3, [r4, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008582:	d103      	bne.n	800858c <HAL_SPI_TransmitReceive+0xc8>
    __HAL_SPI_ENABLE(hspi);
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800858a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800858c:	68e3      	ldr	r3, [r4, #12]
 800858e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008592:	d97d      	bls.n	8008690 <HAL_SPI_TransmitReceive+0x1cc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008594:	6863      	ldr	r3, [r4, #4]
 8008596:	b10b      	cbz	r3, 800859c <HAL_SPI_TransmitReceive+0xd8>
 8008598:	2f01      	cmp	r7, #1
 800859a:	d10b      	bne.n	80085b4 <HAL_SPI_TransmitReceive+0xf0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800859c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	8812      	ldrh	r2, [r2, #0]
 80085a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80085a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80085a6:	3302      	adds	r3, #2
 80085a8:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 80085aa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	3b01      	subs	r3, #1
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80085b4:	2701      	movs	r7, #1
 80085b6:	e042      	b.n	800863e <HAL_SPI_TransmitReceive+0x17a>
    SPI_RESET_CRC(hspi);
 80085b8:	6813      	ldr	r3, [r2, #0]
 80085ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80085be:	6013      	str	r3, [r2, #0]
 80085c0:	6822      	ldr	r2, [r4, #0]
 80085c2:	6813      	ldr	r3, [r2, #0]
 80085c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80085c8:	6013      	str	r3, [r2, #0]
 80085ca:	e7cb      	b.n	8008564 <HAL_SPI_TransmitReceive+0xa0>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80085cc:	6822      	ldr	r2, [r4, #0]
 80085ce:	6853      	ldr	r3, [r2, #4]
 80085d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80085d4:	6053      	str	r3, [r2, #4]
 80085d6:	e7d0      	b.n	800857a <HAL_SPI_TransmitReceive+0xb6>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 80085d8:	f018 0f04 	tst.w	r8, #4
 80085dc:	d107      	bne.n	80085ee <HAL_SPI_TransmitReceive+0x12a>
 80085de:	f019 0f08 	tst.w	r9, #8
 80085e2:	d004      	beq.n	80085ee <HAL_SPI_TransmitReceive+0x12a>
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 80085e4:	6822      	ldr	r2, [r4, #0]
 80085e6:	6813      	ldr	r3, [r2, #0]
 80085e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80085ec:	6013      	str	r3, [r2, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80085ee:	6822      	ldr	r2, [r4, #0]
 80085f0:	6813      	ldr	r3, [r2, #0]
 80085f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80085f6:	6013      	str	r3, [r2, #0]
        txallowed = 0U;
 80085f8:	2700      	movs	r7, #0
 80085fa:	e000      	b.n	80085fe <HAL_SPI_TransmitReceive+0x13a>
 80085fc:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085fe:	6823      	ldr	r3, [r4, #0]
 8008600:	689a      	ldr	r2, [r3, #8]
 8008602:	f012 0f01 	tst.w	r2, #1
 8008606:	d011      	beq.n	800862c <HAL_SPI_TransmitReceive+0x168>
 8008608:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800860c:	b292      	uxth	r2, r2
 800860e:	b16a      	cbz	r2, 800862c <HAL_SPI_TransmitReceive+0x168>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008610:	68da      	ldr	r2, [r3, #12]
 8008612:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008614:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008616:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008618:	3302      	adds	r3, #2
 800861a:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800861c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008620:	b29b      	uxth	r3, r3
 8008622:	3b01      	subs	r3, #1
 8008624:	b29b      	uxth	r3, r3
 8008626:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 800862a:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800862c:	f7fd fd16 	bl	800605c <HAL_GetTick>
 8008630:	1b80      	subs	r0, r0, r6
 8008632:	42a8      	cmp	r0, r5
 8008634:	d303      	bcc.n	800863e <HAL_SPI_TransmitReceive+0x17a>
 8008636:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800863a:	f040 8140 	bne.w	80088be <HAL_SPI_TransmitReceive+0x3fa>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800863e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008640:	b29b      	uxth	r3, r3
 8008642:	b92b      	cbnz	r3, 8008650 <HAL_SPI_TransmitReceive+0x18c>
 8008644:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008648:	b29b      	uxth	r3, r3
 800864a:	2b00      	cmp	r3, #0
 800864c:	f000 80d1 	beq.w	80087f2 <HAL_SPI_TransmitReceive+0x32e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008650:	6823      	ldr	r3, [r4, #0]
 8008652:	689a      	ldr	r2, [r3, #8]
 8008654:	f012 0f02 	tst.w	r2, #2
 8008658:	d0d1      	beq.n	80085fe <HAL_SPI_TransmitReceive+0x13a>
 800865a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800865c:	b292      	uxth	r2, r2
 800865e:	2a00      	cmp	r2, #0
 8008660:	d0cd      	beq.n	80085fe <HAL_SPI_TransmitReceive+0x13a>
 8008662:	2f00      	cmp	r7, #0
 8008664:	d0cb      	beq.n	80085fe <HAL_SPI_TransmitReceive+0x13a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008666:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008668:	8812      	ldrh	r2, [r2, #0]
 800866a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800866c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800866e:	3302      	adds	r3, #2
 8008670:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008672:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008674:	b29b      	uxth	r3, r3
 8008676:	3b01      	subs	r3, #1
 8008678:	b29b      	uxth	r3, r3
 800867a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800867c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800867e:	b29b      	uxth	r3, r3
 8008680:	2b00      	cmp	r3, #0
 8008682:	d1bb      	bne.n	80085fc <HAL_SPI_TransmitReceive+0x138>
 8008684:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008686:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800868a:	d0a5      	beq.n	80085d8 <HAL_SPI_TransmitReceive+0x114>
        txallowed = 0U;
 800868c:	2700      	movs	r7, #0
 800868e:	e7b6      	b.n	80085fe <HAL_SPI_TransmitReceive+0x13a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008690:	6863      	ldr	r3, [r4, #4]
 8008692:	b10b      	cbz	r3, 8008698 <HAL_SPI_TransmitReceive+0x1d4>
 8008694:	2f01      	cmp	r7, #1
 8008696:	d10f      	bne.n	80086b8 <HAL_SPI_TransmitReceive+0x1f4>
      if (hspi->TxXferCount > 1U)
 8008698:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800869a:	b29b      	uxth	r3, r3
 800869c:	2b01      	cmp	r3, #1
 800869e:	d90d      	bls.n	80086bc <HAL_SPI_TransmitReceive+0x1f8>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086a0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80086a2:	6823      	ldr	r3, [r4, #0]
 80086a4:	8812      	ldrh	r2, [r2, #0]
 80086a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80086aa:	3302      	adds	r3, #2
 80086ac:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80086ae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	3b02      	subs	r3, #2
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80086b8:	2701      	movs	r7, #1
 80086ba:	e065      	b.n	8008788 <HAL_SPI_TransmitReceive+0x2c4>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80086bc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80086be:	6823      	ldr	r3, [r4, #0]
 80086c0:	7812      	ldrb	r2, [r2, #0]
 80086c2:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80086c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80086c6:	3301      	adds	r3, #1
 80086c8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80086ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	3b01      	subs	r3, #1
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80086d4:	e7f0      	b.n	80086b8 <HAL_SPI_TransmitReceive+0x1f4>
        if (hspi->TxXferCount > 1U)
 80086d6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80086d8:	b292      	uxth	r2, r2
 80086da:	2a01      	cmp	r2, #1
 80086dc:	d913      	bls.n	8008706 <HAL_SPI_TransmitReceive+0x242>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80086e0:	8812      	ldrh	r2, [r2, #0]
 80086e2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80086e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80086e6:	3302      	adds	r3, #2
 80086e8:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80086ea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	3b02      	subs	r3, #2
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	87e3      	strh	r3, [r4, #62]	; 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80086f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	bb1b      	cbnz	r3, 8008742 <HAL_SPI_TransmitReceive+0x27e>
 80086fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80086fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008700:	d00d      	beq.n	800871e <HAL_SPI_TransmitReceive+0x25a>
        txallowed = 0U;
 8008702:	2700      	movs	r7, #0
 8008704:	e052      	b.n	80087ac <HAL_SPI_TransmitReceive+0x2e8>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008706:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008708:	7812      	ldrb	r2, [r2, #0]
 800870a:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 800870c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800870e:	3301      	adds	r3, #1
 8008710:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8008712:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008714:	b29b      	uxth	r3, r3
 8008716:	3b01      	subs	r3, #1
 8008718:	b29b      	uxth	r3, r3
 800871a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800871c:	e7ea      	b.n	80086f4 <HAL_SPI_TransmitReceive+0x230>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800871e:	f018 0f04 	tst.w	r8, #4
 8008722:	d107      	bne.n	8008734 <HAL_SPI_TransmitReceive+0x270>
 8008724:	f019 0f08 	tst.w	r9, #8
 8008728:	d004      	beq.n	8008734 <HAL_SPI_TransmitReceive+0x270>
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800872a:	6822      	ldr	r2, [r4, #0]
 800872c:	6813      	ldr	r3, [r2, #0]
 800872e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008732:	6013      	str	r3, [r2, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008734:	6822      	ldr	r2, [r4, #0]
 8008736:	6813      	ldr	r3, [r2, #0]
 8008738:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800873c:	6013      	str	r3, [r2, #0]
        txallowed = 0U;
 800873e:	2700      	movs	r7, #0
 8008740:	e034      	b.n	80087ac <HAL_SPI_TransmitReceive+0x2e8>
 8008742:	2700      	movs	r7, #0
 8008744:	e032      	b.n	80087ac <HAL_SPI_TransmitReceive+0x2e8>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008746:	6822      	ldr	r2, [r4, #0]
 8008748:	6853      	ldr	r3, [r2, #4]
 800874a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800874e:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8008750:	2701      	movs	r7, #1
 8008752:	e00d      	b.n	8008770 <HAL_SPI_TransmitReceive+0x2ac>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008754:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008756:	7b1b      	ldrb	r3, [r3, #12]
 8008758:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 800875a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800875c:	3301      	adds	r3, #1
 800875e:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8008760:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008764:	b29b      	uxth	r3, r3
 8008766:	3b01      	subs	r3, #1
 8008768:	b29b      	uxth	r3, r3
 800876a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 800876e:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008770:	f7fd fc74 	bl	800605c <HAL_GetTick>
 8008774:	1b80      	subs	r0, r0, r6
 8008776:	42a8      	cmp	r0, r5
 8008778:	d303      	bcc.n	8008782 <HAL_SPI_TransmitReceive+0x2be>
 800877a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800877e:	f040 80a0 	bne.w	80088c2 <HAL_SPI_TransmitReceive+0x3fe>
 8008782:	2d00      	cmp	r5, #0
 8008784:	f000 809f 	beq.w	80088c6 <HAL_SPI_TransmitReceive+0x402>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008788:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800878a:	b29b      	uxth	r3, r3
 800878c:	b923      	cbnz	r3, 8008798 <HAL_SPI_TransmitReceive+0x2d4>
 800878e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008792:	b29b      	uxth	r3, r3
 8008794:	2b00      	cmp	r3, #0
 8008796:	d02c      	beq.n	80087f2 <HAL_SPI_TransmitReceive+0x32e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008798:	6823      	ldr	r3, [r4, #0]
 800879a:	689a      	ldr	r2, [r3, #8]
 800879c:	f012 0f02 	tst.w	r2, #2
 80087a0:	d004      	beq.n	80087ac <HAL_SPI_TransmitReceive+0x2e8>
 80087a2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80087a4:	b292      	uxth	r2, r2
 80087a6:	b10a      	cbz	r2, 80087ac <HAL_SPI_TransmitReceive+0x2e8>
 80087a8:	2f00      	cmp	r7, #0
 80087aa:	d194      	bne.n	80086d6 <HAL_SPI_TransmitReceive+0x212>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80087ac:	6823      	ldr	r3, [r4, #0]
 80087ae:	689a      	ldr	r2, [r3, #8]
 80087b0:	f012 0f01 	tst.w	r2, #1
 80087b4:	d0dc      	beq.n	8008770 <HAL_SPI_TransmitReceive+0x2ac>
 80087b6:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80087ba:	b292      	uxth	r2, r2
 80087bc:	2a00      	cmp	r2, #0
 80087be:	d0d7      	beq.n	8008770 <HAL_SPI_TransmitReceive+0x2ac>
        if (hspi->RxXferCount > 1U)
 80087c0:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80087c4:	b292      	uxth	r2, r2
 80087c6:	2a01      	cmp	r2, #1
 80087c8:	d9c4      	bls.n	8008754 <HAL_SPI_TransmitReceive+0x290>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80087ca:	68da      	ldr	r2, [r3, #12]
 80087cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087ce:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80087d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087d2:	3302      	adds	r3, #2
 80087d4:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80087d6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80087da:	b29b      	uxth	r3, r3
 80087dc:	3b02      	subs	r3, #2
 80087de:	b29b      	uxth	r3, r3
 80087e0:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80087e4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	d9ab      	bls.n	8008746 <HAL_SPI_TransmitReceive+0x282>
        txallowed = 1U;
 80087ee:	2701      	movs	r7, #1
 80087f0:	e7be      	b.n	8008770 <HAL_SPI_TransmitReceive+0x2ac>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80087f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80087f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80087f8:	d017      	beq.n	800882a <HAL_SPI_TransmitReceive+0x366>
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80087fa:	6823      	ldr	r3, [r4, #0]
 80087fc:	689a      	ldr	r2, [r3, #8]
 80087fe:	f012 0f10 	tst.w	r2, #16
 8008802:	d045      	beq.n	8008890 <HAL_SPI_TransmitReceive+0x3cc>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8008804:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008806:	f042 0202 	orr.w	r2, r2, #2
 800880a:	6622      	str	r2, [r4, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800880c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8008810:	609a      	str	r2, [r3, #8]
    errorcode = HAL_ERROR;
 8008812:	2701      	movs	r7, #1
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008814:	4632      	mov	r2, r6
 8008816:	4629      	mov	r1, r5
 8008818:	4620      	mov	r0, r4
 800881a:	f7ff fc79 	bl	8008110 <SPI_EndRxTxTransaction>
 800881e:	2800      	cmp	r0, #0
 8008820:	d039      	beq.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008822:	2320      	movs	r3, #32
 8008824:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8008826:	2701      	movs	r7, #1
 8008828:	e035      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800882a:	9600      	str	r6, [sp, #0]
 800882c:	462b      	mov	r3, r5
 800882e:	2201      	movs	r2, #1
 8008830:	4611      	mov	r1, r2
 8008832:	4620      	mov	r0, r4
 8008834:	f7ff fb92 	bl	8007f5c <SPI_WaitFlagStateUntilTimeout>
 8008838:	b9c8      	cbnz	r0, 800886e <HAL_SPI_TransmitReceive+0x3aa>
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800883a:	68e3      	ldr	r3, [r4, #12]
 800883c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008840:	d01b      	beq.n	800887a <HAL_SPI_TransmitReceive+0x3b6>
      tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8008842:	6823      	ldr	r3, [r4, #0]
 8008844:	7b1b      	ldrb	r3, [r3, #12]
 8008846:	b2db      	uxtb	r3, r3
 8008848:	9303      	str	r3, [sp, #12]
      UNUSED(tmpreg);
 800884a:	9b03      	ldr	r3, [sp, #12]
      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800884c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800884e:	2b02      	cmp	r3, #2
 8008850:	d1d3      	bne.n	80087fa <HAL_SPI_TransmitReceive+0x336>
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8008852:	9600      	str	r6, [sp, #0]
 8008854:	462b      	mov	r3, r5
 8008856:	2201      	movs	r2, #1
 8008858:	4611      	mov	r1, r2
 800885a:	4620      	mov	r0, r4
 800885c:	f7ff fb7e 	bl	8007f5c <SPI_WaitFlagStateUntilTimeout>
 8008860:	b980      	cbnz	r0, 8008884 <HAL_SPI_TransmitReceive+0x3c0>
        tmpreg = READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8008862:	6823      	ldr	r3, [r4, #0]
 8008864:	7b1b      	ldrb	r3, [r3, #12]
 8008866:	b2db      	uxtb	r3, r3
 8008868:	9303      	str	r3, [sp, #12]
        UNUSED(tmpreg);
 800886a:	9b03      	ldr	r3, [sp, #12]
 800886c:	e7c5      	b.n	80087fa <HAL_SPI_TransmitReceive+0x336>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800886e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8008870:	f043 0302 	orr.w	r3, r3, #2
 8008874:	6623      	str	r3, [r4, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 8008876:	2703      	movs	r7, #3
      goto error;
 8008878:	e00d      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
      tmpreg = READ_REG(hspi->Instance->DR);
 800887a:	6823      	ldr	r3, [r4, #0]
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	9303      	str	r3, [sp, #12]
      UNUSED(tmpreg);
 8008880:	9b03      	ldr	r3, [sp, #12]
 8008882:	e7ba      	b.n	80087fa <HAL_SPI_TransmitReceive+0x336>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8008884:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8008886:	f043 0302 	orr.w	r3, r3, #2
 800888a:	6623      	str	r3, [r4, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 800888c:	2703      	movs	r7, #3
          goto error;
 800888e:	e002      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008890:	2700      	movs	r7, #0
 8008892:	e7bf      	b.n	8008814 <HAL_SPI_TransmitReceive+0x350>
    errorcode = HAL_BUSY;
 8008894:	2702      	movs	r7, #2
  hspi->State = HAL_SPI_STATE_READY;
 8008896:	2301      	movs	r3, #1
 8008898:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800889c:	2300      	movs	r3, #0
 800889e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80088a2:	4638      	mov	r0, r7
 80088a4:	b005      	add	sp, #20
 80088a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    errorcode = HAL_BUSY;
 80088aa:	2702      	movs	r7, #2
 80088ac:	e7f3      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
 80088ae:	2702      	movs	r7, #2
 80088b0:	e7f1      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
    errorcode = HAL_ERROR;
 80088b2:	2701      	movs	r7, #1
 80088b4:	e7ef      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
 80088b6:	2701      	movs	r7, #1
 80088b8:	e7ed      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
 80088ba:	2701      	movs	r7, #1
 80088bc:	e7eb      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
        errorcode = HAL_TIMEOUT;
 80088be:	2703      	movs	r7, #3
 80088c0:	e7e9      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
        errorcode = HAL_TIMEOUT;
 80088c2:	2703      	movs	r7, #3
 80088c4:	e7e7      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
 80088c6:	2703      	movs	r7, #3
 80088c8:	e7e5      	b.n	8008896 <HAL_SPI_TransmitReceive+0x3d2>
  __HAL_LOCK(hspi);
 80088ca:	2702      	movs	r7, #2
 80088cc:	e7e9      	b.n	80088a2 <HAL_SPI_TransmitReceive+0x3de>

080088ce <HAL_SPI_GetState>:
  return hspi->State;
 80088ce:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
}
 80088d2:	4770      	bx	lr

080088d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088d4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088d6:	6a03      	ldr	r3, [r0, #32]
 80088d8:	f023 0301 	bic.w	r3, r3, #1
 80088dc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088de:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088e0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088e2:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80088e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088e8:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088ec:	680d      	ldr	r5, [r1, #0]
 80088ee:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80088f0:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80088f4:	688b      	ldr	r3, [r1, #8]
 80088f6:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80088f8:	4a1c      	ldr	r2, [pc, #112]	; (800896c <TIM_OC1_SetConfig+0x98>)
 80088fa:	4290      	cmp	r0, r2
 80088fc:	d00f      	beq.n	800891e <TIM_OC1_SetConfig+0x4a>
 80088fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008902:	4290      	cmp	r0, r2
 8008904:	d00b      	beq.n	800891e <TIM_OC1_SetConfig+0x4a>
 8008906:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800890a:	4290      	cmp	r0, r2
 800890c:	d007      	beq.n	800891e <TIM_OC1_SetConfig+0x4a>
 800890e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008912:	4290      	cmp	r0, r2
 8008914:	d003      	beq.n	800891e <TIM_OC1_SetConfig+0x4a>
 8008916:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800891a:	4290      	cmp	r0, r2
 800891c:	d105      	bne.n	800892a <TIM_OC1_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800891e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008922:	68ca      	ldr	r2, [r1, #12]
 8008924:	431a      	orrs	r2, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008926:	f022 0304 	bic.w	r3, r2, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800892a:	4a10      	ldr	r2, [pc, #64]	; (800896c <TIM_OC1_SetConfig+0x98>)
 800892c:	4290      	cmp	r0, r2
 800892e:	d00f      	beq.n	8008950 <TIM_OC1_SetConfig+0x7c>
 8008930:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008934:	4290      	cmp	r0, r2
 8008936:	d00b      	beq.n	8008950 <TIM_OC1_SetConfig+0x7c>
 8008938:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800893c:	4290      	cmp	r0, r2
 800893e:	d007      	beq.n	8008950 <TIM_OC1_SetConfig+0x7c>
 8008940:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008944:	4290      	cmp	r0, r2
 8008946:	d003      	beq.n	8008950 <TIM_OC1_SetConfig+0x7c>
 8008948:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800894c:	4290      	cmp	r0, r2
 800894e:	d105      	bne.n	800895c <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008950:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008954:	694a      	ldr	r2, [r1, #20]
 8008956:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008958:	698c      	ldr	r4, [r1, #24]
 800895a:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800895c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800895e:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008960:	684a      	ldr	r2, [r1, #4]
 8008962:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008964:	6203      	str	r3, [r0, #32]
}
 8008966:	bc30      	pop	{r4, r5}
 8008968:	4770      	bx	lr
 800896a:	bf00      	nop
 800896c:	40012c00 	.word	0x40012c00

08008970 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008970:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008972:	6a03      	ldr	r3, [r0, #32]
 8008974:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008978:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800897a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800897c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800897e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008980:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008984:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008988:	680d      	ldr	r5, [r1, #0]
 800898a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800898c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008990:	688a      	ldr	r2, [r1, #8]
 8008992:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008996:	4a18      	ldr	r2, [pc, #96]	; (80089f8 <TIM_OC3_SetConfig+0x88>)
 8008998:	4290      	cmp	r0, r2
 800899a:	d003      	beq.n	80089a4 <TIM_OC3_SetConfig+0x34>
 800899c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80089a0:	4290      	cmp	r0, r2
 80089a2:	d106      	bne.n	80089b2 <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80089a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80089a8:	68ca      	ldr	r2, [r1, #12]
 80089aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80089ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089b2:	4a11      	ldr	r2, [pc, #68]	; (80089f8 <TIM_OC3_SetConfig+0x88>)
 80089b4:	4290      	cmp	r0, r2
 80089b6:	d00f      	beq.n	80089d8 <TIM_OC3_SetConfig+0x68>
 80089b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80089bc:	4290      	cmp	r0, r2
 80089be:	d00b      	beq.n	80089d8 <TIM_OC3_SetConfig+0x68>
 80089c0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80089c4:	4290      	cmp	r0, r2
 80089c6:	d007      	beq.n	80089d8 <TIM_OC3_SetConfig+0x68>
 80089c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80089cc:	4290      	cmp	r0, r2
 80089ce:	d003      	beq.n	80089d8 <TIM_OC3_SetConfig+0x68>
 80089d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80089d4:	4290      	cmp	r0, r2
 80089d6:	d107      	bne.n	80089e8 <TIM_OC3_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80089d8:	f424 5240 	bic.w	r2, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80089dc:	694c      	ldr	r4, [r1, #20]
 80089de:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80089e2:	698c      	ldr	r4, [r1, #24]
 80089e4:	ea42 1404 	orr.w	r4, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089e8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089ea:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80089ec:	684a      	ldr	r2, [r1, #4]
 80089ee:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089f0:	6203      	str	r3, [r0, #32]
}
 80089f2:	bc30      	pop	{r4, r5}
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop
 80089f8:	40012c00 	.word	0x40012c00

080089fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089fc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80089fe:	6a03      	ldr	r3, [r0, #32]
 8008a00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a04:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a06:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a08:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a0a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a0c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008a10:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a14:	680d      	ldr	r5, [r1, #0]
 8008a16:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a1e:	688d      	ldr	r5, [r1, #8]
 8008a20:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a24:	4d0f      	ldr	r5, [pc, #60]	; (8008a64 <TIM_OC4_SetConfig+0x68>)
 8008a26:	42a8      	cmp	r0, r5
 8008a28:	d00f      	beq.n	8008a4a <TIM_OC4_SetConfig+0x4e>
 8008a2a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008a2e:	42a8      	cmp	r0, r5
 8008a30:	d00b      	beq.n	8008a4a <TIM_OC4_SetConfig+0x4e>
 8008a32:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008a36:	42a8      	cmp	r0, r5
 8008a38:	d007      	beq.n	8008a4a <TIM_OC4_SetConfig+0x4e>
 8008a3a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008a3e:	42a8      	cmp	r0, r5
 8008a40:	d003      	beq.n	8008a4a <TIM_OC4_SetConfig+0x4e>
 8008a42:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008a46:	42a8      	cmp	r0, r5
 8008a48:	d104      	bne.n	8008a54 <TIM_OC4_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a4a:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008a4e:	694d      	ldr	r5, [r1, #20]
 8008a50:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a54:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a56:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a58:	684a      	ldr	r2, [r1, #4]
 8008a5a:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a5c:	6203      	str	r3, [r0, #32]
}
 8008a5e:	bc30      	pop	{r4, r5}
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop
 8008a64:	40012c00 	.word	0x40012c00

08008a68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008a68:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008a6a:	6a03      	ldr	r3, [r0, #32]
 8008a6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a70:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a72:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a74:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008a76:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008a78:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008a7c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a80:	680d      	ldr	r5, [r1, #0]
 8008a82:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008a84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008a88:	688a      	ldr	r2, [r1, #8]
 8008a8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a8e:	4a0f      	ldr	r2, [pc, #60]	; (8008acc <TIM_OC5_SetConfig+0x64>)
 8008a90:	4290      	cmp	r0, r2
 8008a92:	d00f      	beq.n	8008ab4 <TIM_OC5_SetConfig+0x4c>
 8008a94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a98:	4290      	cmp	r0, r2
 8008a9a:	d00b      	beq.n	8008ab4 <TIM_OC5_SetConfig+0x4c>
 8008a9c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008aa0:	4290      	cmp	r0, r2
 8008aa2:	d007      	beq.n	8008ab4 <TIM_OC5_SetConfig+0x4c>
 8008aa4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008aa8:	4290      	cmp	r0, r2
 8008aaa:	d003      	beq.n	8008ab4 <TIM_OC5_SetConfig+0x4c>
 8008aac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008ab0:	4290      	cmp	r0, r2
 8008ab2:	d104      	bne.n	8008abe <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008ab4:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008ab8:	694a      	ldr	r2, [r1, #20]
 8008aba:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008abe:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008ac0:	6545      	str	r5, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008ac2:	684a      	ldr	r2, [r1, #4]
 8008ac4:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ac6:	6203      	str	r3, [r0, #32]
}
 8008ac8:	bc30      	pop	{r4, r5}
 8008aca:	4770      	bx	lr
 8008acc:	40012c00 	.word	0x40012c00

08008ad0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008ad0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008ad2:	6a03      	ldr	r3, [r0, #32]
 8008ad4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008ad8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ada:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008adc:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ade:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008ae0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008ae4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ae8:	680d      	ldr	r5, [r1, #0]
 8008aea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008aee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008af2:	688d      	ldr	r5, [r1, #8]
 8008af4:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008af8:	4d0f      	ldr	r5, [pc, #60]	; (8008b38 <TIM_OC6_SetConfig+0x68>)
 8008afa:	42a8      	cmp	r0, r5
 8008afc:	d00f      	beq.n	8008b1e <TIM_OC6_SetConfig+0x4e>
 8008afe:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008b02:	42a8      	cmp	r0, r5
 8008b04:	d00b      	beq.n	8008b1e <TIM_OC6_SetConfig+0x4e>
 8008b06:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008b0a:	42a8      	cmp	r0, r5
 8008b0c:	d007      	beq.n	8008b1e <TIM_OC6_SetConfig+0x4e>
 8008b0e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008b12:	42a8      	cmp	r0, r5
 8008b14:	d003      	beq.n	8008b1e <TIM_OC6_SetConfig+0x4e>
 8008b16:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008b1a:	42a8      	cmp	r0, r5
 8008b1c:	d104      	bne.n	8008b28 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008b1e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008b22:	694d      	ldr	r5, [r1, #20]
 8008b24:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b28:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008b2a:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008b2c:	684a      	ldr	r2, [r1, #4]
 8008b2e:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b30:	6203      	str	r3, [r0, #32]
}
 8008b32:	bc30      	pop	{r4, r5}
 8008b34:	4770      	bx	lr
 8008b36:	bf00      	nop
 8008b38:	40012c00 	.word	0x40012c00

08008b3c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8008b3c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d136      	bne.n	8008bb4 <HAL_TIM_Base_Start_IT+0x78>
  htim->State = HAL_TIM_STATE_BUSY;
 8008b46:	2302      	movs	r3, #2
 8008b48:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b4c:	6802      	ldr	r2, [r0, #0]
 8008b4e:	68d3      	ldr	r3, [r2, #12]
 8008b50:	f043 0301 	orr.w	r3, r3, #1
 8008b54:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b56:	6803      	ldr	r3, [r0, #0]
 8008b58:	4a19      	ldr	r2, [pc, #100]	; (8008bc0 <HAL_TIM_Base_Start_IT+0x84>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d01c      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x5c>
 8008b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b62:	d019      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x5c>
 8008b64:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d015      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x5c>
 8008b6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d011      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x5c>
 8008b74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d00d      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x5c>
 8008b7c:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d009      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x5c>
 8008b84:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d005      	beq.n	8008b98 <HAL_TIM_Base_Start_IT+0x5c>
    __HAL_TIM_ENABLE(htim);
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	f042 0201 	orr.w	r2, r2, #1
 8008b92:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008b94:	2000      	movs	r0, #0
 8008b96:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b98:	6899      	ldr	r1, [r3, #8]
 8008b9a:	4a0a      	ldr	r2, [pc, #40]	; (8008bc4 <HAL_TIM_Base_Start_IT+0x88>)
 8008b9c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b9e:	2a06      	cmp	r2, #6
 8008ba0:	d00a      	beq.n	8008bb8 <HAL_TIM_Base_Start_IT+0x7c>
 8008ba2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008ba6:	d009      	beq.n	8008bbc <HAL_TIM_Base_Start_IT+0x80>
      __HAL_TIM_ENABLE(htim);
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	f042 0201 	orr.w	r2, r2, #1
 8008bae:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	4770      	bx	lr
    return HAL_ERROR;
 8008bb4:	2001      	movs	r0, #1
 8008bb6:	4770      	bx	lr
  return HAL_OK;
 8008bb8:	2000      	movs	r0, #0
 8008bba:	4770      	bx	lr
 8008bbc:	2000      	movs	r0, #0
}
 8008bbe:	4770      	bx	lr
 8008bc0:	40012c00 	.word	0x40012c00
 8008bc4:	00010007 	.word	0x00010007

08008bc8 <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 8008bc8:	290c      	cmp	r1, #12
 8008bca:	d814      	bhi.n	8008bf6 <HAL_TIM_ReadCapturedValue+0x2e>
 8008bcc:	e8df f001 	tbb	[pc, r1]
 8008bd0:	13131307 	.word	0x13131307
 8008bd4:	1313130a 	.word	0x1313130a
 8008bd8:	1313130d 	.word	0x1313130d
 8008bdc:	10          	.byte	0x10
 8008bdd:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 8008bde:	6803      	ldr	r3, [r0, #0]
 8008be0:	6b58      	ldr	r0, [r3, #52]	; 0x34
      break;
 8008be2:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 8008be4:	6803      	ldr	r3, [r0, #0]
 8008be6:	6b98      	ldr	r0, [r3, #56]	; 0x38
      break;
 8008be8:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 8008bea:	6803      	ldr	r3, [r0, #0]
 8008bec:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
      break;
 8008bee:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 8008bf0:	6803      	ldr	r3, [r0, #0]
 8008bf2:	6c18      	ldr	r0, [r3, #64]	; 0x40
      break;
 8008bf4:	4770      	bx	lr
  switch (Channel)
 8008bf6:	2000      	movs	r0, #0
}
 8008bf8:	4770      	bx	lr

08008bfa <HAL_TIM_IC_CaptureCallback>:
}
 8008bfa:	4770      	bx	lr

08008bfc <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8008bfc:	4770      	bx	lr

08008bfe <HAL_TIM_TriggerCallback>:
}
 8008bfe:	4770      	bx	lr

08008c00 <HAL_TIM_IRQHandler>:
{
 8008c00:	b510      	push	{r4, lr}
 8008c02:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008c04:	6803      	ldr	r3, [r0, #0]
 8008c06:	691a      	ldr	r2, [r3, #16]
 8008c08:	f012 0f02 	tst.w	r2, #2
 8008c0c:	d011      	beq.n	8008c32 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008c0e:	68da      	ldr	r2, [r3, #12]
 8008c10:	f012 0f02 	tst.w	r2, #2
 8008c14:	d00d      	beq.n	8008c32 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008c16:	f06f 0202 	mvn.w	r2, #2
 8008c1a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c20:	6803      	ldr	r3, [r0, #0]
 8008c22:	699b      	ldr	r3, [r3, #24]
 8008c24:	f013 0f03 	tst.w	r3, #3
 8008c28:	d079      	beq.n	8008d1e <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8008c2a:	f7ff ffe6 	bl	8008bfa <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008c32:	6823      	ldr	r3, [r4, #0]
 8008c34:	691a      	ldr	r2, [r3, #16]
 8008c36:	f012 0f04 	tst.w	r2, #4
 8008c3a:	d012      	beq.n	8008c62 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008c3c:	68da      	ldr	r2, [r3, #12]
 8008c3e:	f012 0f04 	tst.w	r2, #4
 8008c42:	d00e      	beq.n	8008c62 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008c44:	f06f 0204 	mvn.w	r2, #4
 8008c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c4a:	2302      	movs	r3, #2
 8008c4c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c4e:	6823      	ldr	r3, [r4, #0]
 8008c50:	699b      	ldr	r3, [r3, #24]
 8008c52:	f413 7f40 	tst.w	r3, #768	; 0x300
 8008c56:	d068      	beq.n	8008d2a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8008c58:	4620      	mov	r0, r4
 8008c5a:	f7ff ffce 	bl	8008bfa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008c62:	6823      	ldr	r3, [r4, #0]
 8008c64:	691a      	ldr	r2, [r3, #16]
 8008c66:	f012 0f08 	tst.w	r2, #8
 8008c6a:	d012      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008c6c:	68da      	ldr	r2, [r3, #12]
 8008c6e:	f012 0f08 	tst.w	r2, #8
 8008c72:	d00e      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008c74:	f06f 0208 	mvn.w	r2, #8
 8008c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c7a:	2304      	movs	r3, #4
 8008c7c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c7e:	6823      	ldr	r3, [r4, #0]
 8008c80:	69db      	ldr	r3, [r3, #28]
 8008c82:	f013 0f03 	tst.w	r3, #3
 8008c86:	d057      	beq.n	8008d38 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8008c88:	4620      	mov	r0, r4
 8008c8a:	f7ff ffb6 	bl	8008bfa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008c92:	6823      	ldr	r3, [r4, #0]
 8008c94:	691a      	ldr	r2, [r3, #16]
 8008c96:	f012 0f10 	tst.w	r2, #16
 8008c9a:	d012      	beq.n	8008cc2 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008c9c:	68da      	ldr	r2, [r3, #12]
 8008c9e:	f012 0f10 	tst.w	r2, #16
 8008ca2:	d00e      	beq.n	8008cc2 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ca4:	f06f 0210 	mvn.w	r2, #16
 8008ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008caa:	2308      	movs	r3, #8
 8008cac:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008cae:	6823      	ldr	r3, [r4, #0]
 8008cb0:	69db      	ldr	r3, [r3, #28]
 8008cb2:	f413 7f40 	tst.w	r3, #768	; 0x300
 8008cb6:	d046      	beq.n	8008d46 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8008cb8:	4620      	mov	r0, r4
 8008cba:	f7ff ff9e 	bl	8008bfa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008cc2:	6823      	ldr	r3, [r4, #0]
 8008cc4:	691a      	ldr	r2, [r3, #16]
 8008cc6:	f012 0f01 	tst.w	r2, #1
 8008cca:	d003      	beq.n	8008cd4 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008ccc:	68da      	ldr	r2, [r3, #12]
 8008cce:	f012 0f01 	tst.w	r2, #1
 8008cd2:	d13f      	bne.n	8008d54 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008cd4:	6823      	ldr	r3, [r4, #0]
 8008cd6:	691a      	ldr	r2, [r3, #16]
 8008cd8:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008cdc:	d003      	beq.n	8008ce6 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008cde:	68da      	ldr	r2, [r3, #12]
 8008ce0:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008ce4:	d13d      	bne.n	8008d62 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008ce6:	6823      	ldr	r3, [r4, #0]
 8008ce8:	691a      	ldr	r2, [r3, #16]
 8008cea:	f412 7f80 	tst.w	r2, #256	; 0x100
 8008cee:	d003      	beq.n	8008cf8 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008cf6:	d13b      	bne.n	8008d70 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008cf8:	6823      	ldr	r3, [r4, #0]
 8008cfa:	691a      	ldr	r2, [r3, #16]
 8008cfc:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008d00:	d003      	beq.n	8008d0a <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008d02:	68da      	ldr	r2, [r3, #12]
 8008d04:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008d08:	d139      	bne.n	8008d7e <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008d0a:	6823      	ldr	r3, [r4, #0]
 8008d0c:	691a      	ldr	r2, [r3, #16]
 8008d0e:	f012 0f20 	tst.w	r2, #32
 8008d12:	d003      	beq.n	8008d1c <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008d14:	68da      	ldr	r2, [r3, #12]
 8008d16:	f012 0f20 	tst.w	r2, #32
 8008d1a:	d137      	bne.n	8008d8c <HAL_TIM_IRQHandler+0x18c>
}
 8008d1c:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d1e:	f7fc f8ef 	bl	8004f00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d22:	4620      	mov	r0, r4
 8008d24:	f7ff ff6a 	bl	8008bfc <HAL_TIM_PWM_PulseFinishedCallback>
 8008d28:	e781      	b.n	8008c2e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	f7fc f8e8 	bl	8004f00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d30:	4620      	mov	r0, r4
 8008d32:	f7ff ff63 	bl	8008bfc <HAL_TIM_PWM_PulseFinishedCallback>
 8008d36:	e792      	b.n	8008c5e <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d38:	4620      	mov	r0, r4
 8008d3a:	f7fc f8e1 	bl	8004f00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d3e:	4620      	mov	r0, r4
 8008d40:	f7ff ff5c 	bl	8008bfc <HAL_TIM_PWM_PulseFinishedCallback>
 8008d44:	e7a3      	b.n	8008c8e <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d46:	4620      	mov	r0, r4
 8008d48:	f7fc f8da 	bl	8004f00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	f7ff ff55 	bl	8008bfc <HAL_TIM_PWM_PulseFinishedCallback>
 8008d52:	e7b4      	b.n	8008cbe <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008d54:	f06f 0201 	mvn.w	r2, #1
 8008d58:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	f7fc f8e6 	bl	8004f2c <HAL_TIM_PeriodElapsedCallback>
 8008d60:	e7b8      	b.n	8008cd4 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008d62:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008d66:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008d68:	4620      	mov	r0, r4
 8008d6a:	f000 fac0 	bl	80092ee <HAL_TIMEx_BreakCallback>
 8008d6e:	e7ba      	b.n	8008ce6 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008d70:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008d74:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8008d76:	4620      	mov	r0, r4
 8008d78:	f000 faba 	bl	80092f0 <HAL_TIMEx_Break2Callback>
 8008d7c:	e7bc      	b.n	8008cf8 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008d7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008d82:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008d84:	4620      	mov	r0, r4
 8008d86:	f7ff ff3a 	bl	8008bfe <HAL_TIM_TriggerCallback>
 8008d8a:	e7be      	b.n	8008d0a <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008d8c:	f06f 0220 	mvn.w	r2, #32
 8008d90:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008d92:	4620      	mov	r0, r4
 8008d94:	f000 faaa 	bl	80092ec <HAL_TIMEx_CommutCallback>
}
 8008d98:	e7c0      	b.n	8008d1c <HAL_TIM_IRQHandler+0x11c>
	...

08008d9c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8008d9c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d9e:	4a30      	ldr	r2, [pc, #192]	; (8008e60 <TIM_Base_SetConfig+0xc4>)
 8008da0:	4290      	cmp	r0, r2
 8008da2:	d012      	beq.n	8008dca <TIM_Base_SetConfig+0x2e>
 8008da4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008da8:	d00f      	beq.n	8008dca <TIM_Base_SetConfig+0x2e>
 8008daa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8008dae:	4290      	cmp	r0, r2
 8008db0:	d00b      	beq.n	8008dca <TIM_Base_SetConfig+0x2e>
 8008db2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008db6:	4290      	cmp	r0, r2
 8008db8:	d007      	beq.n	8008dca <TIM_Base_SetConfig+0x2e>
 8008dba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008dbe:	4290      	cmp	r0, r2
 8008dc0:	d003      	beq.n	8008dca <TIM_Base_SetConfig+0x2e>
 8008dc2:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008dc6:	4290      	cmp	r0, r2
 8008dc8:	d103      	bne.n	8008dd2 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008dce:	684a      	ldr	r2, [r1, #4]
 8008dd0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008dd2:	4a23      	ldr	r2, [pc, #140]	; (8008e60 <TIM_Base_SetConfig+0xc4>)
 8008dd4:	4290      	cmp	r0, r2
 8008dd6:	d01e      	beq.n	8008e16 <TIM_Base_SetConfig+0x7a>
 8008dd8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008ddc:	d01b      	beq.n	8008e16 <TIM_Base_SetConfig+0x7a>
 8008dde:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8008de2:	4290      	cmp	r0, r2
 8008de4:	d017      	beq.n	8008e16 <TIM_Base_SetConfig+0x7a>
 8008de6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008dea:	4290      	cmp	r0, r2
 8008dec:	d013      	beq.n	8008e16 <TIM_Base_SetConfig+0x7a>
 8008dee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008df2:	4290      	cmp	r0, r2
 8008df4:	d00f      	beq.n	8008e16 <TIM_Base_SetConfig+0x7a>
 8008df6:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008dfa:	4290      	cmp	r0, r2
 8008dfc:	d00b      	beq.n	8008e16 <TIM_Base_SetConfig+0x7a>
 8008dfe:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008e02:	4290      	cmp	r0, r2
 8008e04:	d007      	beq.n	8008e16 <TIM_Base_SetConfig+0x7a>
 8008e06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008e0a:	4290      	cmp	r0, r2
 8008e0c:	d003      	beq.n	8008e16 <TIM_Base_SetConfig+0x7a>
 8008e0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008e12:	4290      	cmp	r0, r2
 8008e14:	d103      	bne.n	8008e1e <TIM_Base_SetConfig+0x82>
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e1a:	68ca      	ldr	r2, [r1, #12]
 8008e1c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e22:	694a      	ldr	r2, [r1, #20]
 8008e24:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8008e26:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e28:	688b      	ldr	r3, [r1, #8]
 8008e2a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008e2c:	680b      	ldr	r3, [r1, #0]
 8008e2e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e30:	4b0b      	ldr	r3, [pc, #44]	; (8008e60 <TIM_Base_SetConfig+0xc4>)
 8008e32:	4298      	cmp	r0, r3
 8008e34:	d00f      	beq.n	8008e56 <TIM_Base_SetConfig+0xba>
 8008e36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e3a:	4298      	cmp	r0, r3
 8008e3c:	d00b      	beq.n	8008e56 <TIM_Base_SetConfig+0xba>
 8008e3e:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8008e42:	4298      	cmp	r0, r3
 8008e44:	d007      	beq.n	8008e56 <TIM_Base_SetConfig+0xba>
 8008e46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e4a:	4298      	cmp	r0, r3
 8008e4c:	d003      	beq.n	8008e56 <TIM_Base_SetConfig+0xba>
 8008e4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e52:	4298      	cmp	r0, r3
 8008e54:	d101      	bne.n	8008e5a <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 8008e56:	690b      	ldr	r3, [r1, #16]
 8008e58:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	6143      	str	r3, [r0, #20]
}
 8008e5e:	4770      	bx	lr
 8008e60:	40012c00 	.word	0x40012c00

08008e64 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8008e64:	b360      	cbz	r0, 8008ec0 <HAL_TIM_Base_Init+0x5c>
{
 8008e66:	b510      	push	{r4, lr}
 8008e68:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008e6a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008e6e:	b313      	cbz	r3, 8008eb6 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8008e70:	2302      	movs	r3, #2
 8008e72:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e76:	4621      	mov	r1, r4
 8008e78:	f851 0b04 	ldr.w	r0, [r1], #4
 8008e7c:	f7ff ff8e 	bl	8008d9c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e80:	2301      	movs	r3, #1
 8008e82:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e86:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8008e8a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008e8e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008e92:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008e96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e9e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008ea2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008ea6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008eaa:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008eae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8008eb2:	2000      	movs	r0, #0
}
 8008eb4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008eb6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008eba:	f7fc fc25 	bl	8005708 <HAL_TIM_Base_MspInit>
 8008ebe:	e7d7      	b.n	8008e70 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8008ec0:	2001      	movs	r0, #1
}
 8008ec2:	4770      	bx	lr

08008ec4 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8008ec4:	b360      	cbz	r0, 8008f20 <HAL_TIM_OC_Init+0x5c>
{
 8008ec6:	b510      	push	{r4, lr}
 8008ec8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008eca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008ece:	b313      	cbz	r3, 8008f16 <HAL_TIM_OC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8008ed0:	2302      	movs	r3, #2
 8008ed2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008ed6:	4621      	mov	r1, r4
 8008ed8:	f851 0b04 	ldr.w	r0, [r1], #4
 8008edc:	f7ff ff5e 	bl	8008d9c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ee6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8008eea:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008eee:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008ef2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008ef6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008efa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008efe:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008f02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f06:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008f0a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008f0e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8008f12:	2000      	movs	r0, #0
}
 8008f14:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008f16:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8008f1a:	f7fc fc2d 	bl	8005778 <HAL_TIM_OC_MspInit>
 8008f1e:	e7d7      	b.n	8008ed0 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8008f20:	2001      	movs	r0, #1
}
 8008f22:	4770      	bx	lr

08008f24 <TIM_OC2_SetConfig>:
{
 8008f24:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f26:	6a03      	ldr	r3, [r0, #32]
 8008f28:	f023 0310 	bic.w	r3, r3, #16
 8008f2c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008f2e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008f30:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008f32:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008f34:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008f38:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f3c:	680d      	ldr	r5, [r1, #0]
 8008f3e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8008f42:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008f46:	688d      	ldr	r5, [r1, #8]
 8008f48:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008f4c:	4d17      	ldr	r5, [pc, #92]	; (8008fac <TIM_OC2_SetConfig+0x88>)
 8008f4e:	42a8      	cmp	r0, r5
 8008f50:	d003      	beq.n	8008f5a <TIM_OC2_SetConfig+0x36>
 8008f52:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008f56:	42a8      	cmp	r0, r5
 8008f58:	d106      	bne.n	8008f68 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 8008f5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008f5e:	68cd      	ldr	r5, [r1, #12]
 8008f60:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008f64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f68:	4d10      	ldr	r5, [pc, #64]	; (8008fac <TIM_OC2_SetConfig+0x88>)
 8008f6a:	42a8      	cmp	r0, r5
 8008f6c:	d00f      	beq.n	8008f8e <TIM_OC2_SetConfig+0x6a>
 8008f6e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008f72:	42a8      	cmp	r0, r5
 8008f74:	d00b      	beq.n	8008f8e <TIM_OC2_SetConfig+0x6a>
 8008f76:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008f7a:	42a8      	cmp	r0, r5
 8008f7c:	d007      	beq.n	8008f8e <TIM_OC2_SetConfig+0x6a>
 8008f7e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008f82:	42a8      	cmp	r0, r5
 8008f84:	d003      	beq.n	8008f8e <TIM_OC2_SetConfig+0x6a>
 8008f86:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008f8a:	42a8      	cmp	r0, r5
 8008f8c:	d107      	bne.n	8008f9e <TIM_OC2_SetConfig+0x7a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f8e:	f424 6c40 	bic.w	ip, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008f92:	694c      	ldr	r4, [r1, #20]
 8008f94:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f98:	698c      	ldr	r4, [r1, #24]
 8008f9a:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8008f9e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008fa0:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008fa2:	684a      	ldr	r2, [r1, #4]
 8008fa4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8008fa6:	6203      	str	r3, [r0, #32]
}
 8008fa8:	bc30      	pop	{r4, r5}
 8008faa:	4770      	bx	lr
 8008fac:	40012c00 	.word	0x40012c00

08008fb0 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8008fb0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d02e      	beq.n	8009016 <HAL_TIM_OC_ConfigChannel+0x66>
{
 8008fb8:	b510      	push	{r4, lr}
 8008fba:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8008fc2:	2a14      	cmp	r2, #20
 8008fc4:	d80f      	bhi.n	8008fe6 <HAL_TIM_OC_ConfigChannel+0x36>
 8008fc6:	e8df f002 	tbb	[pc, r2]
 8008fca:	0e0b      	.short	0x0e0b
 8008fcc:	0e120e0e 	.word	0x0e120e0e
 8008fd0:	0e160e0e 	.word	0x0e160e0e
 8008fd4:	0e1a0e0e 	.word	0x0e1a0e0e
 8008fd8:	0e1e0e0e 	.word	0x0e1e0e0e
 8008fdc:	0e0e      	.short	0x0e0e
 8008fde:	22          	.byte	0x22
 8008fdf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008fe0:	6800      	ldr	r0, [r0, #0]
 8008fe2:	f7ff fc77 	bl	80088d4 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 8008fe6:	2000      	movs	r0, #0
 8008fe8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8008fec:	bd10      	pop	{r4, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008fee:	6800      	ldr	r0, [r0, #0]
 8008ff0:	f7ff ff98 	bl	8008f24 <TIM_OC2_SetConfig>
      break;
 8008ff4:	e7f7      	b.n	8008fe6 <HAL_TIM_OC_ConfigChannel+0x36>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ff6:	6800      	ldr	r0, [r0, #0]
 8008ff8:	f7ff fcba 	bl	8008970 <TIM_OC3_SetConfig>
      break;
 8008ffc:	e7f3      	b.n	8008fe6 <HAL_TIM_OC_ConfigChannel+0x36>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008ffe:	6800      	ldr	r0, [r0, #0]
 8009000:	f7ff fcfc 	bl	80089fc <TIM_OC4_SetConfig>
      break;
 8009004:	e7ef      	b.n	8008fe6 <HAL_TIM_OC_ConfigChannel+0x36>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009006:	6800      	ldr	r0, [r0, #0]
 8009008:	f7ff fd2e 	bl	8008a68 <TIM_OC5_SetConfig>
      break;
 800900c:	e7eb      	b.n	8008fe6 <HAL_TIM_OC_ConfigChannel+0x36>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800900e:	6800      	ldr	r0, [r0, #0]
 8009010:	f7ff fd5e 	bl	8008ad0 <TIM_OC6_SetConfig>
      break;
 8009014:	e7e7      	b.n	8008fe6 <HAL_TIM_OC_ConfigChannel+0x36>
  __HAL_LOCK(htim);
 8009016:	2002      	movs	r0, #2
}
 8009018:	4770      	bx	lr

0800901a <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800901a:	f001 011f 	and.w	r1, r1, #31
 800901e:	f04f 0c01 	mov.w	ip, #1
 8009022:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009026:	6a03      	ldr	r3, [r0, #32]
 8009028:	ea23 030c 	bic.w	r3, r3, ip
 800902c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800902e:	6a03      	ldr	r3, [r0, #32]
 8009030:	408a      	lsls	r2, r1
 8009032:	4313      	orrs	r3, r2
 8009034:	6203      	str	r3, [r0, #32]
}
 8009036:	4770      	bx	lr

08009038 <HAL_TIM_OC_Start_IT>:
{
 8009038:	b510      	push	{r4, lr}
 800903a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800903c:	2910      	cmp	r1, #16
 800903e:	d83c      	bhi.n	80090ba <HAL_TIM_OC_Start_IT+0x82>
 8009040:	e8df f001 	tbb	[pc, r1]
 8009044:	3b3b3b09 	.word	0x3b3b3b09
 8009048:	3b3b3b1f 	.word	0x3b3b3b1f
 800904c:	3b3b3b26 	.word	0x3b3b3b26
 8009050:	3b3b3b2d 	.word	0x3b3b3b2d
 8009054:	34          	.byte	0x34
 8009055:	00          	.byte	0x00
 8009056:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800905a:	b2db      	uxtb	r3, r3
 800905c:	3b01      	subs	r3, #1
 800905e:	bf18      	it	ne
 8009060:	2301      	movne	r3, #1
 8009062:	2b00      	cmp	r3, #0
 8009064:	f040 80b4 	bne.w	80091d0 <HAL_TIM_OC_Start_IT+0x198>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009068:	2910      	cmp	r1, #16
 800906a:	d84b      	bhi.n	8009104 <HAL_TIM_OC_Start_IT+0xcc>
 800906c:	e8df f001 	tbb	[pc, r1]
 8009070:	4a4a4a2c 	.word	0x4a4a4a2c
 8009074:	4a4a4a3a 	.word	0x4a4a4a3a
 8009078:	4a4a4a3e 	.word	0x4a4a4a3e
 800907c:	4a4a4a42 	.word	0x4a4a4a42
 8009080:	46          	.byte	0x46
 8009081:	00          	.byte	0x00
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009082:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8009086:	b2db      	uxtb	r3, r3
 8009088:	3b01      	subs	r3, #1
 800908a:	bf18      	it	ne
 800908c:	2301      	movne	r3, #1
 800908e:	e7e8      	b.n	8009062 <HAL_TIM_OC_Start_IT+0x2a>
 8009090:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8009094:	b2db      	uxtb	r3, r3
 8009096:	3b01      	subs	r3, #1
 8009098:	bf18      	it	ne
 800909a:	2301      	movne	r3, #1
 800909c:	e7e1      	b.n	8009062 <HAL_TIM_OC_Start_IT+0x2a>
 800909e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	3b01      	subs	r3, #1
 80090a6:	bf18      	it	ne
 80090a8:	2301      	movne	r3, #1
 80090aa:	e7da      	b.n	8009062 <HAL_TIM_OC_Start_IT+0x2a>
 80090ac:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	3b01      	subs	r3, #1
 80090b4:	bf18      	it	ne
 80090b6:	2301      	movne	r3, #1
 80090b8:	e7d3      	b.n	8009062 <HAL_TIM_OC_Start_IT+0x2a>
 80090ba:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80090be:	b2db      	uxtb	r3, r3
 80090c0:	3b01      	subs	r3, #1
 80090c2:	bf18      	it	ne
 80090c4:	2301      	movne	r3, #1
 80090c6:	e7cc      	b.n	8009062 <HAL_TIM_OC_Start_IT+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80090c8:	2302      	movs	r3, #2
 80090ca:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  switch (Channel)
 80090ce:	290c      	cmp	r1, #12
 80090d0:	d821      	bhi.n	8009116 <HAL_TIM_OC_Start_IT+0xde>
 80090d2:	e8df f001 	tbb	[pc, r1]
 80090d6:	201b      	.short	0x201b
 80090d8:	205d2020 	.word	0x205d2020
 80090dc:	20632020 	.word	0x20632020
 80090e0:	2020      	.short	0x2020
 80090e2:	69          	.byte	0x69
 80090e3:	00          	.byte	0x00
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80090e4:	2302      	movs	r3, #2
 80090e6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80090ea:	e7f0      	b.n	80090ce <HAL_TIM_OC_Start_IT+0x96>
 80090ec:	2302      	movs	r3, #2
 80090ee:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80090f2:	e7ec      	b.n	80090ce <HAL_TIM_OC_Start_IT+0x96>
 80090f4:	2302      	movs	r3, #2
 80090f6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80090fa:	e7e8      	b.n	80090ce <HAL_TIM_OC_Start_IT+0x96>
 80090fc:	2302      	movs	r3, #2
 80090fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009102:	e7e4      	b.n	80090ce <HAL_TIM_OC_Start_IT+0x96>
 8009104:	2302      	movs	r3, #2
 8009106:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800910a:	e7e0      	b.n	80090ce <HAL_TIM_OC_Start_IT+0x96>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800910c:	6822      	ldr	r2, [r4, #0]
 800910e:	68d3      	ldr	r3, [r2, #12]
 8009110:	f043 0302 	orr.w	r3, r3, #2
 8009114:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009116:	2201      	movs	r2, #1
 8009118:	6820      	ldr	r0, [r4, #0]
 800911a:	f7ff ff7e 	bl	800901a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800911e:	6823      	ldr	r3, [r4, #0]
 8009120:	4a2e      	ldr	r2, [pc, #184]	; (80091dc <HAL_TIM_OC_Start_IT+0x1a4>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d00f      	beq.n	8009146 <HAL_TIM_OC_Start_IT+0x10e>
 8009126:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800912a:	4293      	cmp	r3, r2
 800912c:	d00b      	beq.n	8009146 <HAL_TIM_OC_Start_IT+0x10e>
 800912e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009132:	4293      	cmp	r3, r2
 8009134:	d007      	beq.n	8009146 <HAL_TIM_OC_Start_IT+0x10e>
 8009136:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800913a:	4293      	cmp	r3, r2
 800913c:	d003      	beq.n	8009146 <HAL_TIM_OC_Start_IT+0x10e>
 800913e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009142:	4293      	cmp	r3, r2
 8009144:	d103      	bne.n	800914e <HAL_TIM_OC_Start_IT+0x116>
    __HAL_TIM_MOE_ENABLE(htim);
 8009146:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009148:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800914c:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800914e:	6823      	ldr	r3, [r4, #0]
 8009150:	4a22      	ldr	r2, [pc, #136]	; (80091dc <HAL_TIM_OC_Start_IT+0x1a4>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d02e      	beq.n	80091b4 <HAL_TIM_OC_Start_IT+0x17c>
 8009156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800915a:	d02b      	beq.n	80091b4 <HAL_TIM_OC_Start_IT+0x17c>
 800915c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009160:	4293      	cmp	r3, r2
 8009162:	d027      	beq.n	80091b4 <HAL_TIM_OC_Start_IT+0x17c>
 8009164:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009168:	4293      	cmp	r3, r2
 800916a:	d023      	beq.n	80091b4 <HAL_TIM_OC_Start_IT+0x17c>
 800916c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009170:	4293      	cmp	r3, r2
 8009172:	d01f      	beq.n	80091b4 <HAL_TIM_OC_Start_IT+0x17c>
 8009174:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8009178:	4293      	cmp	r3, r2
 800917a:	d01b      	beq.n	80091b4 <HAL_TIM_OC_Start_IT+0x17c>
 800917c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009180:	4293      	cmp	r3, r2
 8009182:	d017      	beq.n	80091b4 <HAL_TIM_OC_Start_IT+0x17c>
    __HAL_TIM_ENABLE(htim);
 8009184:	681a      	ldr	r2, [r3, #0]
 8009186:	f042 0201 	orr.w	r2, r2, #1
 800918a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800918c:	2000      	movs	r0, #0
 800918e:	e020      	b.n	80091d2 <HAL_TIM_OC_Start_IT+0x19a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009190:	6822      	ldr	r2, [r4, #0]
 8009192:	68d3      	ldr	r3, [r2, #12]
 8009194:	f043 0304 	orr.w	r3, r3, #4
 8009198:	60d3      	str	r3, [r2, #12]
      break;
 800919a:	e7bc      	b.n	8009116 <HAL_TIM_OC_Start_IT+0xde>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800919c:	6822      	ldr	r2, [r4, #0]
 800919e:	68d3      	ldr	r3, [r2, #12]
 80091a0:	f043 0308 	orr.w	r3, r3, #8
 80091a4:	60d3      	str	r3, [r2, #12]
      break;
 80091a6:	e7b6      	b.n	8009116 <HAL_TIM_OC_Start_IT+0xde>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80091a8:	6822      	ldr	r2, [r4, #0]
 80091aa:	68d3      	ldr	r3, [r2, #12]
 80091ac:	f043 0310 	orr.w	r3, r3, #16
 80091b0:	60d3      	str	r3, [r2, #12]
      break;
 80091b2:	e7b0      	b.n	8009116 <HAL_TIM_OC_Start_IT+0xde>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091b4:	6899      	ldr	r1, [r3, #8]
 80091b6:	4a0a      	ldr	r2, [pc, #40]	; (80091e0 <HAL_TIM_OC_Start_IT+0x1a8>)
 80091b8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ba:	2a06      	cmp	r2, #6
 80091bc:	d00a      	beq.n	80091d4 <HAL_TIM_OC_Start_IT+0x19c>
 80091be:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80091c2:	d009      	beq.n	80091d8 <HAL_TIM_OC_Start_IT+0x1a0>
      __HAL_TIM_ENABLE(htim);
 80091c4:	681a      	ldr	r2, [r3, #0]
 80091c6:	f042 0201 	orr.w	r2, r2, #1
 80091ca:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80091cc:	2000      	movs	r0, #0
 80091ce:	e000      	b.n	80091d2 <HAL_TIM_OC_Start_IT+0x19a>
    return HAL_ERROR;
 80091d0:	2001      	movs	r0, #1
}
 80091d2:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80091d4:	2000      	movs	r0, #0
 80091d6:	e7fc      	b.n	80091d2 <HAL_TIM_OC_Start_IT+0x19a>
 80091d8:	2000      	movs	r0, #0
 80091da:	e7fa      	b.n	80091d2 <HAL_TIM_OC_Start_IT+0x19a>
 80091dc:	40012c00 	.word	0x40012c00
 80091e0:	00010007 	.word	0x00010007

080091e4 <HAL_TIM_OC_Stop_IT>:
{
 80091e4:	b538      	push	{r3, r4, r5, lr}
 80091e6:	4605      	mov	r5, r0
 80091e8:	460c      	mov	r4, r1
  switch (Channel)
 80091ea:	290c      	cmp	r1, #12
 80091ec:	d80d      	bhi.n	800920a <HAL_TIM_OC_Stop_IT+0x26>
 80091ee:	e8df f001 	tbb	[pc, r1]
 80091f2:	0c07      	.short	0x0c07
 80091f4:	0c480c0c 	.word	0x0c480c0c
 80091f8:	0c4e0c0c 	.word	0x0c4e0c0c
 80091fc:	0c0c      	.short	0x0c0c
 80091fe:	54          	.byte	0x54
 80091ff:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009200:	6802      	ldr	r2, [r0, #0]
 8009202:	68d3      	ldr	r3, [r2, #12]
 8009204:	f023 0302 	bic.w	r3, r3, #2
 8009208:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800920a:	2200      	movs	r2, #0
 800920c:	4621      	mov	r1, r4
 800920e:	6828      	ldr	r0, [r5, #0]
 8009210:	f7ff ff03 	bl	800901a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009214:	682b      	ldr	r3, [r5, #0]
 8009216:	4a34      	ldr	r2, [pc, #208]	; (80092e8 <HAL_TIM_OC_Stop_IT+0x104>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d00f      	beq.n	800923c <HAL_TIM_OC_Stop_IT+0x58>
 800921c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009220:	4293      	cmp	r3, r2
 8009222:	d00b      	beq.n	800923c <HAL_TIM_OC_Stop_IT+0x58>
 8009224:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009228:	4293      	cmp	r3, r2
 800922a:	d007      	beq.n	800923c <HAL_TIM_OC_Stop_IT+0x58>
 800922c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009230:	4293      	cmp	r3, r2
 8009232:	d003      	beq.n	800923c <HAL_TIM_OC_Stop_IT+0x58>
 8009234:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009238:	4293      	cmp	r3, r2
 800923a:	d10d      	bne.n	8009258 <HAL_TIM_OC_Stop_IT+0x74>
    __HAL_TIM_MOE_DISABLE(htim);
 800923c:	6a19      	ldr	r1, [r3, #32]
 800923e:	f241 1211 	movw	r2, #4369	; 0x1111
 8009242:	4211      	tst	r1, r2
 8009244:	d108      	bne.n	8009258 <HAL_TIM_OC_Stop_IT+0x74>
 8009246:	6a19      	ldr	r1, [r3, #32]
 8009248:	f240 4244 	movw	r2, #1092	; 0x444
 800924c:	4211      	tst	r1, r2
 800924e:	d103      	bne.n	8009258 <HAL_TIM_OC_Stop_IT+0x74>
 8009250:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009252:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009256:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8009258:	682b      	ldr	r3, [r5, #0]
 800925a:	6a19      	ldr	r1, [r3, #32]
 800925c:	f241 1211 	movw	r2, #4369	; 0x1111
 8009260:	4211      	tst	r1, r2
 8009262:	d108      	bne.n	8009276 <HAL_TIM_OC_Stop_IT+0x92>
 8009264:	6a19      	ldr	r1, [r3, #32]
 8009266:	f240 4244 	movw	r2, #1092	; 0x444
 800926a:	4211      	tst	r1, r2
 800926c:	d103      	bne.n	8009276 <HAL_TIM_OC_Stop_IT+0x92>
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	f022 0201 	bic.w	r2, r2, #1
 8009274:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009276:	b9b4      	cbnz	r4, 80092a6 <HAL_TIM_OC_Stop_IT+0xc2>
 8009278:	2301      	movs	r3, #1
 800927a:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
}
 800927e:	2000      	movs	r0, #0
 8009280:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8009282:	6802      	ldr	r2, [r0, #0]
 8009284:	68d3      	ldr	r3, [r2, #12]
 8009286:	f023 0304 	bic.w	r3, r3, #4
 800928a:	60d3      	str	r3, [r2, #12]
      break;
 800928c:	e7bd      	b.n	800920a <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800928e:	6802      	ldr	r2, [r0, #0]
 8009290:	68d3      	ldr	r3, [r2, #12]
 8009292:	f023 0308 	bic.w	r3, r3, #8
 8009296:	60d3      	str	r3, [r2, #12]
      break;
 8009298:	e7b7      	b.n	800920a <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800929a:	6802      	ldr	r2, [r0, #0]
 800929c:	68d3      	ldr	r3, [r2, #12]
 800929e:	f023 0310 	bic.w	r3, r3, #16
 80092a2:	60d3      	str	r3, [r2, #12]
      break;
 80092a4:	e7b1      	b.n	800920a <HAL_TIM_OC_Stop_IT+0x26>
 80092a6:	3c04      	subs	r4, #4
 80092a8:	2c0c      	cmp	r4, #12
 80092aa:	d818      	bhi.n	80092de <HAL_TIM_OC_Stop_IT+0xfa>
 80092ac:	e8df f004 	tbb	[pc, r4]
 80092b0:	17171707 	.word	0x17171707
 80092b4:	1717170b 	.word	0x1717170b
 80092b8:	1717170f 	.word	0x1717170f
 80092bc:	13          	.byte	0x13
 80092bd:	00          	.byte	0x00
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80092be:	2301      	movs	r3, #1
 80092c0:	f885 303f 	strb.w	r3, [r5, #63]	; 0x3f
 80092c4:	e7db      	b.n	800927e <HAL_TIM_OC_Stop_IT+0x9a>
 80092c6:	2301      	movs	r3, #1
 80092c8:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
 80092cc:	e7d7      	b.n	800927e <HAL_TIM_OC_Stop_IT+0x9a>
 80092ce:	2301      	movs	r3, #1
 80092d0:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
 80092d4:	e7d3      	b.n	800927e <HAL_TIM_OC_Stop_IT+0x9a>
 80092d6:	2301      	movs	r3, #1
 80092d8:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
 80092dc:	e7cf      	b.n	800927e <HAL_TIM_OC_Stop_IT+0x9a>
 80092de:	2301      	movs	r3, #1
 80092e0:	f885 3043 	strb.w	r3, [r5, #67]	; 0x43
 80092e4:	e7cb      	b.n	800927e <HAL_TIM_OC_Stop_IT+0x9a>
 80092e6:	bf00      	nop
 80092e8:	40012c00 	.word	0x40012c00

080092ec <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80092ec:	4770      	bx	lr

080092ee <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80092ee:	4770      	bx	lr

080092f0 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80092f0:	4770      	bx	lr
	...

080092f4 <USB_CoreReset>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0U;
 80092f4:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80092f6:	3301      	adds	r3, #1
 80092f8:	4a0c      	ldr	r2, [pc, #48]	; (800932c <USB_CoreReset+0x38>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d811      	bhi.n	8009322 <USB_CoreReset+0x2e>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80092fe:	6902      	ldr	r2, [r0, #16]
 8009300:	2a00      	cmp	r2, #0
 8009302:	daf8      	bge.n	80092f6 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009304:	6903      	ldr	r3, [r0, #16]
 8009306:	f043 0301 	orr.w	r3, r3, #1
 800930a:	6103      	str	r3, [r0, #16]
  count = 0U;
 800930c:	2300      	movs	r3, #0

  do
  {
    if (++count > 200000U)
 800930e:	3301      	adds	r3, #1
 8009310:	4a06      	ldr	r2, [pc, #24]	; (800932c <USB_CoreReset+0x38>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d807      	bhi.n	8009326 <USB_CoreReset+0x32>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009316:	6902      	ldr	r2, [r0, #16]
 8009318:	f012 0f01 	tst.w	r2, #1
 800931c:	d1f7      	bne.n	800930e <USB_CoreReset+0x1a>

  return HAL_OK;
 800931e:	2000      	movs	r0, #0
 8009320:	4770      	bx	lr
      return HAL_TIMEOUT;
 8009322:	2003      	movs	r0, #3
 8009324:	4770      	bx	lr
      return HAL_TIMEOUT;
 8009326:	2003      	movs	r0, #3
}
 8009328:	4770      	bx	lr
 800932a:	bf00      	nop
 800932c:	00030d40 	.word	0x00030d40

08009330 <USB_CoreInit>:
{
 8009330:	b084      	sub	sp, #16
 8009332:	b510      	push	{r4, lr}
 8009334:	4604      	mov	r4, r0
 8009336:	f10d 0c0c 	add.w	ip, sp, #12
 800933a:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800933e:	68c3      	ldr	r3, [r0, #12]
 8009340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009344:	60c3      	str	r3, [r0, #12]
  ret = USB_CoreReset(USBx);
 8009346:	f7ff ffd5 	bl	80092f4 <USB_CoreReset>
  if (cfg.battery_charging_enable == 0U)
 800934a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800934c:	b93b      	cbnz	r3, 800935e <USB_CoreInit+0x2e>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800934e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009354:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8009356:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800935a:	b004      	add	sp, #16
 800935c:	4770      	bx	lr
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800935e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009360:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009364:	63a3      	str	r3, [r4, #56]	; 0x38
 8009366:	e7f6      	b.n	8009356 <USB_CoreInit+0x26>

08009368 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8009368:	2a02      	cmp	r2, #2
 800936a:	d00a      	beq.n	8009382 <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800936c:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800936e:	68c3      	ldr	r3, [r0, #12]
 8009370:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8009374:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009376:	68c3      	ldr	r3, [r0, #12]
 8009378:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 800937c:	60c3      	str	r3, [r0, #12]
}
 800937e:	2000      	movs	r0, #0
 8009380:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009382:	4b23      	ldr	r3, [pc, #140]	; (8009410 <USB_SetTurnaroundTime+0xa8>)
 8009384:	440b      	add	r3, r1
 8009386:	4a23      	ldr	r2, [pc, #140]	; (8009414 <USB_SetTurnaroundTime+0xac>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d92f      	bls.n	80093ec <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800938c:	4b22      	ldr	r3, [pc, #136]	; (8009418 <USB_SetTurnaroundTime+0xb0>)
 800938e:	440b      	add	r3, r1
 8009390:	4a22      	ldr	r2, [pc, #136]	; (800941c <USB_SetTurnaroundTime+0xb4>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d92c      	bls.n	80093f0 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009396:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 800939a:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 800939e:	4a20      	ldr	r2, [pc, #128]	; (8009420 <USB_SetTurnaroundTime+0xb8>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d927      	bls.n	80093f4 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80093a4:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 80093a8:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 80093ac:	4a1d      	ldr	r2, [pc, #116]	; (8009424 <USB_SetTurnaroundTime+0xbc>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d322      	bcc.n	80093f8 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80093b2:	4b1d      	ldr	r3, [pc, #116]	; (8009428 <USB_SetTurnaroundTime+0xc0>)
 80093b4:	440b      	add	r3, r1
 80093b6:	4a1d      	ldr	r2, [pc, #116]	; (800942c <USB_SetTurnaroundTime+0xc4>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d91f      	bls.n	80093fc <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80093bc:	4b1c      	ldr	r3, [pc, #112]	; (8009430 <USB_SetTurnaroundTime+0xc8>)
 80093be:	440b      	add	r3, r1
 80093c0:	4a1c      	ldr	r2, [pc, #112]	; (8009434 <USB_SetTurnaroundTime+0xcc>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d31c      	bcc.n	8009400 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80093c6:	4b1c      	ldr	r3, [pc, #112]	; (8009438 <USB_SetTurnaroundTime+0xd0>)
 80093c8:	440b      	add	r3, r1
 80093ca:	4a1c      	ldr	r2, [pc, #112]	; (800943c <USB_SetTurnaroundTime+0xd4>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d319      	bcc.n	8009404 <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80093d0:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 80093d4:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 80093d8:	4a19      	ldr	r2, [pc, #100]	; (8009440 <USB_SetTurnaroundTime+0xd8>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d314      	bcc.n	8009408 <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80093de:	4b19      	ldr	r3, [pc, #100]	; (8009444 <USB_SetTurnaroundTime+0xdc>)
 80093e0:	440b      	add	r3, r1
 80093e2:	4a19      	ldr	r2, [pc, #100]	; (8009448 <USB_SetTurnaroundTime+0xe0>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d211      	bcs.n	800940c <USB_SetTurnaroundTime+0xa4>
      UsbTrd = 0x7U;
 80093e8:	2207      	movs	r2, #7
 80093ea:	e7c0      	b.n	800936e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 80093ec:	220f      	movs	r2, #15
 80093ee:	e7be      	b.n	800936e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 80093f0:	220e      	movs	r2, #14
 80093f2:	e7bc      	b.n	800936e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 80093f4:	220d      	movs	r2, #13
 80093f6:	e7ba      	b.n	800936e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 80093f8:	220c      	movs	r2, #12
 80093fa:	e7b8      	b.n	800936e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 80093fc:	220b      	movs	r2, #11
 80093fe:	e7b6      	b.n	800936e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8009400:	220a      	movs	r2, #10
 8009402:	e7b4      	b.n	800936e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8009404:	2209      	movs	r2, #9
 8009406:	e7b2      	b.n	800936e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8009408:	2208      	movs	r2, #8
 800940a:	e7b0      	b.n	800936e <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 800940c:	2206      	movs	r2, #6
 800940e:	e7ae      	b.n	800936e <USB_SetTurnaroundTime+0x6>
 8009410:	ff275340 	.word	0xff275340
 8009414:	000c34ff 	.word	0x000c34ff
 8009418:	ff1b1e40 	.word	0xff1b1e40
 800941c:	000f423f 	.word	0x000f423f
 8009420:	00124f7f 	.word	0x00124f7f
 8009424:	0013d620 	.word	0x0013d620
 8009428:	fee5b660 	.word	0xfee5b660
 800942c:	0016e35f 	.word	0x0016e35f
 8009430:	feced300 	.word	0xfeced300
 8009434:	001b7740 	.word	0x001b7740
 8009438:	feb35bc0 	.word	0xfeb35bc0
 800943c:	002191c0 	.word	0x002191c0
 8009440:	00387520 	.word	0x00387520
 8009444:	fe5954e0 	.word	0xfe5954e0
 8009448:	00419ce0 	.word	0x00419ce0

0800944c <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800944c:	6883      	ldr	r3, [r0, #8]
 800944e:	f043 0301 	orr.w	r3, r3, #1
 8009452:	6083      	str	r3, [r0, #8]
}
 8009454:	2000      	movs	r0, #0
 8009456:	4770      	bx	lr

08009458 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009458:	6883      	ldr	r3, [r0, #8]
 800945a:	f023 0301 	bic.w	r3, r3, #1
 800945e:	6083      	str	r3, [r0, #8]
}
 8009460:	2000      	movs	r0, #0
 8009462:	4770      	bx	lr

08009464 <USB_SetCurrentMode>:
{
 8009464:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009466:	68c3      	ldr	r3, [r0, #12]
 8009468:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800946c:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800946e:	2901      	cmp	r1, #1
 8009470:	d009      	beq.n	8009486 <USB_SetCurrentMode+0x22>
  else if (mode == USB_DEVICE_MODE)
 8009472:	b969      	cbnz	r1, 8009490 <USB_SetCurrentMode+0x2c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009474:	68c3      	ldr	r3, [r0, #12]
 8009476:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800947a:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800947c:	2032      	movs	r0, #50	; 0x32
 800947e:	f7fb ffe7 	bl	8005450 <HAL_Delay>
  return HAL_OK;
 8009482:	2000      	movs	r0, #0
}
 8009484:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009486:	68c3      	ldr	r3, [r0, #12]
 8009488:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800948c:	60c3      	str	r3, [r0, #12]
 800948e:	e7f5      	b.n	800947c <USB_SetCurrentMode+0x18>
    return HAL_ERROR;
 8009490:	2001      	movs	r0, #1
 8009492:	e7f7      	b.n	8009484 <USB_SetCurrentMode+0x20>

08009494 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009494:	0189      	lsls	r1, r1, #6
 8009496:	f041 0120 	orr.w	r1, r1, #32
 800949a:	6101      	str	r1, [r0, #16]
  uint32_t count = 0U;
 800949c:	2300      	movs	r3, #0
    if (++count > 200000U)
 800949e:	3301      	adds	r3, #1
 80094a0:	4a05      	ldr	r2, [pc, #20]	; (80094b8 <USB_FlushTxFifo+0x24>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d805      	bhi.n	80094b2 <USB_FlushTxFifo+0x1e>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80094a6:	6902      	ldr	r2, [r0, #16]
 80094a8:	f012 0f20 	tst.w	r2, #32
 80094ac:	d1f7      	bne.n	800949e <USB_FlushTxFifo+0xa>
  return HAL_OK;
 80094ae:	2000      	movs	r0, #0
 80094b0:	4770      	bx	lr
      return HAL_TIMEOUT;
 80094b2:	2003      	movs	r0, #3
}
 80094b4:	4770      	bx	lr
 80094b6:	bf00      	nop
 80094b8:	00030d40 	.word	0x00030d40

080094bc <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80094bc:	2310      	movs	r3, #16
 80094be:	6103      	str	r3, [r0, #16]
  uint32_t count = 0;
 80094c0:	2300      	movs	r3, #0
    if (++count > 200000U)
 80094c2:	3301      	adds	r3, #1
 80094c4:	4a05      	ldr	r2, [pc, #20]	; (80094dc <USB_FlushRxFifo+0x20>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d805      	bhi.n	80094d6 <USB_FlushRxFifo+0x1a>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80094ca:	6902      	ldr	r2, [r0, #16]
 80094cc:	f012 0f10 	tst.w	r2, #16
 80094d0:	d1f7      	bne.n	80094c2 <USB_FlushRxFifo+0x6>
  return HAL_OK;
 80094d2:	2000      	movs	r0, #0
 80094d4:	4770      	bx	lr
      return HAL_TIMEOUT;
 80094d6:	2003      	movs	r0, #3
}
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	00030d40 	.word	0x00030d40

080094e0 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 80094e0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80094e4:	4319      	orrs	r1, r3
 80094e6:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 80094ea:	2000      	movs	r0, #0
 80094ec:	4770      	bx	lr
	...

080094f0 <USB_DevInit>:
{
 80094f0:	b084      	sub	sp, #16
 80094f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094f6:	4604      	mov	r4, r0
 80094f8:	a807      	add	r0, sp, #28
 80094fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80094fe:	2300      	movs	r3, #0
 8009500:	e006      	b.n	8009510 <USB_DevInit+0x20>
    USBx->DIEPTXF[i] = 0U;
 8009502:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8009506:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800950a:	2100      	movs	r1, #0
 800950c:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 800950e:	3301      	adds	r3, #1
 8009510:	2b0e      	cmp	r3, #14
 8009512:	d9f6      	bls.n	8009502 <USB_DevInit+0x12>
  if (cfg.vbus_sensing_enable == 0U)
 8009514:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8009516:	bb8f      	cbnz	r7, 800957c <USB_DevInit+0x8c>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009518:	f8d4 3804 	ldr.w	r3, [r4, #2052]	; 0x804
 800951c:	f043 0302 	orr.w	r3, r3, #2
 8009520:	f8c4 3804 	str.w	r3, [r4, #2052]	; 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009524:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009526:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800952a:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800952c:	6823      	ldr	r3, [r4, #0]
 800952e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009532:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009534:	6823      	ldr	r3, [r4, #0]
 8009536:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800953a:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 800953c:	2300      	movs	r3, #0
 800953e:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009542:	f504 6500 	add.w	r5, r4, #2048	; 0x800
 8009546:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800954a:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800954e:	2103      	movs	r1, #3
 8009550:	4620      	mov	r0, r4
 8009552:	f7ff ffc5 	bl	80094e0 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009556:	2110      	movs	r1, #16
 8009558:	4620      	mov	r0, r4
 800955a:	f7ff ff9b 	bl	8009494 <USB_FlushTxFifo>
 800955e:	4680      	mov	r8, r0
 8009560:	b108      	cbz	r0, 8009566 <USB_DevInit+0x76>
    ret = HAL_ERROR;
 8009562:	f04f 0801 	mov.w	r8, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009566:	4620      	mov	r0, r4
 8009568:	f7ff ffa8 	bl	80094bc <USB_FlushRxFifo>
 800956c:	b108      	cbz	r0, 8009572 <USB_DevInit+0x82>
    ret = HAL_ERROR;
 800956e:	f04f 0801 	mov.w	r8, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8009572:	2300      	movs	r3, #0
 8009574:	612b      	str	r3, [r5, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009576:	616b      	str	r3, [r5, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009578:	61eb      	str	r3, [r5, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800957a:	e00f      	b.n	800959c <USB_DevInit+0xac>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800957c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800957e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009582:	63a3      	str	r3, [r4, #56]	; 0x38
 8009584:	e7da      	b.n	800953c <USB_DevInit+0x4c>
      if (i == 0U)
 8009586:	b9c3      	cbnz	r3, 80095ba <USB_DevInit+0xca>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009588:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800958c:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009590:	2200      	movs	r2, #0
 8009592:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009594:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8009598:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800959a:	3301      	adds	r3, #1
 800959c:	9907      	ldr	r1, [sp, #28]
 800959e:	4299      	cmp	r1, r3
 80095a0:	d910      	bls.n	80095c4 <USB_DevInit+0xd4>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80095a2:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 80095a6:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 80095aa:	f8d2 0900 	ldr.w	r0, [r2, #2304]	; 0x900
 80095ae:	2800      	cmp	r0, #0
 80095b0:	dbe9      	blt.n	8009586 <USB_DevInit+0x96>
      USBx_INEP(i)->DIEPCTL = 0U;
 80095b2:	2000      	movs	r0, #0
 80095b4:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 80095b8:	e7ea      	b.n	8009590 <USB_DevInit+0xa0>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80095ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80095be:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 80095c2:	e7e5      	b.n	8009590 <USB_DevInit+0xa0>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80095c4:	2300      	movs	r3, #0
 80095c6:	e00a      	b.n	80095de <USB_DevInit+0xee>
      if (i == 0U)
 80095c8:	b1c3      	cbz	r3, 80095fc <USB_DevInit+0x10c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80095ca:	f04f 4c90 	mov.w	ip, #1207959552	; 0x48000000
 80095ce:	f8c2 cb00 	str.w	ip, [r2, #2816]	; 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80095d2:	2200      	movs	r2, #0
 80095d4:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80095d6:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 80095da:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80095dc:	3301      	adds	r3, #1
 80095de:	4299      	cmp	r1, r3
 80095e0:	d911      	bls.n	8009606 <USB_DevInit+0x116>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80095e2:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 80095e6:	f502 6030 	add.w	r0, r2, #2816	; 0xb00
 80095ea:	f8d2 6b00 	ldr.w	r6, [r2, #2816]	; 0xb00
 80095ee:	2e00      	cmp	r6, #0
 80095f0:	dbea      	blt.n	80095c8 <USB_DevInit+0xd8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80095f2:	f04f 0c00 	mov.w	ip, #0
 80095f6:	f8c2 cb00 	str.w	ip, [r2, #2816]	; 0xb00
 80095fa:	e7ea      	b.n	80095d2 <USB_DevInit+0xe2>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80095fc:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 8009600:	f8c2 cb00 	str.w	ip, [r2, #2816]	; 0xb00
 8009604:	e7e5      	b.n	80095d2 <USB_DevInit+0xe2>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009606:	692b      	ldr	r3, [r5, #16]
 8009608:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800960c:	612b      	str	r3, [r5, #16]
  USBx->GINTMSK = 0U;
 800960e:	2300      	movs	r3, #0
 8009610:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009612:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8009616:	6163      	str	r3, [r4, #20]
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009618:	69a3      	ldr	r3, [r4, #24]
 800961a:	f043 0310 	orr.w	r3, r3, #16
 800961e:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009620:	69a2      	ldr	r2, [r4, #24]
 8009622:	4b0b      	ldr	r3, [pc, #44]	; (8009650 <USB_DevInit+0x160>)
 8009624:	4313      	orrs	r3, r2
 8009626:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8009628:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800962a:	b11b      	cbz	r3, 8009634 <USB_DevInit+0x144>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800962c:	69a3      	ldr	r3, [r4, #24]
 800962e:	f043 0308 	orr.w	r3, r3, #8
 8009632:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8009634:	2f01      	cmp	r7, #1
 8009636:	d004      	beq.n	8009642 <USB_DevInit+0x152>
}
 8009638:	4640      	mov	r0, r8
 800963a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800963e:	b004      	add	sp, #16
 8009640:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009642:	69a3      	ldr	r3, [r4, #24]
 8009644:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009648:	f043 0304 	orr.w	r3, r3, #4
 800964c:	61a3      	str	r3, [r4, #24]
 800964e:	e7f3      	b.n	8009638 <USB_DevInit+0x148>
 8009650:	803c3800 	.word	0x803c3800

08009654 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009654:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8009658:	f003 0306 	and.w	r3, r3, #6
  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800965c:	2b02      	cmp	r3, #2
 800965e:	d005      	beq.n	800966c <USB_GetDevSpeed+0x18>
 8009660:	2b06      	cmp	r3, #6
 8009662:	d001      	beq.n	8009668 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 8009664:	200f      	movs	r0, #15
}
 8009666:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 8009668:	2002      	movs	r0, #2
 800966a:	4770      	bx	lr
 800966c:	2002      	movs	r0, #2
 800966e:	4770      	bx	lr

08009670 <USB_ActivateEndpoint>:
{
 8009670:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8009672:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8009676:	784b      	ldrb	r3, [r1, #1]
 8009678:	2b01      	cmp	r3, #1
 800967a:	d023      	beq.n	80096c4 <USB_ActivateEndpoint+0x54>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800967c:	f500 6e00 	add.w	lr, r0, #2048	; 0x800
 8009680:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
 8009684:	f00c 040f 	and.w	r4, ip, #15
 8009688:	2201      	movs	r2, #1
 800968a:	40a2      	lsls	r2, r4
 800968c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009690:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009694:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8009698:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800969c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80096a0:	d10e      	bne.n	80096c0 <USB_ActivateEndpoint+0x50>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80096a2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80096a6:	688a      	ldr	r2, [r1, #8]
 80096a8:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80096ac:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80096ae:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 80096b2:	4313      	orrs	r3, r2
 80096b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096bc:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80096c0:	2000      	movs	r0, #0
 80096c2:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80096c4:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 80096c8:	f00c 0e0f 	and.w	lr, ip, #15
 80096cc:	fa03 f30e 	lsl.w	r3, r3, lr
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	4313      	orrs	r3, r2
 80096d4:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80096d8:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 80096dc:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80096e0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80096e4:	d1ec      	bne.n	80096c0 <USB_ActivateEndpoint+0x50>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80096e6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80096ea:	688a      	ldr	r2, [r1, #8]
 80096ec:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80096f0:	78c9      	ldrb	r1, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80096f2:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80096f6:	ea42 528c 	orr.w	r2, r2, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80096fa:	4313      	orrs	r3, r2
 80096fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009700:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009704:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8009708:	e7da      	b.n	80096c0 <USB_ActivateEndpoint+0x50>
	...

0800970c <USB_DeactivateEndpoint>:
{
 800970c:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 800970e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009710:	784a      	ldrb	r2, [r1, #1]
 8009712:	2a01      	cmp	r2, #1
 8009714:	d026      	beq.n	8009764 <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009716:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800971a:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800971e:	2a00      	cmp	r2, #0
 8009720:	db52      	blt.n	80097c8 <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009722:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 8009726:	780a      	ldrb	r2, [r1, #0]
 8009728:	f002 020f 	and.w	r2, r2, #15
 800972c:	f04f 0c01 	mov.w	ip, #1
 8009730:	fa0c f202 	lsl.w	r2, ip, r2
 8009734:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 8009738:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800973c:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8009740:	7809      	ldrb	r1, [r1, #0]
 8009742:	f001 010f 	and.w	r1, r1, #15
 8009746:	fa0c fc01 	lsl.w	ip, ip, r1
 800974a:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 800974e:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009752:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	; 0xb00
 8009756:	4a23      	ldr	r2, [pc, #140]	; (80097e4 <USB_DeactivateEndpoint+0xd8>)
 8009758:	400a      	ands	r2, r1
 800975a:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 800975e:	2000      	movs	r0, #0
 8009760:	bc30      	pop	{r4, r5}
 8009762:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009764:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8009768:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800976c:	2a00      	cmp	r2, #0
 800976e:	db1e      	blt.n	80097ae <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009770:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 8009774:	780a      	ldrb	r2, [r1, #0]
 8009776:	f002 020f 	and.w	r2, r2, #15
 800977a:	2401      	movs	r4, #1
 800977c:	fa04 f202 	lsl.w	r2, r4, r2
 8009780:	b292      	uxth	r2, r2
 8009782:	ea25 0202 	bic.w	r2, r5, r2
 8009786:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800978a:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800978e:	7809      	ldrb	r1, [r1, #0]
 8009790:	f001 010f 	and.w	r1, r1, #15
 8009794:	408c      	lsls	r4, r1
 8009796:	b2a4      	uxth	r4, r4
 8009798:	ea22 0204 	bic.w	r2, r2, r4
 800979c:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80097a0:	f8d3 1900 	ldr.w	r1, [r3, #2304]	; 0x900
 80097a4:	4a10      	ldr	r2, [pc, #64]	; (80097e8 <USB_DeactivateEndpoint+0xdc>)
 80097a6:	400a      	ands	r2, r1
 80097a8:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 80097ac:	e7d7      	b.n	800975e <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80097ae:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 80097b2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80097b6:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80097ba:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 80097be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80097c2:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 80097c6:	e7d3      	b.n	8009770 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80097c8:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 80097cc:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80097d0:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80097d4:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 80097d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80097dc:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 80097e0:	e79f      	b.n	8009722 <USB_DeactivateEndpoint+0x16>
 80097e2:	bf00      	nop
 80097e4:	eff37800 	.word	0xeff37800
 80097e8:	ec337800 	.word	0xec337800

080097ec <USB_EP0StartXfer>:
  uint32_t epnum = (uint32_t)ep->num;
 80097ec:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80097ee:	784a      	ldrb	r2, [r1, #1]
 80097f0:	2a01      	cmp	r2, #1
 80097f2:	d023      	beq.n	800983c <USB_EP0StartXfer+0x50>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80097f4:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80097f8:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 80097fc:	691a      	ldr	r2, [r3, #16]
 80097fe:	0cd2      	lsrs	r2, r2, #19
 8009800:	04d2      	lsls	r2, r2, #19
 8009802:	611a      	str	r2, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009804:	691a      	ldr	r2, [r3, #16]
 8009806:	f022 52ff 	bic.w	r2, r2, #534773760	; 0x1fe00000
 800980a:	f422 12c0 	bic.w	r2, r2, #1572864	; 0x180000
 800980e:	611a      	str	r2, [r3, #16]
    if (ep->xfer_len > 0U)
 8009810:	694a      	ldr	r2, [r1, #20]
 8009812:	b10a      	cbz	r2, 8009818 <USB_EP0StartXfer+0x2c>
      ep->xfer_len = ep->maxpacket;
 8009814:	688a      	ldr	r2, [r1, #8]
 8009816:	614a      	str	r2, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009818:	691a      	ldr	r2, [r3, #16]
 800981a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800981e:	611a      	str	r2, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009820:	691a      	ldr	r2, [r3, #16]
 8009822:	6889      	ldr	r1, [r1, #8]
 8009824:	f3c1 0112 	ubfx	r1, r1, #0, #19
 8009828:	430a      	orrs	r2, r1
 800982a:	611a      	str	r2, [r3, #16]
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800982c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009830:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009834:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8009838:	2000      	movs	r0, #0
 800983a:	4770      	bx	lr
{
 800983c:	b430      	push	{r4, r5}
    if (ep->xfer_len == 0U)
 800983e:	694a      	ldr	r2, [r1, #20]
 8009840:	bb62      	cbnz	r2, 800989c <USB_EP0StartXfer+0xb0>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009842:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 8009846:	f8d2 4910 	ldr.w	r4, [r2, #2320]	; 0x910
 800984a:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 800984e:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8009852:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009856:	f8d2 4910 	ldr.w	r4, [r2, #2320]	; 0x910
 800985a:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800985e:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009862:	f8d2 4910 	ldr.w	r4, [r2, #2320]	; 0x910
 8009866:	0ce4      	lsrs	r4, r4, #19
 8009868:	04e4      	lsls	r4, r4, #19
 800986a:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800986e:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8009872:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8009876:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800987a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    if (ep->xfer_len > 0U)
 800987e:	694b      	ldr	r3, [r1, #20]
 8009880:	b14b      	cbz	r3, 8009896 <USB_EP0StartXfer+0xaa>
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009882:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 8009886:	7809      	ldrb	r1, [r1, #0]
 8009888:	f001 010f 	and.w	r1, r1, #15
 800988c:	2201      	movs	r2, #1
 800988e:	408a      	lsls	r2, r1
 8009890:	4313      	orrs	r3, r2
 8009892:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 8009896:	2000      	movs	r0, #0
 8009898:	bc30      	pop	{r4, r5}
 800989a:	4770      	bx	lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800989c:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 80098a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098a4:	6914      	ldr	r4, [r2, #16]
 80098a6:	0ce4      	lsrs	r4, r4, #19
 80098a8:	04e4      	lsls	r4, r4, #19
 80098aa:	6114      	str	r4, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80098ac:	6914      	ldr	r4, [r2, #16]
 80098ae:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 80098b2:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 80098b6:	6114      	str	r4, [r2, #16]
      if (ep->xfer_len > ep->maxpacket)
 80098b8:	688c      	ldr	r4, [r1, #8]
 80098ba:	694d      	ldr	r5, [r1, #20]
 80098bc:	42a5      	cmp	r5, r4
 80098be:	d900      	bls.n	80098c2 <USB_EP0StartXfer+0xd6>
        ep->xfer_len = ep->maxpacket;
 80098c0:	614c      	str	r4, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80098c2:	6914      	ldr	r4, [r2, #16]
 80098c4:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80098c8:	6114      	str	r4, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80098ca:	6914      	ldr	r4, [r2, #16]
 80098cc:	694d      	ldr	r5, [r1, #20]
 80098ce:	f3c5 0c12 	ubfx	ip, r5, #0, #19
 80098d2:	ea44 040c 	orr.w	r4, r4, ip
 80098d6:	6114      	str	r4, [r2, #16]
 80098d8:	e7c9      	b.n	800986e <USB_EP0StartXfer+0x82>

080098da <USB_WritePacket>:
{
 80098da:	b510      	push	{r4, lr}
  count32b = ((uint32_t)len + 3U) / 4U;
 80098dc:	1cdc      	adds	r4, r3, #3
 80098de:	08a4      	lsrs	r4, r4, #2
  for (i = 0U; i < count32b; i++)
 80098e0:	f04f 0e00 	mov.w	lr, #0
 80098e4:	e009      	b.n	80098fa <USB_WritePacket+0x20>
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80098e6:	eb00 3c02 	add.w	ip, r0, r2, lsl #12
 80098ea:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 80098ee:	f851 3b04 	ldr.w	r3, [r1], #4
 80098f2:	f8cc 3000 	str.w	r3, [ip]
  for (i = 0U; i < count32b; i++)
 80098f6:	f10e 0e01 	add.w	lr, lr, #1
 80098fa:	45a6      	cmp	lr, r4
 80098fc:	d3f3      	bcc.n	80098e6 <USB_WritePacket+0xc>
}
 80098fe:	2000      	movs	r0, #0
 8009900:	bd10      	pop	{r4, pc}
	...

08009904 <USB_EPStartXfer>:
{
 8009904:	b570      	push	{r4, r5, r6, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8009906:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009908:	784a      	ldrb	r2, [r1, #1]
 800990a:	2a01      	cmp	r2, #1
 800990c:	d027      	beq.n	800995e <USB_EPStartXfer+0x5a>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800990e:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8009912:	f503 6230 	add.w	r2, r3, #2816	; 0xb00
 8009916:	6914      	ldr	r4, [r2, #16]
 8009918:	0ce4      	lsrs	r4, r4, #19
 800991a:	04e4      	lsls	r4, r4, #19
 800991c:	6114      	str	r4, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800991e:	6914      	ldr	r4, [r2, #16]
 8009920:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8009924:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8009928:	6114      	str	r4, [r2, #16]
    if (ep->xfer_len == 0U)
 800992a:	694c      	ldr	r4, [r1, #20]
 800992c:	2c00      	cmp	r4, #0
 800992e:	f040 8093 	bne.w	8009a58 <USB_EPStartXfer+0x154>
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009932:	6914      	ldr	r4, [r2, #16]
 8009934:	688d      	ldr	r5, [r1, #8]
 8009936:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800993a:	432c      	orrs	r4, r5
 800993c:	6114      	str	r4, [r2, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800993e:	6914      	ldr	r4, [r2, #16]
 8009940:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8009944:	6114      	str	r4, [r2, #16]
    if (ep->type == EP_TYPE_ISOC)
 8009946:	78ca      	ldrb	r2, [r1, #3]
 8009948:	2a01      	cmp	r2, #1
 800994a:	f000 809b 	beq.w	8009a84 <USB_EPStartXfer+0x180>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800994e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8009952:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8009956:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 800995a:	2000      	movs	r0, #0
 800995c:	bd70      	pop	{r4, r5, r6, pc}
    if (ep->xfer_len == 0U)
 800995e:	694a      	ldr	r2, [r1, #20]
 8009960:	bb72      	cbnz	r2, 80099c0 <USB_EPStartXfer+0xbc>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009962:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 8009966:	f8d2 4910 	ldr.w	r4, [r2, #2320]	; 0x910
 800996a:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 800996e:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8009972:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009976:	f8d2 4910 	ldr.w	r4, [r2, #2320]	; 0x910
 800997a:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800997e:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009982:	f8d2 4910 	ldr.w	r4, [r2, #2320]	; 0x910
 8009986:	0ce4      	lsrs	r4, r4, #19
 8009988:	04e4      	lsls	r4, r4, #19
 800998a:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800998e:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8009992:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8009996:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800999a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    if (ep->type != EP_TYPE_ISOC)
 800999e:	78ca      	ldrb	r2, [r1, #3]
 80099a0:	2a01      	cmp	r2, #1
 80099a2:	d041      	beq.n	8009a28 <USB_EPStartXfer+0x124>
      if (ep->xfer_len > 0U)
 80099a4:	694b      	ldr	r3, [r1, #20]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d0d7      	beq.n	800995a <USB_EPStartXfer+0x56>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80099aa:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 80099ae:	7809      	ldrb	r1, [r1, #0]
 80099b0:	f001 010f 	and.w	r1, r1, #15
 80099b4:	2201      	movs	r2, #1
 80099b6:	408a      	lsls	r2, r1
 80099b8:	4313      	orrs	r3, r2
 80099ba:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 80099be:	e7cc      	b.n	800995a <USB_EPStartXfer+0x56>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80099c0:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 80099c4:	f8d2 4910 	ldr.w	r4, [r2, #2320]	; 0x910
 80099c8:	0ce4      	lsrs	r4, r4, #19
 80099ca:	04e4      	lsls	r4, r4, #19
 80099cc:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80099d0:	f8d2 4910 	ldr.w	r4, [r2, #2320]	; 0x910
 80099d4:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 80099d8:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 80099dc:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80099e0:	f8d2 5910 	ldr.w	r5, [r2, #2320]	; 0x910
 80099e4:	694c      	ldr	r4, [r1, #20]
 80099e6:	688e      	ldr	r6, [r1, #8]
 80099e8:	4434      	add	r4, r6
 80099ea:	3c01      	subs	r4, #1
 80099ec:	fbb4 f4f6 	udiv	r4, r4, r6
 80099f0:	4e2e      	ldr	r6, [pc, #184]	; (8009aac <USB_EPStartXfer+0x1a8>)
 80099f2:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 80099f6:	432c      	orrs	r4, r5
 80099f8:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80099fc:	f8d2 4910 	ldr.w	r4, [r2, #2320]	; 0x910
 8009a00:	694d      	ldr	r5, [r1, #20]
 8009a02:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8009a06:	432c      	orrs	r4, r5
 8009a08:	f8c2 4910 	str.w	r4, [r2, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 8009a10:	78cc      	ldrb	r4, [r1, #3]
 8009a12:	2c01      	cmp	r4, #1
 8009a14:	d1bb      	bne.n	800998e <USB_EPStartXfer+0x8a>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009a16:	6914      	ldr	r4, [r2, #16]
 8009a18:	f024 44c0 	bic.w	r4, r4, #1610612736	; 0x60000000
 8009a1c:	6114      	str	r4, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009a1e:	6914      	ldr	r4, [r2, #16]
 8009a20:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 8009a24:	6114      	str	r4, [r2, #16]
 8009a26:	e7b2      	b.n	800998e <USB_EPStartXfer+0x8a>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009a28:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8009a2c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8009a30:	d10b      	bne.n	8009a4a <USB_EPStartXfer+0x146>
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009a32:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8009a36:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8009a3a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8009a3e:	8a8b      	ldrh	r3, [r1, #20]
 8009a40:	780a      	ldrb	r2, [r1, #0]
 8009a42:	68c9      	ldr	r1, [r1, #12]
 8009a44:	f7ff ff49 	bl	80098da <USB_WritePacket>
 8009a48:	e787      	b.n	800995a <USB_EPStartXfer+0x56>
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009a4a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8009a4e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009a52:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 8009a56:	e7f2      	b.n	8009a3e <USB_EPStartXfer+0x13a>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009a58:	688d      	ldr	r5, [r1, #8]
 8009a5a:	442c      	add	r4, r5
 8009a5c:	3c01      	subs	r4, #1
 8009a5e:	fbb4 f4f5 	udiv	r4, r4, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009a62:	6915      	ldr	r5, [r2, #16]
 8009a64:	fa1f fc84 	uxth.w	ip, r4
 8009a68:	4e10      	ldr	r6, [pc, #64]	; (8009aac <USB_EPStartXfer+0x1a8>)
 8009a6a:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 8009a6e:	432c      	orrs	r4, r5
 8009a70:	6114      	str	r4, [r2, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009a72:	6915      	ldr	r5, [r2, #16]
 8009a74:	688c      	ldr	r4, [r1, #8]
 8009a76:	fb0c f404 	mul.w	r4, ip, r4
 8009a7a:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8009a7e:	432c      	orrs	r4, r5
 8009a80:	6114      	str	r4, [r2, #16]
 8009a82:	e760      	b.n	8009946 <USB_EPStartXfer+0x42>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009a84:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8009a88:	f412 7f80 	tst.w	r2, #256	; 0x100
 8009a8c:	d106      	bne.n	8009a9c <USB_EPStartXfer+0x198>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009a8e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8009a92:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8009a96:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 8009a9a:	e758      	b.n	800994e <USB_EPStartXfer+0x4a>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009a9c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8009aa0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009aa4:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 8009aa8:	e751      	b.n	800994e <USB_EPStartXfer+0x4a>
 8009aaa:	bf00      	nop
 8009aac:	1ff80000 	.word	0x1ff80000

08009ab0 <USB_ReadPacket>:
{
 8009ab0:	4684      	mov	ip, r0
 8009ab2:	4608      	mov	r0, r1
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009ab4:	3203      	adds	r2, #3
 8009ab6:	0892      	lsrs	r2, r2, #2
  for (i = 0U; i < count32b; i++)
 8009ab8:	2300      	movs	r3, #0
 8009aba:	e005      	b.n	8009ac8 <USB_ReadPacket+0x18>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009abc:	f50c 5180 	add.w	r1, ip, #4096	; 0x1000
 8009ac0:	6809      	ldr	r1, [r1, #0]
 8009ac2:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d3f7      	bcc.n	8009abc <USB_ReadPacket+0xc>
}
 8009acc:	4770      	bx	lr

08009ace <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8009ace:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009ad0:	784a      	ldrb	r2, [r1, #1]
 8009ad2:	2a01      	cmp	r2, #1
 8009ad4:	d014      	beq.n	8009b00 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009ad6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009ada:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8009ade:	2a00      	cmp	r2, #0
 8009ae0:	db06      	blt.n	8009af0 <USB_EPSetStall+0x22>
 8009ae2:	b12b      	cbz	r3, 8009af0 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009ae4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009ae8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009aec:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009af0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009af4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009af8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8009afc:	2000      	movs	r0, #0
 8009afe:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009b00:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009b04:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8009b08:	2a00      	cmp	r2, #0
 8009b0a:	db06      	blt.n	8009b1a <USB_EPSetStall+0x4c>
 8009b0c:	b12b      	cbz	r3, 8009b1a <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009b0e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009b12:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009b16:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009b1a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009b1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009b22:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8009b26:	e7e9      	b.n	8009afc <USB_EPSetStall+0x2e>

08009b28 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8009b28:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8009b2a:	784a      	ldrb	r2, [r1, #1]
 8009b2c:	2a01      	cmp	r2, #1
 8009b2e:	d00e      	beq.n	8009b4e <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009b30:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009b34:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009b38:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009b3c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009b40:	78cb      	ldrb	r3, [r1, #3]
 8009b42:	3b02      	subs	r3, #2
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	2b01      	cmp	r3, #1
 8009b48:	d915      	bls.n	8009b76 <USB_EPClearStall+0x4e>
}
 8009b4a:	2000      	movs	r0, #0
 8009b4c:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009b4e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8009b52:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009b56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009b5a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009b5e:	78cb      	ldrb	r3, [r1, #3]
 8009b60:	3b02      	subs	r3, #2
 8009b62:	b2db      	uxtb	r3, r3
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	d8f0      	bhi.n	8009b4a <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009b68:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b70:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8009b74:	e7e9      	b.n	8009b4a <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009b76:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009b7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b7e:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8009b82:	e7e2      	b.n	8009b4a <USB_EPClearStall+0x22>

08009b84 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009b84:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8009b88:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009b8c:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009b90:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8009b94:	0109      	lsls	r1, r1, #4
 8009b96:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8009b9a:	430b      	orrs	r3, r1
 8009b9c:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
}
 8009ba0:	2000      	movs	r0, #0
 8009ba2:	4770      	bx	lr

08009ba4 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009ba4:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	; 0xe00
 8009ba8:	f023 0303 	bic.w	r3, r3, #3
 8009bac:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009bb0:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8009bb4:	f023 0302 	bic.w	r3, r3, #2
 8009bb8:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 8009bbc:	2000      	movs	r0, #0
 8009bbe:	4770      	bx	lr

08009bc0 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009bc0:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	; 0xe00
 8009bc4:	f023 0303 	bic.w	r3, r3, #3
 8009bc8:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009bcc:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8009bd0:	f043 0302 	orr.w	r3, r3, #2
 8009bd4:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 8009bd8:	2000      	movs	r0, #0
 8009bda:	4770      	bx	lr

08009bdc <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8009bdc:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8009bde:	6980      	ldr	r0, [r0, #24]
}
 8009be0:	4010      	ands	r0, r2
 8009be2:	4770      	bx	lr

08009be4 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8009be4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8009be8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009bec:	69c0      	ldr	r0, [r0, #28]
 8009bee:	4018      	ands	r0, r3
}
 8009bf0:	0c00      	lsrs	r0, r0, #16
 8009bf2:	4770      	bx	lr

08009bf4 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8009bf4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8009bf8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009bfc:	69c0      	ldr	r0, [r0, #28]
 8009bfe:	4018      	ands	r0, r3
}
 8009c00:	b280      	uxth	r0, r0
 8009c02:	4770      	bx	lr

08009c04 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009c04:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8009c08:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009c0c:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8009c10:	6940      	ldr	r0, [r0, #20]
}
 8009c12:	4010      	ands	r0, r2
 8009c14:	4770      	bx	lr

08009c16 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8009c16:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009c1a:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009c1e:	f001 0c0f 	and.w	ip, r1, #15
 8009c22:	fa23 f30c 	lsr.w	r3, r3, ip
 8009c26:	01db      	lsls	r3, r3, #7
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009c2c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8009c30:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8009c34:	6880      	ldr	r0, [r0, #8]
}
 8009c36:	4018      	ands	r0, r3
 8009c38:	4770      	bx	lr

08009c3a <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8009c3a:	6940      	ldr	r0, [r0, #20]
}
 8009c3c:	f000 0001 	and.w	r0, r0, #1
 8009c40:	4770      	bx	lr

08009c42 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009c42:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8009c46:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009c4a:	f023 0307 	bic.w	r3, r3, #7
 8009c4e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009c52:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8009c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c5a:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 8009c5e:	2000      	movs	r0, #0
 8009c60:	4770      	bx	lr
	...

08009c64 <USB_EP0_OutStart>:
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009c64:	6c02      	ldr	r2, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009c66:	4b0f      	ldr	r3, [pc, #60]	; (8009ca4 <USB_EP0_OutStart+0x40>)
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d903      	bls.n	8009c74 <USB_EP0_OutStart+0x10>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009c6c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	db14      	blt.n	8009c9e <USB_EP0_OutStart+0x3a>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009c74:	2300      	movs	r3, #0
 8009c76:	f8c0 3b10 	str.w	r3, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009c7a:	f8d0 3b10 	ldr.w	r3, [r0, #2832]	; 0xb10
 8009c7e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009c82:	f8c0 3b10 	str.w	r3, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009c86:	f8d0 3b10 	ldr.w	r3, [r0, #2832]	; 0xb10
 8009c8a:	f043 0318 	orr.w	r3, r3, #24
 8009c8e:	f8c0 3b10 	str.w	r3, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009c92:	f8d0 3b10 	ldr.w	r3, [r0, #2832]	; 0xb10
 8009c96:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009c9a:	f8c0 3b10 	str.w	r3, [r0, #2832]	; 0xb10
}
 8009c9e:	2000      	movs	r0, #0
 8009ca0:	4770      	bx	lr
 8009ca2:	bf00      	nop
 8009ca4:	4f54300a 	.word	0x4f54300a

08009ca8 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8009ca8:	b510      	push	{r4, lr}
 8009caa:	b08a      	sub	sp, #40	; 0x28
 8009cac:	461c      	mov	r4, r3
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8009cae:	f88d 000c 	strb.w	r0, [sp, #12]
  cp.privacy_enabled = privacy_enabled;
 8009cb2:	f88d 100d 	strb.w	r1, [sp, #13]
  cp.device_name_char_len = device_name_char_len;
 8009cb6:	f88d 200e 	strb.w	r2, [sp, #14]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009cba:	2100      	movs	r1, #0
 8009cbc:	9101      	str	r1, [sp, #4]
 8009cbe:	f8cd 1007 	str.w	r1, [sp, #7]
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009cc2:	9104      	str	r1, [sp, #16]
 8009cc4:	9105      	str	r1, [sp, #20]
 8009cc6:	9106      	str	r1, [sp, #24]
 8009cc8:	9107      	str	r1, [sp, #28]
 8009cca:	9108      	str	r1, [sp, #32]
 8009ccc:	9109      	str	r1, [sp, #36]	; 0x24
  rq.ogf = OGF_VENDOR_CMD;
 8009cce:	233f      	movs	r3, #63	; 0x3f
 8009cd0:	f8ad 3010 	strh.w	r3, [sp, #16]
  rq.ocf = OCF_GAP_INIT;
 8009cd4:	238a      	movs	r3, #138	; 0x8a
 8009cd6:	f8ad 3012 	strh.w	r3, [sp, #18]
  rq.cparam = &cp;
 8009cda:	ab03      	add	r3, sp, #12
 8009cdc:	9306      	str	r3, [sp, #24]
  rq.clen = sizeof(cp);
 8009cde:	2303      	movs	r3, #3
 8009ce0:	9307      	str	r3, [sp, #28]
  rq.rparam = &resp;
 8009ce2:	ab01      	add	r3, sp, #4
 8009ce4:	9308      	str	r3, [sp, #32]
  rq.rlen = GAP_INIT_RP_SIZE;
 8009ce6:	2307      	movs	r3, #7
 8009ce8:	9309      	str	r3, [sp, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009cea:	a804      	add	r0, sp, #16
 8009cec:	f000 fbfe 	bl	800a4ec <hci_send_req>
 8009cf0:	2800      	cmp	r0, #0
 8009cf2:	db0f      	blt.n	8009d14 <aci_gap_init_IDB05A1+0x6c>
    return BLE_STATUS_TIMEOUT;
  
  if (resp.status) {
 8009cf4:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8009cf8:	b950      	cbnz	r0, 8009d10 <aci_gap_init_IDB05A1+0x68>
    return resp.status;
  }
  
  *service_handle = btohs(resp.service_handle);
 8009cfa:	f8bd 3005 	ldrh.w	r3, [sp, #5]
 8009cfe:	8023      	strh	r3, [r4, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8009d00:	f8bd 2007 	ldrh.w	r2, [sp, #7]
 8009d04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d06:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8009d08:	f8bd 2009 	ldrh.w	r2, [sp, #9]
 8009d0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d0e:	801a      	strh	r2, [r3, #0]
  
  return 0;
}
 8009d10:	b00a      	add	sp, #40	; 0x28
 8009d12:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8009d14:	20ff      	movs	r0, #255	; 0xff
 8009d16:	e7fb      	b.n	8009d10 <aci_gap_init_IDB05A1+0x68>

08009d18 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	b092      	sub	sp, #72	; 0x48
 8009d1c:	f89d 505c 	ldrb.w	r5, [sp, #92]	; 0x5c
 8009d20:	f89d 4064 	ldrb.w	r4, [sp, #100]	; 0x64
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8009d24:	192e      	adds	r6, r5, r4
 8009d26:	360e      	adds	r6, #14
 8009d28:	2e28      	cmp	r6, #40	; 0x28
 8009d2a:	d851      	bhi.n	8009dd0 <aci_gap_set_discoverable+0xb8>
    return BLE_STATUS_INVALID_PARAMS;

  buffer[indx] = AdvType;
 8009d2c:	f88d 0004 	strb.w	r0, [sp, #4]
  indx++;
  
  AdvIntervMin = htobs(AdvIntervMin);
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8009d30:	f8ad 1005 	strh.w	r1, [sp, #5]
  indx +=  2;
    
  AdvIntervMax = htobs(AdvIntervMax);
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8009d34:	f8ad 2007 	strh.w	r2, [sp, #7]
  indx +=  2;
    
  buffer[indx] = OwnAddrType;
 8009d38:	f88d 3009 	strb.w	r3, [sp, #9]
  indx++;
    
  buffer[indx] = AdvFilterPolicy;
 8009d3c:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 8009d40:	f88d 300a 	strb.w	r3, [sp, #10]
  indx++;
    
  buffer[indx] = LocalNameLen;
 8009d44:	f88d 500b 	strb.w	r5, [sp, #11]
  indx++;
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8009d48:	ae01      	add	r6, sp, #4
 8009d4a:	462a      	mov	r2, r5
 8009d4c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009d4e:	a803      	add	r0, sp, #12
 8009d50:	f001 fd36 	bl	800b7c0 <memcpy>
  indx +=  LocalNameLen;
 8009d54:	f105 0308 	add.w	r3, r5, #8
  
  buffer[indx] = ServiceUUIDLen;
 8009d58:	aa12      	add	r2, sp, #72	; 0x48
 8009d5a:	fa52 f383 	uxtab	r3, r2, r3
 8009d5e:	f803 4c44 	strb.w	r4, [r3, #-68]
  indx++;
 8009d62:	3509      	adds	r5, #9
 8009d64:	b2ed      	uxtb	r5, r5

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8009d66:	4622      	mov	r2, r4
 8009d68:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009d6a:	1970      	adds	r0, r6, r5
 8009d6c:	f001 fd28 	bl	800b7c0 <memcpy>
  indx +=  ServiceUUIDLen;  
 8009d70:	442c      	add	r4, r5
 8009d72:	b2e4      	uxtb	r4, r4

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8009d74:	f104 0348 	add.w	r3, r4, #72	; 0x48
 8009d78:	446b      	add	r3, sp
 8009d7a:	f8bd 206c 	ldrh.w	r2, [sp, #108]	; 0x6c
 8009d7e:	f823 2c44 	strh.w	r2, [r3, #-68]
  indx +=  2;
 8009d82:	1ca3      	adds	r3, r4, #2
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8009d84:	aa12      	add	r2, sp, #72	; 0x48
 8009d86:	fa52 f383 	uxtab	r3, r2, r3
 8009d8a:	f8bd 2070 	ldrh.w	r2, [sp, #112]	; 0x70
 8009d8e:	f823 2c44 	strh.w	r2, [r3, #-68]
  indx +=  2;    
 8009d92:	3404      	adds	r4, #4
 8009d94:	b2e4      	uxtb	r4, r4

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009d96:	2100      	movs	r1, #0
 8009d98:	910c      	str	r1, [sp, #48]	; 0x30
 8009d9a:	910d      	str	r1, [sp, #52]	; 0x34
 8009d9c:	910e      	str	r1, [sp, #56]	; 0x38
 8009d9e:	910f      	str	r1, [sp, #60]	; 0x3c
 8009da0:	9110      	str	r1, [sp, #64]	; 0x40
 8009da2:	9111      	str	r1, [sp, #68]	; 0x44
  rq.ogf = OGF_VENDOR_CMD;
 8009da4:	233f      	movs	r3, #63	; 0x3f
 8009da6:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 8009daa:	2383      	movs	r3, #131	; 0x83
 8009dac:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
  rq.cparam = (void *)buffer;
 8009db0:	960e      	str	r6, [sp, #56]	; 0x38
  rq.clen = indx;
 8009db2:	940f      	str	r4, [sp, #60]	; 0x3c
  rq.rparam = &status;
 8009db4:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 8009db8:	9310      	str	r3, [sp, #64]	; 0x40
  rq.rlen = 1;
 8009dba:	2301      	movs	r3, #1
 8009dbc:	9311      	str	r3, [sp, #68]	; 0x44

  if (hci_send_req(&rq, FALSE) < 0)
 8009dbe:	a80c      	add	r0, sp, #48	; 0x30
 8009dc0:	f000 fb94 	bl	800a4ec <hci_send_req>
 8009dc4:	2800      	cmp	r0, #0
 8009dc6:	db05      	blt.n	8009dd4 <aci_gap_set_discoverable+0xbc>
    return BLE_STATUS_TIMEOUT;

  if (status) {
 8009dc8:	f89d 002f 	ldrb.w	r0, [sp, #47]	; 0x2f
    return status;
  }

  return 0;
}
 8009dcc:	b012      	add	sp, #72	; 0x48
 8009dce:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_INVALID_PARAMS;
 8009dd0:	2042      	movs	r0, #66	; 0x42
 8009dd2:	e7fb      	b.n	8009dcc <aci_gap_set_discoverable+0xb4>
    return BLE_STATUS_TIMEOUT;
 8009dd4:	20ff      	movs	r0, #255	; 0xff
 8009dd6:	e7f9      	b.n	8009dcc <aci_gap_set_discoverable+0xb4>

08009dd8 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 8009dd8:	b500      	push	{lr}
 8009dda:	b08f      	sub	sp, #60	; 0x3c
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 8009ddc:	f88d 0004 	strb.w	r0, [sp, #4]
  cp.oob_enable = oob_enable;
 8009de0:	f88d 1005 	strb.w	r1, [sp, #5]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 8009de4:	b161      	cbz	r1, 8009e00 <aci_gap_set_auth_requirement+0x28>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 8009de6:	f8d2 c000 	ldr.w	ip, [r2]
 8009dea:	6850      	ldr	r0, [r2, #4]
 8009dec:	6891      	ldr	r1, [r2, #8]
 8009dee:	68d2      	ldr	r2, [r2, #12]
 8009df0:	f8cd c006 	str.w	ip, [sp, #6]
 8009df4:	f8cd 000a 	str.w	r0, [sp, #10]
 8009df8:	f8cd 100e 	str.w	r1, [sp, #14]
 8009dfc:	f8cd 2012 	str.w	r2, [sp, #18]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 8009e00:	f88d 3016 	strb.w	r3, [sp, #22]
  cp.max_encryption_key_size = max_encryption_key_size;
 8009e04:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 8009e08:	f88d 3017 	strb.w	r3, [sp, #23]
  cp.use_fixed_pin = use_fixed_pin;
 8009e0c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
 8009e10:	f88d 3018 	strb.w	r3, [sp, #24]
  cp.fixed_pin = htobl(fixed_pin);
 8009e14:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e16:	f8cd 3019 	str.w	r3, [sp, #25]
  cp.bonding_mode = bonding_mode;
 8009e1a:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 8009e1e:	f88d 301d 	strb.w	r3, [sp, #29]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009e22:	2100      	movs	r1, #0
 8009e24:	9108      	str	r1, [sp, #32]
 8009e26:	9109      	str	r1, [sp, #36]	; 0x24
 8009e28:	910a      	str	r1, [sp, #40]	; 0x28
 8009e2a:	910b      	str	r1, [sp, #44]	; 0x2c
 8009e2c:	910c      	str	r1, [sp, #48]	; 0x30
 8009e2e:	910d      	str	r1, [sp, #52]	; 0x34
  rq.ogf = OGF_VENDOR_CMD;
 8009e30:	233f      	movs	r3, #63	; 0x3f
 8009e32:	f8ad 3020 	strh.w	r3, [sp, #32]
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 8009e36:	2386      	movs	r3, #134	; 0x86
 8009e38:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
  rq.cparam = &cp;
 8009e3c:	ab01      	add	r3, sp, #4
 8009e3e:	930a      	str	r3, [sp, #40]	; 0x28
  rq.clen = sizeof(cp);
 8009e40:	231a      	movs	r3, #26
 8009e42:	930b      	str	r3, [sp, #44]	; 0x2c
  rq.rparam = &status;
 8009e44:	f10d 0303 	add.w	r3, sp, #3
 8009e48:	930c      	str	r3, [sp, #48]	; 0x30
  rq.rlen = 1;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	930d      	str	r3, [sp, #52]	; 0x34

  if (hci_send_req(&rq, FALSE) < 0)
 8009e4e:	a808      	add	r0, sp, #32
 8009e50:	f000 fb4c 	bl	800a4ec <hci_send_req>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	db04      	blt.n	8009e62 <aci_gap_set_auth_requirement+0x8a>
    return BLE_STATUS_TIMEOUT;

  if (status) {
 8009e58:	f89d 0003 	ldrb.w	r0, [sp, #3]
    return status;
  }
    
  return 0;
}
 8009e5c:	b00f      	add	sp, #60	; 0x3c
 8009e5e:	f85d fb04 	ldr.w	pc, [sp], #4
    return BLE_STATUS_TIMEOUT;
 8009e62:	20ff      	movs	r0, #255	; 0xff
 8009e64:	e7fa      	b.n	8009e5c <aci_gap_set_auth_requirement+0x84>

08009e66 <aci_gap_update_adv_data>:
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
    
  if (AdvLen > (sizeof(buffer)-1))
 8009e66:	281f      	cmp	r0, #31
 8009e68:	d829      	bhi.n	8009ebe <aci_gap_update_adv_data+0x58>
{
 8009e6a:	b510      	push	{r4, lr}
 8009e6c:	b090      	sub	sp, #64	; 0x40
 8009e6e:	4604      	mov	r4, r0
    return BLE_STATUS_INVALID_PARAMS;

  buffer[indx] = AdvLen;
 8009e70:	f88d 0004 	strb.w	r0, [sp, #4]
  indx++;
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 8009e74:	4602      	mov	r2, r0
 8009e76:	f10d 0005 	add.w	r0, sp, #5
 8009e7a:	f001 fca1 	bl	800b7c0 <memcpy>
  indx +=  AdvLen;
 8009e7e:	3401      	adds	r4, #1
 8009e80:	b2e4      	uxtb	r4, r4
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009e82:	2100      	movs	r1, #0
 8009e84:	910a      	str	r1, [sp, #40]	; 0x28
 8009e86:	910b      	str	r1, [sp, #44]	; 0x2c
 8009e88:	910c      	str	r1, [sp, #48]	; 0x30
 8009e8a:	910d      	str	r1, [sp, #52]	; 0x34
 8009e8c:	910e      	str	r1, [sp, #56]	; 0x38
 8009e8e:	910f      	str	r1, [sp, #60]	; 0x3c
  rq.ogf = OGF_VENDOR_CMD;
 8009e90:	233f      	movs	r3, #63	; 0x3f
 8009e92:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 8009e96:	238e      	movs	r3, #142	; 0x8e
 8009e98:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
  rq.cparam = (void *)buffer;
 8009e9c:	ab01      	add	r3, sp, #4
 8009e9e:	930c      	str	r3, [sp, #48]	; 0x30
  rq.clen = indx;
 8009ea0:	940d      	str	r4, [sp, #52]	; 0x34
  rq.rparam = &status;
 8009ea2:	f10d 0327 	add.w	r3, sp, #39	; 0x27
 8009ea6:	930e      	str	r3, [sp, #56]	; 0x38
  rq.rlen = 1;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	930f      	str	r3, [sp, #60]	; 0x3c
    
  if (hci_send_req(&rq, FALSE) < 0)
 8009eac:	a80a      	add	r0, sp, #40	; 0x28
 8009eae:	f000 fb1d 	bl	800a4ec <hci_send_req>
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	db05      	blt.n	8009ec2 <aci_gap_update_adv_data+0x5c>
    return BLE_STATUS_TIMEOUT;
    
  return status;
 8009eb6:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
}
 8009eba:	b010      	add	sp, #64	; 0x40
 8009ebc:	bd10      	pop	{r4, pc}
    return BLE_STATUS_INVALID_PARAMS;
 8009ebe:	2042      	movs	r0, #66	; 0x42
}
 8009ec0:	4770      	bx	lr
    return BLE_STATUS_TIMEOUT;
 8009ec2:	20ff      	movs	r0, #255	; 0xff
 8009ec4:	e7f9      	b.n	8009eba <aci_gap_update_adv_data+0x54>

08009ec6 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 8009ec6:	b500      	push	{lr}
 8009ec8:	b089      	sub	sp, #36	; 0x24
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009eca:	2100      	movs	r1, #0
 8009ecc:	9102      	str	r1, [sp, #8]
 8009ece:	9103      	str	r1, [sp, #12]
 8009ed0:	9104      	str	r1, [sp, #16]
 8009ed2:	9105      	str	r1, [sp, #20]
 8009ed4:	9106      	str	r1, [sp, #24]
 8009ed6:	9107      	str	r1, [sp, #28]
  rq.ogf = OGF_VENDOR_CMD;
 8009ed8:	233f      	movs	r3, #63	; 0x3f
 8009eda:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_GATT_INIT;
 8009ede:	f240 1301 	movw	r3, #257	; 0x101
 8009ee2:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8009ee6:	f10d 0307 	add.w	r3, sp, #7
 8009eea:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 8009eec:	2301      	movs	r3, #1
 8009eee:	9307      	str	r3, [sp, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8009ef0:	a802      	add	r0, sp, #8
 8009ef2:	f000 fafb 	bl	800a4ec <hci_send_req>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	db04      	blt.n	8009f04 <aci_gatt_init+0x3e>
    return BLE_STATUS_TIMEOUT;

  return status;
 8009efa:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8009efe:	b009      	add	sp, #36	; 0x24
 8009f00:	f85d fb04 	ldr.w	pc, [sp], #4
    return BLE_STATUS_TIMEOUT;
 8009f04:	20ff      	movs	r0, #255	; 0xff
 8009f06:	e7fa      	b.n	8009efe <aci_gatt_init+0x38>

08009f08 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8009f08:	b570      	push	{r4, r5, r6, lr}
 8009f0a:	b08c      	sub	sp, #48	; 0x30
 8009f0c:	4616      	mov	r6, r2
 8009f0e:	461d      	mov	r5, r3
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
    
  buffer[indx] = service_uuid_type;
 8009f10:	f88d 0000 	strb.w	r0, [sp]
  indx++;
    
  if(service_uuid_type == UUID_TYPE_16){
 8009f14:	2801      	cmp	r0, #1
 8009f16:	d038      	beq.n	8009f8a <aci_gatt_add_serv+0x82>
    uuid_len = 2;
  }
  else {
    uuid_len = 16;
 8009f18:	2410      	movs	r4, #16
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8009f1a:	4622      	mov	r2, r4
 8009f1c:	f10d 0001 	add.w	r0, sp, #1
 8009f20:	f001 fc4e 	bl	800b7c0 <memcpy>
  indx +=  uuid_len;
    
  buffer[indx] = service_type;
 8009f24:	f104 0331 	add.w	r3, r4, #49	; 0x31
 8009f28:	446b      	add	r3, sp
 8009f2a:	f803 6c30 	strb.w	r6, [r3, #-48]
  indx++;
    
  buffer[indx] = max_attr_records;
 8009f2e:	f104 0332 	add.w	r3, r4, #50	; 0x32
 8009f32:	eb0d 0203 	add.w	r2, sp, r3
 8009f36:	f802 5c30 	strb.w	r5, [r2, #-48]
  indx++;
 8009f3a:	3403      	adds	r4, #3
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009f3c:	ab05      	add	r3, sp, #20
 8009f3e:	2100      	movs	r1, #0
 8009f40:	f8ad 1014 	strh.w	r1, [sp, #20]
 8009f44:	f88d 1016 	strb.w	r1, [sp, #22]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009f48:	9106      	str	r1, [sp, #24]
 8009f4a:	9107      	str	r1, [sp, #28]
 8009f4c:	9108      	str	r1, [sp, #32]
 8009f4e:	9109      	str	r1, [sp, #36]	; 0x24
 8009f50:	910a      	str	r1, [sp, #40]	; 0x28
 8009f52:	910b      	str	r1, [sp, #44]	; 0x2c
  rq.ogf = OGF_VENDOR_CMD;
 8009f54:	223f      	movs	r2, #63	; 0x3f
 8009f56:	f8ad 2018 	strh.w	r2, [sp, #24]
  rq.ocf = OCF_GATT_ADD_SERV;
 8009f5a:	f44f 7281 	mov.w	r2, #258	; 0x102
 8009f5e:	f8ad 201a 	strh.w	r2, [sp, #26]
  rq.cparam = (void *)buffer;
 8009f62:	f8cd d020 	str.w	sp, [sp, #32]
  rq.clen = indx;
 8009f66:	9409      	str	r4, [sp, #36]	; 0x24
  rq.rparam = &resp;
 8009f68:	930a      	str	r3, [sp, #40]	; 0x28
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8009f6a:	2303      	movs	r3, #3
 8009f6c:	930b      	str	r3, [sp, #44]	; 0x2c

  if (hci_send_req(&rq, FALSE) < 0)
 8009f6e:	a806      	add	r0, sp, #24
 8009f70:	f000 fabc 	bl	800a4ec <hci_send_req>
 8009f74:	2800      	cmp	r0, #0
 8009f76:	db0a      	blt.n	8009f8e <aci_gatt_add_serv+0x86>
    return BLE_STATUS_TIMEOUT;

  if (resp.status) {
 8009f78:	f89d 0014 	ldrb.w	r0, [sp, #20]
 8009f7c:	b918      	cbnz	r0, 8009f86 <aci_gatt_add_serv+0x7e>
    return resp.status;
  }
    
  *serviceHandle = btohs(resp.handle);
 8009f7e:	f8bd 2015 	ldrh.w	r2, [sp, #21]
 8009f82:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f84:	801a      	strh	r2, [r3, #0]

  return 0;
}
 8009f86:	b00c      	add	sp, #48	; 0x30
 8009f88:	bd70      	pop	{r4, r5, r6, pc}
    uuid_len = 2;
 8009f8a:	2402      	movs	r4, #2
 8009f8c:	e7c5      	b.n	8009f1a <aci_gatt_add_serv+0x12>
    return BLE_STATUS_TIMEOUT;
 8009f8e:	20ff      	movs	r0, #255	; 0xff
 8009f90:	e7f9      	b.n	8009f86 <aci_gatt_add_serv+0x7e>

08009f92 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8009f92:	b530      	push	{r4, r5, lr}
 8009f94:	b08f      	sub	sp, #60	; 0x3c
 8009f96:	460c      	mov	r4, r1
 8009f98:	4611      	mov	r1, r2
 8009f9a:	461d      	mov	r5, r3
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
    
  serviceHandle = htobs(serviceHandle);
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 8009f9c:	f8ad 0000 	strh.w	r0, [sp]
  indx += 2;
    
  buffer[indx] = charUuidType;
 8009fa0:	f88d 4002 	strb.w	r4, [sp, #2]
  indx++;
    
  if(charUuidType == UUID_TYPE_16){
 8009fa4:	2c01      	cmp	r4, #1
 8009fa6:	d056      	beq.n	800a056 <aci_gatt_add_char+0xc4>
    uuid_len = 2;
  }
  else {
    uuid_len = 16;
 8009fa8:	2410      	movs	r4, #16
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8009faa:	4622      	mov	r2, r4
 8009fac:	f10d 0003 	add.w	r0, sp, #3
 8009fb0:	f001 fc06 	bl	800b7c0 <memcpy>
  indx +=  uuid_len;
    
  buffer[indx] = charValueLen;
 8009fb4:	f104 033b 	add.w	r3, r4, #59	; 0x3b
 8009fb8:	eb0d 0203 	add.w	r2, sp, r3
 8009fbc:	f802 5c38 	strb.w	r5, [r2, #-56]
  indx++;
    
  buffer[indx] = charProperties;
 8009fc0:	f104 033c 	add.w	r3, r4, #60	; 0x3c
 8009fc4:	446b      	add	r3, sp
 8009fc6:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 8009fca:	f803 2c38 	strb.w	r2, [r3, #-56]
  indx++;
    
  buffer[indx] = secPermissions;
 8009fce:	f104 033d 	add.w	r3, r4, #61	; 0x3d
 8009fd2:	446b      	add	r3, sp
 8009fd4:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
 8009fd8:	f803 2c38 	strb.w	r2, [r3, #-56]
  indx++;
    
  buffer[indx] = gattEvtMask;
 8009fdc:	f104 033e 	add.w	r3, r4, #62	; 0x3e
 8009fe0:	446b      	add	r3, sp
 8009fe2:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 8009fe6:	f803 2c38 	strb.w	r2, [r3, #-56]
  indx++;
    
  buffer[indx] = encryKeySize;
 8009fea:	f104 033f 	add.w	r3, r4, #63	; 0x3f
 8009fee:	446b      	add	r3, sp
 8009ff0:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
 8009ff4:	f803 2c38 	strb.w	r2, [r3, #-56]
  indx++;
    
  buffer[indx] = isVariable;
 8009ff8:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009ffc:	446b      	add	r3, sp
 8009ffe:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
 800a002:	f803 2c38 	strb.w	r2, [r3, #-56]
  indx++;
 800a006:	3409      	adds	r4, #9
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a008:	ab07      	add	r3, sp, #28
 800a00a:	2100      	movs	r1, #0
 800a00c:	f8ad 101c 	strh.w	r1, [sp, #28]
 800a010:	f88d 101e 	strb.w	r1, [sp, #30]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a014:	9108      	str	r1, [sp, #32]
 800a016:	9109      	str	r1, [sp, #36]	; 0x24
 800a018:	910a      	str	r1, [sp, #40]	; 0x28
 800a01a:	910b      	str	r1, [sp, #44]	; 0x2c
 800a01c:	910c      	str	r1, [sp, #48]	; 0x30
 800a01e:	910d      	str	r1, [sp, #52]	; 0x34
  rq.ogf = OGF_VENDOR_CMD;
 800a020:	223f      	movs	r2, #63	; 0x3f
 800a022:	f8ad 2020 	strh.w	r2, [sp, #32]
  rq.ocf = OCF_GATT_ADD_CHAR;
 800a026:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a02a:	f8ad 2022 	strh.w	r2, [sp, #34]	; 0x22
  rq.cparam = (void *)buffer;
 800a02e:	f8cd d028 	str.w	sp, [sp, #40]	; 0x28
  rq.clen = indx;
 800a032:	940b      	str	r4, [sp, #44]	; 0x2c
  rq.rparam = &resp;
 800a034:	930c      	str	r3, [sp, #48]	; 0x30
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800a036:	2303      	movs	r3, #3
 800a038:	930d      	str	r3, [sp, #52]	; 0x34

  if (hci_send_req(&rq, FALSE) < 0)
 800a03a:	a808      	add	r0, sp, #32
 800a03c:	f000 fa56 	bl	800a4ec <hci_send_req>
 800a040:	2800      	cmp	r0, #0
 800a042:	db0a      	blt.n	800a05a <aci_gatt_add_char+0xc8>
    return BLE_STATUS_TIMEOUT;

  if (resp.status) {
 800a044:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800a048:	b918      	cbnz	r0, 800a052 <aci_gatt_add_char+0xc0>
    return resp.status;
  }
    
  *charHandle = btohs(resp.handle);
 800a04a:	f8bd 201d 	ldrh.w	r2, [sp, #29]
 800a04e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a050:	801a      	strh	r2, [r3, #0]

  return 0;
}
 800a052:	b00f      	add	sp, #60	; 0x3c
 800a054:	bd30      	pop	{r4, r5, pc}
    uuid_len = 2;
 800a056:	2402      	movs	r4, #2
 800a058:	e7a7      	b.n	8009faa <aci_gatt_add_char+0x18>
    return BLE_STATUS_TIMEOUT;
 800a05a:	20ff      	movs	r0, #255	; 0xff
 800a05c:	e7f9      	b.n	800a052 <aci_gatt_add_char+0xc0>

0800a05e <aci_gatt_update_char_value>:
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800a05e:	2b7a      	cmp	r3, #122	; 0x7a
 800a060:	d831      	bhi.n	800a0c6 <aci_gatt_update_char_value+0x68>
{
 800a062:	b510      	push	{r4, lr}
 800a064:	b0a8      	sub	sp, #160	; 0xa0
 800a066:	461c      	mov	r4, r3
    return BLE_STATUS_INVALID_PARAMS;

  servHandle = htobs(servHandle);
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 800a068:	f8ad 0004 	strh.w	r0, [sp, #4]
  indx += 2;
    
  charHandle = htobs(charHandle);
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 800a06c:	f8ad 1006 	strh.w	r1, [sp, #6]
  indx += 2;
    
  buffer[indx] = charValOffset;
 800a070:	f88d 2008 	strb.w	r2, [sp, #8]
  indx++;
    
  buffer[indx] = charValueLen;
 800a074:	f88d 3009 	strb.w	r3, [sp, #9]
  indx++;
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800a078:	461a      	mov	r2, r3
 800a07a:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800a07c:	f10d 000a 	add.w	r0, sp, #10
 800a080:	f001 fb9e 	bl	800b7c0 <memcpy>
  indx +=  charValueLen;
 800a084:	3406      	adds	r4, #6
 800a086:	b2e4      	uxtb	r4, r4

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a088:	2100      	movs	r1, #0
 800a08a:	9122      	str	r1, [sp, #136]	; 0x88
 800a08c:	9123      	str	r1, [sp, #140]	; 0x8c
 800a08e:	9124      	str	r1, [sp, #144]	; 0x90
 800a090:	9125      	str	r1, [sp, #148]	; 0x94
 800a092:	9126      	str	r1, [sp, #152]	; 0x98
 800a094:	9127      	str	r1, [sp, #156]	; 0x9c
  rq.ogf = OGF_VENDOR_CMD;
 800a096:	233f      	movs	r3, #63	; 0x3f
 800a098:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800a09c:	f44f 7383 	mov.w	r3, #262	; 0x106
 800a0a0:	f8ad 308a 	strh.w	r3, [sp, #138]	; 0x8a
  rq.cparam = (void *)buffer;
 800a0a4:	ab01      	add	r3, sp, #4
 800a0a6:	9324      	str	r3, [sp, #144]	; 0x90
  rq.clen = indx;
 800a0a8:	9425      	str	r4, [sp, #148]	; 0x94
  rq.rparam = &status;
 800a0aa:	f10d 0387 	add.w	r3, sp, #135	; 0x87
 800a0ae:	9326      	str	r3, [sp, #152]	; 0x98
  rq.rlen = 1;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	9327      	str	r3, [sp, #156]	; 0x9c

  if (hci_send_req(&rq, FALSE) < 0)
 800a0b4:	a822      	add	r0, sp, #136	; 0x88
 800a0b6:	f000 fa19 	bl	800a4ec <hci_send_req>
 800a0ba:	2800      	cmp	r0, #0
 800a0bc:	db05      	blt.n	800a0ca <aci_gatt_update_char_value+0x6c>
    return BLE_STATUS_TIMEOUT;

  if (status) {
 800a0be:	f89d 0087 	ldrb.w	r0, [sp, #135]	; 0x87
    return status;
  }

  return 0;
}
 800a0c2:	b028      	add	sp, #160	; 0xa0
 800a0c4:	bd10      	pop	{r4, pc}
    return BLE_STATUS_INVALID_PARAMS;
 800a0c6:	2042      	movs	r0, #66	; 0x42
}
 800a0c8:	4770      	bx	lr
    return BLE_STATUS_TIMEOUT;
 800a0ca:	20ff      	movs	r0, #255	; 0xff
 800a0cc:	e7f9      	b.n	800a0c2 <aci_gatt_update_char_value+0x64>

0800a0ce <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 800a0ce:	b500      	push	{lr}
 800a0d0:	b089      	sub	sp, #36	; 0x24
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 800a0d2:	f8ad 0004 	strh.w	r0, [sp, #4]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	9102      	str	r1, [sp, #8]
 800a0da:	9103      	str	r1, [sp, #12]
 800a0dc:	9104      	str	r1, [sp, #16]
 800a0de:	9105      	str	r1, [sp, #20]
 800a0e0:	9106      	str	r1, [sp, #24]
 800a0e2:	9107      	str	r1, [sp, #28]
    rq.ogf = OGF_VENDOR_CMD;
 800a0e4:	233f      	movs	r3, #63	; 0x3f
 800a0e6:	f8ad 3008 	strh.w	r3, [sp, #8]
    rq.ocf = OCF_GATT_ALLOW_READ;
 800a0ea:	f240 1327 	movw	r3, #295	; 0x127
 800a0ee:	f8ad 300a 	strh.w	r3, [sp, #10]
    rq.cparam = &cp;
 800a0f2:	ab01      	add	r3, sp, #4
 800a0f4:	9304      	str	r3, [sp, #16]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 800a0f6:	2302      	movs	r3, #2
 800a0f8:	9305      	str	r3, [sp, #20]
    rq.rparam = &status;
 800a0fa:	f10d 0303 	add.w	r3, sp, #3
 800a0fe:	9306      	str	r3, [sp, #24]
    rq.rlen = 1;
 800a100:	2301      	movs	r3, #1
 800a102:	9307      	str	r3, [sp, #28]

    if (hci_send_req(&rq, FALSE) < 0)
 800a104:	a802      	add	r0, sp, #8
 800a106:	f000 f9f1 	bl	800a4ec <hci_send_req>
 800a10a:	2800      	cmp	r0, #0
 800a10c:	db04      	blt.n	800a118 <aci_gatt_allow_read+0x4a>
      return BLE_STATUS_TIMEOUT;

    return status;
 800a10e:	f89d 0003 	ldrb.w	r0, [sp, #3]
}
 800a112:	b009      	add	sp, #36	; 0x24
 800a114:	f85d fb04 	ldr.w	pc, [sp], #4
      return BLE_STATUS_TIMEOUT;
 800a118:	20ff      	movs	r0, #255	; 0xff
 800a11a:	e7fa      	b.n	800a112 <aci_gatt_allow_read+0x44>

0800a11c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 800a11c:	b510      	push	{r4, lr}
 800a11e:	b0a8      	sub	sp, #160	; 0xa0
 800a120:	460c      	mov	r4, r1
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 800a122:	297e      	cmp	r1, #126	; 0x7e
 800a124:	d829      	bhi.n	800a17a <aci_hal_write_config_data+0x5e>
 800a126:	4611      	mov	r1, r2
    return BLE_STATUS_INVALID_PARAMS;

  buffer[indx] = offset;
 800a128:	f88d 0004 	strb.w	r0, [sp, #4]
  indx++;
    
  buffer[indx] = len;
 800a12c:	f88d 4005 	strb.w	r4, [sp, #5]
  indx++;
        
  BLUENRG_memcpy(buffer + indx, val, len);
 800a130:	4622      	mov	r2, r4
 800a132:	f10d 0006 	add.w	r0, sp, #6
 800a136:	f001 fb43 	bl	800b7c0 <memcpy>
  indx +=  len;
 800a13a:	3402      	adds	r4, #2
 800a13c:	b2e4      	uxtb	r4, r4

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a13e:	2100      	movs	r1, #0
 800a140:	9122      	str	r1, [sp, #136]	; 0x88
 800a142:	9123      	str	r1, [sp, #140]	; 0x8c
 800a144:	9124      	str	r1, [sp, #144]	; 0x90
 800a146:	9125      	str	r1, [sp, #148]	; 0x94
 800a148:	9126      	str	r1, [sp, #152]	; 0x98
 800a14a:	9127      	str	r1, [sp, #156]	; 0x9c
  rq.ogf = OGF_VENDOR_CMD;
 800a14c:	233f      	movs	r3, #63	; 0x3f
 800a14e:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 800a152:	230c      	movs	r3, #12
 800a154:	f8ad 308a 	strh.w	r3, [sp, #138]	; 0x8a
  rq.cparam = (void *)buffer;
 800a158:	ab01      	add	r3, sp, #4
 800a15a:	9324      	str	r3, [sp, #144]	; 0x90
  rq.clen = indx;
 800a15c:	9425      	str	r4, [sp, #148]	; 0x94
  rq.rparam = &status;
 800a15e:	f10d 0387 	add.w	r3, sp, #135	; 0x87
 800a162:	9326      	str	r3, [sp, #152]	; 0x98
  rq.rlen = 1;
 800a164:	2301      	movs	r3, #1
 800a166:	9327      	str	r3, [sp, #156]	; 0x9c

  if (hci_send_req(&rq, FALSE) < 0)
 800a168:	a822      	add	r0, sp, #136	; 0x88
 800a16a:	f000 f9bf 	bl	800a4ec <hci_send_req>
 800a16e:	2800      	cmp	r0, #0
 800a170:	db05      	blt.n	800a17e <aci_hal_write_config_data+0x62>
    return BLE_STATUS_TIMEOUT;

  return status;
 800a172:	f89d 0087 	ldrb.w	r0, [sp, #135]	; 0x87
}
 800a176:	b028      	add	sp, #160	; 0xa0
 800a178:	bd10      	pop	{r4, pc}
    return BLE_STATUS_INVALID_PARAMS;
 800a17a:	2042      	movs	r0, #66	; 0x42
 800a17c:	e7fb      	b.n	800a176 <aci_hal_write_config_data+0x5a>
    return BLE_STATUS_TIMEOUT;
 800a17e:	20ff      	movs	r0, #255	; 0xff
 800a180:	e7f9      	b.n	800a176 <aci_hal_write_config_data+0x5a>

0800a182 <aci_hal_read_config_data>:

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 800a182:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a184:	b0a9      	sub	sp, #164	; 0xa4
 800a186:	460c      	mov	r4, r1
 800a188:	4616      	mov	r6, r2
 800a18a:	461d      	mov	r5, r3
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 800a18c:	f88d 0084 	strb.w	r0, [sp, #132]	; 0x84
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a190:	2100      	movs	r1, #0
 800a192:	9122      	str	r1, [sp, #136]	; 0x88
 800a194:	9123      	str	r1, [sp, #140]	; 0x8c
 800a196:	9124      	str	r1, [sp, #144]	; 0x90
 800a198:	9125      	str	r1, [sp, #148]	; 0x94
 800a19a:	9126      	str	r1, [sp, #152]	; 0x98
 800a19c:	9127      	str	r1, [sp, #156]	; 0x9c
  rq.ogf = OGF_VENDOR_CMD;
 800a19e:	233f      	movs	r3, #63	; 0x3f
 800a1a0:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800a1a4:	230d      	movs	r3, #13
 800a1a6:	f8ad 308a 	strh.w	r3, [sp, #138]	; 0x8a
  rq.cparam = &cp;
 800a1aa:	ab21      	add	r3, sp, #132	; 0x84
 800a1ac:	9324      	str	r3, [sp, #144]	; 0x90
  rq.clen = sizeof(cp);
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	9325      	str	r3, [sp, #148]	; 0x94
  rq.rparam = &rp;
 800a1b2:	ab01      	add	r3, sp, #4
 800a1b4:	9326      	str	r3, [sp, #152]	; 0x98
  rq.rlen = sizeof(rp);
 800a1b6:	2380      	movs	r3, #128	; 0x80
 800a1b8:	9327      	str	r3, [sp, #156]	; 0x9c
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a1ba:	a822      	add	r0, sp, #136	; 0x88
 800a1bc:	f000 f996 	bl	800a4ec <hci_send_req>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	db18      	blt.n	800a1f6 <aci_hal_read_config_data+0x74>
    return BLE_STATUS_TIMEOUT;
  
  if(rp.status)
 800a1c4:	f89d 7004 	ldrb.w	r7, [sp, #4]
 800a1c8:	b987      	cbnz	r7, 800a1ec <aci_hal_read_config_data+0x6a>
    return rp.status;
  
  *data_len_out_p = rq.rlen-1;
 800a1ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a1cc:	f103 3cff 	add.w	ip, r3, #4294967295	; 0xffffffff
 800a1d0:	fa5f fc8c 	uxtb.w	ip, ip
 800a1d4:	f886 c000 	strb.w	ip, [r6]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800a1d8:	fa1f f38c 	uxth.w	r3, ip
 800a1dc:	42a3      	cmp	r3, r4
 800a1de:	d908      	bls.n	800a1f2 <aci_hal_read_config_data+0x70>
 800a1e0:	4622      	mov	r2, r4
 800a1e2:	f10d 0105 	add.w	r1, sp, #5
 800a1e6:	4628      	mov	r0, r5
 800a1e8:	f001 faea 	bl	800b7c0 <memcpy>
  
  return 0;
}
 800a1ec:	4638      	mov	r0, r7
 800a1ee:	b029      	add	sp, #164	; 0xa4
 800a1f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800a1f2:	4662      	mov	r2, ip
 800a1f4:	e7f5      	b.n	800a1e2 <aci_hal_read_config_data+0x60>
    return BLE_STATUS_TIMEOUT;
 800a1f6:	27ff      	movs	r7, #255	; 0xff
 800a1f8:	e7f8      	b.n	800a1ec <aci_hal_read_config_data+0x6a>

0800a1fa <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800a1fa:	b500      	push	{lr}
 800a1fc:	b089      	sub	sp, #36	; 0x24
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 800a1fe:	f88d 0004 	strb.w	r0, [sp, #4]
  cp.pa_level = pa_level;
 800a202:	f88d 1005 	strb.w	r1, [sp, #5]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a206:	2100      	movs	r1, #0
 800a208:	9102      	str	r1, [sp, #8]
 800a20a:	9103      	str	r1, [sp, #12]
 800a20c:	9104      	str	r1, [sp, #16]
 800a20e:	9105      	str	r1, [sp, #20]
 800a210:	9106      	str	r1, [sp, #24]
 800a212:	9107      	str	r1, [sp, #28]
  rq.ogf = OGF_VENDOR_CMD;
 800a214:	233f      	movs	r3, #63	; 0x3f
 800a216:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800a21a:	230f      	movs	r3, #15
 800a21c:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.cparam = &cp;
 800a220:	ab01      	add	r3, sp, #4
 800a222:	9304      	str	r3, [sp, #16]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800a224:	2302      	movs	r3, #2
 800a226:	9305      	str	r3, [sp, #20]
  rq.rparam = &status;
 800a228:	f10d 0303 	add.w	r3, sp, #3
 800a22c:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 800a22e:	2301      	movs	r3, #1
 800a230:	9307      	str	r3, [sp, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800a232:	a802      	add	r0, sp, #8
 800a234:	f000 f95a 	bl	800a4ec <hci_send_req>
 800a238:	2800      	cmp	r0, #0
 800a23a:	db04      	blt.n	800a246 <aci_hal_set_tx_power_level+0x4c>
    return BLE_STATUS_TIMEOUT;

  return status;
 800a23c:	f89d 0003 	ldrb.w	r0, [sp, #3]
}
 800a240:	b009      	add	sp, #36	; 0x24
 800a242:	f85d fb04 	ldr.w	pc, [sp], #4
    return BLE_STATUS_TIMEOUT;
 800a246:	20ff      	movs	r0, #255	; 0xff
 800a248:	e7fa      	b.n	800a240 <aci_hal_set_tx_power_level+0x46>

0800a24a <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800a24a:	b530      	push	{r4, r5, lr}
 800a24c:	b085      	sub	sp, #20
 800a24e:	4605      	mov	r5, r0
 800a250:	460c      	mov	r4, r1
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800a252:	ab02      	add	r3, sp, #8
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	f10d 030a 	add.w	r3, sp, #10
 800a25a:	f10d 020e 	add.w	r2, sp, #14
 800a25e:	a903      	add	r1, sp, #12
 800a260:	f10d 000f 	add.w	r0, sp, #15
 800a264:	f000 f839 	bl	800a2da <hci_le_read_local_version>
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 800a268:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 800a26c:	d114      	bne.n	800a298 <getBlueNRGVersion+0x4e>
    *hwVersion = hci_revision >> 8;
 800a26e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a272:	0a1a      	lsrs	r2, r3, #8
 800a274:	702a      	strb	r2, [r5, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800a276:	021b      	lsls	r3, r3, #8
 800a278:	b29b      	uxth	r3, r3
 800a27a:	8023      	strh	r3, [r4, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800a27c:	f8bd 2008 	ldrh.w	r2, [sp, #8]
 800a280:	0912      	lsrs	r2, r2, #4
 800a282:	0112      	lsls	r2, r2, #4
 800a284:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800a288:	4313      	orrs	r3, r2
 800a28a:	8023      	strh	r3, [r4, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800a28c:	f8bd 2008 	ldrh.w	r2, [sp, #8]
 800a290:	f002 020f 	and.w	r2, r2, #15
 800a294:	4313      	orrs	r3, r2
 800a296:	8023      	strh	r3, [r4, #0]
  }
  return status;
}
 800a298:	b005      	add	sp, #20
 800a29a:	bd30      	pop	{r4, r5, pc}

0800a29c <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 800a29c:	b500      	push	{lr}
 800a29e:	b089      	sub	sp, #36	; 0x24
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a2a0:	2100      	movs	r1, #0
 800a2a2:	9102      	str	r1, [sp, #8]
 800a2a4:	9103      	str	r1, [sp, #12]
 800a2a6:	9104      	str	r1, [sp, #16]
 800a2a8:	9105      	str	r1, [sp, #20]
 800a2aa:	9106      	str	r1, [sp, #24]
 800a2ac:	9107      	str	r1, [sp, #28]
  rq.ogf = OGF_HOST_CTL;
 800a2ae:	2303      	movs	r3, #3
 800a2b0:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_RESET;
 800a2b4:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 800a2b8:	f10d 0307 	add.w	r3, sp, #7
 800a2bc:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	9307      	str	r3, [sp, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a2c2:	a802      	add	r0, sp, #8
 800a2c4:	f000 f912 	bl	800a4ec <hci_send_req>
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	db04      	blt.n	800a2d6 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
  
  return status;  
 800a2cc:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800a2d0:	b009      	add	sp, #36	; 0x24
 800a2d2:	f85d fb04 	ldr.w	pc, [sp], #4
    return BLE_STATUS_TIMEOUT;
 800a2d6:	20ff      	movs	r0, #255	; 0xff
 800a2d8:	e7fa      	b.n	800a2d0 <hci_reset+0x34>

0800a2da <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800a2da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2de:	b08a      	sub	sp, #40	; 0x28
 800a2e0:	4680      	mov	r8, r0
 800a2e2:	460f      	mov	r7, r1
 800a2e4:	4616      	mov	r6, r2
 800a2e6:	461d      	mov	r5, r3
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a2e8:	ac01      	add	r4, sp, #4
 800a2ea:	2100      	movs	r1, #0
 800a2ec:	9101      	str	r1, [sp, #4]
 800a2ee:	9102      	str	r1, [sp, #8]
 800a2f0:	f88d 100c 	strb.w	r1, [sp, #12]
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a2f4:	9104      	str	r1, [sp, #16]
 800a2f6:	9105      	str	r1, [sp, #20]
 800a2f8:	9106      	str	r1, [sp, #24]
 800a2fa:	9107      	str	r1, [sp, #28]
 800a2fc:	9108      	str	r1, [sp, #32]
 800a2fe:	9109      	str	r1, [sp, #36]	; 0x24
  rq.ogf = OGF_INFO_PARAM;
 800a300:	2304      	movs	r3, #4
 800a302:	f8ad 3010 	strh.w	r3, [sp, #16]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800a306:	2301      	movs	r3, #1
 800a308:	f8ad 3012 	strh.w	r3, [sp, #18]
  rq.cparam = NULL;
  rq.clen = 0;
  rq.rparam = &resp;
 800a30c:	9408      	str	r4, [sp, #32]
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800a30e:	2309      	movs	r3, #9
 800a310:	9309      	str	r3, [sp, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a312:	a804      	add	r0, sp, #16
 800a314:	f000 f8ea 	bl	800a4ec <hci_send_req>
 800a318:	2800      	cmp	r0, #0
 800a31a:	db16      	blt.n	800a34a <hci_le_read_local_version+0x70>
    return BLE_STATUS_TIMEOUT;
  
  if (resp.status) {
 800a31c:	f89d 0004 	ldrb.w	r0, [sp, #4]
 800a320:	b980      	cbnz	r0, 800a344 <hci_le_read_local_version+0x6a>
    return resp.status;
  }
  
  
  *hci_version = resp.hci_version;
 800a322:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a326:	f888 3000 	strb.w	r3, [r8]
  *hci_revision =  btohs(resp.hci_revision);
 800a32a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800a32e:	803b      	strh	r3, [r7, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800a330:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800a334:	7033      	strb	r3, [r6, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800a336:	f8bd 3009 	ldrh.w	r3, [sp, #9]
 800a33a:	802b      	strh	r3, [r5, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800a33c:	f8bd 200b 	ldrh.w	r2, [sp, #11]
 800a340:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a342:	801a      	strh	r2, [r3, #0]
  
  return 0;
}
 800a344:	b00a      	add	sp, #40	; 0x28
 800a346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return BLE_STATUS_TIMEOUT;
 800a34a:	20ff      	movs	r0, #255	; 0xff
 800a34c:	e7fa      	b.n	800a344 <hci_le_read_local_version+0x6a>

0800a34e <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800a34e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a350:	b091      	sub	sp, #68	; 0x44
 800a352:	4604      	mov	r4, r0
 800a354:	460d      	mov	r5, r1
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800a356:	af02      	add	r7, sp, #8
 800a358:	2620      	movs	r6, #32
 800a35a:	4632      	mov	r2, r6
 800a35c:	2100      	movs	r1, #0
 800a35e:	4638      	mov	r0, r7
 800a360:	f001 f9ea 	bl	800b738 <memset>
  scan_resp_cp.length = length;
 800a364:	f88d 4008 	strb.w	r4, [sp, #8]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 800a368:	4622      	mov	r2, r4
 800a36a:	2c1f      	cmp	r4, #31
 800a36c:	bf28      	it	cs
 800a36e:	221f      	movcs	r2, #31
 800a370:	4629      	mov	r1, r5
 800a372:	f10d 0009 	add.w	r0, sp, #9
 800a376:	f001 fa23 	bl	800b7c0 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a37a:	2100      	movs	r1, #0
 800a37c:	910a      	str	r1, [sp, #40]	; 0x28
 800a37e:	910b      	str	r1, [sp, #44]	; 0x2c
 800a380:	910c      	str	r1, [sp, #48]	; 0x30
 800a382:	910d      	str	r1, [sp, #52]	; 0x34
 800a384:	910e      	str	r1, [sp, #56]	; 0x38
 800a386:	910f      	str	r1, [sp, #60]	; 0x3c
  rq.ogf = OGF_LE_CTL;
 800a388:	2308      	movs	r3, #8
 800a38a:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800a38e:	2309      	movs	r3, #9
 800a390:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
  rq.cparam = &scan_resp_cp;
 800a394:	970c      	str	r7, [sp, #48]	; 0x30
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800a396:	960d      	str	r6, [sp, #52]	; 0x34
  rq.rparam = &status;
 800a398:	f10d 0307 	add.w	r3, sp, #7
 800a39c:	930e      	str	r3, [sp, #56]	; 0x38
  rq.rlen = 1;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	930f      	str	r3, [sp, #60]	; 0x3c
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a3a2:	a80a      	add	r0, sp, #40	; 0x28
 800a3a4:	f000 f8a2 	bl	800a4ec <hci_send_req>
 800a3a8:	2800      	cmp	r0, #0
 800a3aa:	db03      	blt.n	800a3b4 <hci_le_set_scan_resp_data+0x66>
    return BLE_STATUS_TIMEOUT;
  
  return status;
 800a3ac:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800a3b0:	b011      	add	sp, #68	; 0x44
 800a3b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 800a3b4:	20ff      	movs	r0, #255	; 0xff
 800a3b6:	e7fb      	b.n	800a3b0 <hci_le_set_scan_resp_data+0x62>

0800a3b8 <verify_packet>:
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800a3b8:	7a03      	ldrb	r3, [r0, #8]
 800a3ba:	2b04      	cmp	r3, #4
 800a3bc:	d107      	bne.n	800a3ce <verify_packet+0x16>
    return 1; /* Incorrect type */
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800a3be:	7a82      	ldrb	r2, [r0, #10]
 800a3c0:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
 800a3c4:	3b03      	subs	r3, #3
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d103      	bne.n	800a3d2 <verify_packet+0x1a>
    return 2; /* Wrong length (packet truncated or too long) */
  
  return 0;      
 800a3ca:	2000      	movs	r0, #0
 800a3cc:	4770      	bx	lr
    return 1; /* Incorrect type */
 800a3ce:	2001      	movs	r0, #1
 800a3d0:	4770      	bx	lr
    return 2; /* Wrong length (packet truncated or too long) */
 800a3d2:	2002      	movs	r0, #2
}
 800a3d4:	4770      	bx	lr
	...

0800a3d8 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800a3d8:	b510      	push	{r4, lr}
 800a3da:	b0a2      	sub	sp, #136	; 0x88
 800a3dc:	4614      	mov	r4, r2
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800a3de:	f3c1 0c09 	ubfx	ip, r1, #0, #10
 800a3e2:	ea4c 2c80 	orr.w	ip, ip, r0, lsl #10
 800a3e6:	f8ad c004 	strh.w	ip, [sp, #4]
  hc.plen = plen;
 800a3ea:	f88d 2006 	strb.w	r2, [sp, #6]

  payload[0] = HCI_COMMAND_PKT;
 800a3ee:	2101      	movs	r1, #1
 800a3f0:	f88d 1008 	strb.w	r1, [sp, #8]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800a3f4:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 800a3f8:	b2d1      	uxtb	r1, r2
 800a3fa:	f8ad 0009 	strh.w	r0, [sp, #9]
 800a3fe:	f88d 100b 	strb.w	r1, [sp, #11]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800a402:	4619      	mov	r1, r3
 800a404:	a803      	add	r0, sp, #12
 800a406:	f001 f9db 	bl	800b7c0 <memcpy>
  
  if (hciContext.io.Send)
 800a40a:	4b04      	ldr	r3, [pc, #16]	; (800a41c <send_cmd+0x44>)
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	b113      	cbz	r3, 800a416 <send_cmd+0x3e>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800a410:	1d21      	adds	r1, r4, #4
 800a412:	a802      	add	r0, sp, #8
 800a414:	4798      	blx	r3
  }
}
 800a416:	b022      	add	sp, #136	; 0x88
 800a418:	bd10      	pop	{r4, pc}
 800a41a:	bf00      	nop
 800a41c:	20002638 	.word	0x20002638

0800a420 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800a420:	b510      	push	{r4, lr}
 800a422:	b082      	sub	sp, #8
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800a424:	e00a      	b.n	800a43c <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800a426:	4c09      	ldr	r4, [pc, #36]	; (800a44c <free_event_list+0x2c>)
 800a428:	a901      	add	r1, sp, #4
 800a42a:	f104 0020 	add.w	r0, r4, #32
 800a42e:	f000 f997 	bl	800a760 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800a432:	9901      	ldr	r1, [sp, #4]
 800a434:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800a438:	f000 f97b 	bl	800a732 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800a43c:	4804      	ldr	r0, [pc, #16]	; (800a450 <free_event_list+0x30>)
 800a43e:	f000 f9b1 	bl	800a7a4 <list_get_size>
 800a442:	2801      	cmp	r0, #1
 800a444:	ddef      	ble.n	800a426 <free_event_list+0x6>
  }
}
 800a446:	b002      	add	sp, #8
 800a448:	bd10      	pop	{r4, pc}
 800a44a:	bf00      	nop
 800a44c:	20002638 	.word	0x20002638
 800a450:	20002660 	.word	0x20002660

0800a454 <move_list>:
{
 800a454:	b530      	push	{r4, r5, lr}
 800a456:	b083      	sub	sp, #12
 800a458:	4605      	mov	r5, r0
 800a45a:	460c      	mov	r4, r1
  while (!list_is_empty(src_list))
 800a45c:	e007      	b.n	800a46e <move_list+0x1a>
    list_remove_tail(src_list, &tmp_node);
 800a45e:	a901      	add	r1, sp, #4
 800a460:	4620      	mov	r0, r4
 800a462:	f000 f98e 	bl	800a782 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800a466:	9901      	ldr	r1, [sp, #4]
 800a468:	4628      	mov	r0, r5
 800a46a:	f000 f956 	bl	800a71a <list_insert_head>
  while (!list_is_empty(src_list))
 800a46e:	4620      	mov	r0, r4
 800a470:	f000 f947 	bl	800a702 <list_is_empty>
 800a474:	2800      	cmp	r0, #0
 800a476:	d0f2      	beq.n	800a45e <move_list+0xa>
}
 800a478:	b003      	add	sp, #12
 800a47a:	bd30      	pop	{r4, r5, pc}

0800a47c <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a47c:	b510      	push	{r4, lr}
  uint8_t index;

  if(UserEvtRx != NULL)
 800a47e:	b108      	cbz	r0, 800a484 <hci_init+0x8>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800a480:	4a12      	ldr	r2, [pc, #72]	; (800a4cc <hci_init+0x50>)
 800a482:	61d0      	str	r0, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800a484:	4c11      	ldr	r4, [pc, #68]	; (800a4cc <hci_init+0x50>)
 800a486:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800a48a:	f000 f937 	bl	800a6fc <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800a48e:	f104 0020 	add.w	r0, r4, #32
 800a492:	f000 f933 	bl	800a6fc <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800a496:	f7fa fac5 	bl	8004a24 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800a49a:	2400      	movs	r4, #0
 800a49c:	e00a      	b.n	800a4b4 <hci_init+0x38>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800a49e:	480b      	ldr	r0, [pc, #44]	; (800a4cc <hci_init+0x50>)
 800a4a0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a4a4:	218c      	movs	r1, #140	; 0x8c
 800a4a6:	fb01 3104 	mla	r1, r1, r4, r3
 800a4aa:	3028      	adds	r0, #40	; 0x28
 800a4ac:	f000 f941 	bl	800a732 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800a4b0:	3401      	adds	r4, #1
 800a4b2:	b2e4      	uxtb	r4, r4
 800a4b4:	2c04      	cmp	r4, #4
 800a4b6:	d9f2      	bls.n	800a49e <hci_init+0x22>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800a4b8:	4b04      	ldr	r3, [pc, #16]	; (800a4cc <hci_init+0x50>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	b10b      	cbz	r3, 800a4c2 <hci_init+0x46>
 800a4be:	2000      	movs	r0, #0
 800a4c0:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800a4c2:	4b02      	ldr	r3, [pc, #8]	; (800a4cc <hci_init+0x50>)
 800a4c4:	689b      	ldr	r3, [r3, #8]
 800a4c6:	b103      	cbz	r3, 800a4ca <hci_init+0x4e>
 800a4c8:	4798      	blx	r3
}
 800a4ca:	bd10      	pop	{r4, pc}
 800a4cc:	20002638 	.word	0x20002638

0800a4d0 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800a4d0:	6802      	ldr	r2, [r0, #0]
 800a4d2:	4b05      	ldr	r3, [pc, #20]	; (800a4e8 <hci_register_io_bus+0x18>)
 800a4d4:	601a      	str	r2, [r3, #0]
  hciContext.io.Receive = fops->Receive;  
 800a4d6:	68c2      	ldr	r2, [r0, #12]
 800a4d8:	60da      	str	r2, [r3, #12]
  hciContext.io.Send    = fops->Send;
 800a4da:	6902      	ldr	r2, [r0, #16]
 800a4dc:	611a      	str	r2, [r3, #16]
  hciContext.io.GetTick = fops->GetTick;
 800a4de:	6982      	ldr	r2, [r0, #24]
 800a4e0:	619a      	str	r2, [r3, #24]
  hciContext.io.Reset   = fops->Reset;
 800a4e2:	6882      	ldr	r2, [r0, #8]
 800a4e4:	609a      	str	r2, [r3, #8]
}
 800a4e6:	4770      	bx	lr
 800a4e8:	20002638 	.word	0x20002638

0800a4ec <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800a4ec:	b570      	push	{r4, r5, r6, lr}
 800a4ee:	b084      	sub	sp, #16
 800a4f0:	4605      	mov	r5, r0
 800a4f2:	460c      	mov	r4, r1
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800a4f4:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 800a4f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a4fc:	8802      	ldrh	r2, [r0, #0]
 800a4fe:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 800a502:	b29e      	uxth	r6, r3
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800a504:	2300      	movs	r3, #0
 800a506:	9303      	str	r3, [sp, #12]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800a508:	a801      	add	r0, sp, #4
 800a50a:	f000 f8f7 	bl	800a6fc <list_init_head>

  free_event_list();
 800a50e:	f7ff ff87 	bl	800a420 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800a512:	68ab      	ldr	r3, [r5, #8]
 800a514:	7b2a      	ldrb	r2, [r5, #12]
 800a516:	8869      	ldrh	r1, [r5, #2]
 800a518:	8828      	ldrh	r0, [r5, #0]
 800a51a:	f7ff ff5d 	bl	800a3d8 <send_cmd>
  
  if (async)
 800a51e:	2c00      	cmp	r4, #0
 800a520:	f040 8086 	bne.w	800a630 <hci_send_req+0x144>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800a524:	f7fb fd9a 	bl	800605c <HAL_GetTick>
 800a528:	4604      	mov	r4, r0
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800a52a:	f7fb fd97 	bl	800605c <HAL_GetTick>
 800a52e:	1b00      	subs	r0, r0, r4
 800a530:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800a534:	d822      	bhi.n	800a57c <hci_send_req+0x90>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800a536:	483f      	ldr	r0, [pc, #252]	; (800a634 <hci_send_req+0x148>)
 800a538:	f000 f8e3 	bl	800a702 <list_is_empty>
 800a53c:	2800      	cmp	r0, #0
 800a53e:	d1f4      	bne.n	800a52a <hci_send_req+0x3e>
        break;
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800a540:	a903      	add	r1, sp, #12
 800a542:	483c      	ldr	r0, [pc, #240]	; (800a634 <hci_send_req+0x148>)
 800a544:	f000 f90c 	bl	800a760 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800a548:	9b03      	ldr	r3, [sp, #12]

    if (hci_hdr->type == HCI_EVENT_PKT)
 800a54a:	7a1a      	ldrb	r2, [r3, #8]
 800a54c:	2a04      	cmp	r2, #4
 800a54e:	d128      	bne.n	800a5a2 <hci_send_req+0xb6>
    {
      event_pckt = (void *)(hci_hdr->data);
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800a550:	f103 010b 	add.w	r1, r3, #11
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800a554:	f893 0088 	ldrb.w	r0, [r3, #136]	; 0x88
 800a558:	1ec4      	subs	r4, r0, #3
    
      switch (event_pckt->evt) 
 800a55a:	7a5a      	ldrb	r2, [r3, #9]
 800a55c:	2a10      	cmp	r2, #16
 800a55e:	d00d      	beq.n	800a57c <hci_send_req+0x90>
 800a560:	d819      	bhi.n	800a596 <hci_send_req+0xaa>
 800a562:	2a0e      	cmp	r2, #14
 800a564:	d036      	beq.n	800a5d4 <hci_send_req+0xe8>
 800a566:	2a0f      	cmp	r2, #15
 800a568:	d11b      	bne.n	800a5a2 <hci_send_req+0xb6>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
        
        if (cs->opcode != opcode)
 800a56a:	f8b3 200d 	ldrh.w	r2, [r3, #13]
 800a56e:	42b2      	cmp	r2, r6
 800a570:	d104      	bne.n	800a57c <hci_send_req+0x90>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800a572:	686a      	ldr	r2, [r5, #4]
 800a574:	2a0f      	cmp	r2, #15
 800a576:	d024      	beq.n	800a5c2 <hci_send_req+0xd6>
          if (cs->status) {
 800a578:	7adb      	ldrb	r3, [r3, #11]
 800a57a:	b193      	cbz	r3, 800a5a2 <hci_send_req+0xb6>
      hciReadPacket=NULL;
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800a57c:	9903      	ldr	r1, [sp, #12]
 800a57e:	b111      	cbz	r1, 800a586 <hci_send_req+0x9a>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800a580:	482d      	ldr	r0, [pc, #180]	; (800a638 <hci_send_req+0x14c>)
 800a582:	f000 f8ca 	bl	800a71a <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800a586:	a901      	add	r1, sp, #4
 800a588:	482a      	ldr	r0, [pc, #168]	; (800a634 <hci_send_req+0x148>)
 800a58a:	f7ff ff63 	bl	800a454 <move_list>

  return -1;
 800a58e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
  move_list(&hciReadPktRxQueue, &hciTempQueue);

  return 0;
}
 800a592:	b004      	add	sp, #16
 800a594:	bd70      	pop	{r4, r5, r6, pc}
      switch (event_pckt->evt) 
 800a596:	2a3e      	cmp	r2, #62	; 0x3e
 800a598:	d103      	bne.n	800a5a2 <hci_send_req+0xb6>
        if (me->subevent != r->event)
 800a59a:	7ad9      	ldrb	r1, [r3, #11]
 800a59c:	686a      	ldr	r2, [r5, #4]
 800a59e:	4291      	cmp	r1, r2
 800a5a0:	d033      	beq.n	800a60a <hci_send_req+0x11e>
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800a5a2:	4825      	ldr	r0, [pc, #148]	; (800a638 <hci_send_req+0x14c>)
 800a5a4:	f000 f8ad 	bl	800a702 <list_is_empty>
 800a5a8:	b120      	cbz	r0, 800a5b4 <hci_send_req+0xc8>
 800a5aa:	4822      	ldr	r0, [pc, #136]	; (800a634 <hci_send_req+0x148>)
 800a5ac:	f000 f8a9 	bl	800a702 <list_is_empty>
 800a5b0:	2800      	cmp	r0, #0
 800a5b2:	d136      	bne.n	800a622 <hci_send_req+0x136>
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800a5b4:	9903      	ldr	r1, [sp, #12]
 800a5b6:	a801      	add	r0, sp, #4
 800a5b8:	f000 f8bb 	bl	800a732 <list_insert_tail>
      hciReadPacket=NULL;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	9303      	str	r3, [sp, #12]
 800a5c0:	e7b0      	b.n	800a524 <hci_send_req+0x38>
        r->rlen = MIN(len, r->rlen);
 800a5c2:	696a      	ldr	r2, [r5, #20]
 800a5c4:	42a2      	cmp	r2, r4
 800a5c6:	bf28      	it	cs
 800a5c8:	4622      	movcs	r2, r4
 800a5ca:	616a      	str	r2, [r5, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800a5cc:	6928      	ldr	r0, [r5, #16]
 800a5ce:	f001 f8f7 	bl	800b7c0 <memcpy>
        goto done;
 800a5d2:	e00d      	b.n	800a5f0 <hci_send_req+0x104>
        if (cc->opcode != opcode)
 800a5d4:	899a      	ldrh	r2, [r3, #12]
 800a5d6:	42b2      	cmp	r2, r6
 800a5d8:	d1d0      	bne.n	800a57c <hci_send_req+0x90>
        len -= EVT_CMD_COMPLETE_SIZE;
 800a5da:	3806      	subs	r0, #6
        r->rlen = MIN(len, r->rlen);
 800a5dc:	696a      	ldr	r2, [r5, #20]
 800a5de:	4282      	cmp	r2, r0
 800a5e0:	bf28      	it	cs
 800a5e2:	4602      	movcs	r2, r0
 800a5e4:	616a      	str	r2, [r5, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800a5e6:	f103 010e 	add.w	r1, r3, #14
 800a5ea:	6928      	ldr	r0, [r5, #16]
 800a5ec:	f001 f8e8 	bl	800b7c0 <memcpy>
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800a5f0:	4c12      	ldr	r4, [pc, #72]	; (800a63c <hci_send_req+0x150>)
 800a5f2:	9903      	ldr	r1, [sp, #12]
 800a5f4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800a5f8:	f000 f88f 	bl	800a71a <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800a5fc:	a901      	add	r1, sp, #4
 800a5fe:	f104 0020 	add.w	r0, r4, #32
 800a602:	f7ff ff27 	bl	800a454 <move_list>
  return 0;
 800a606:	2000      	movs	r0, #0
 800a608:	e7c3      	b.n	800a592 <hci_send_req+0xa6>
        len -= 1;
 800a60a:	3804      	subs	r0, #4
        r->rlen = MIN(len, r->rlen);
 800a60c:	696a      	ldr	r2, [r5, #20]
 800a60e:	4282      	cmp	r2, r0
 800a610:	bf28      	it	cs
 800a612:	4602      	movcs	r2, r0
 800a614:	616a      	str	r2, [r5, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800a616:	f103 010c 	add.w	r1, r3, #12
 800a61a:	6928      	ldr	r0, [r5, #16]
 800a61c:	f001 f8d0 	bl	800b7c0 <memcpy>
        goto done;
 800a620:	e7e6      	b.n	800a5f0 <hci_send_req+0x104>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800a622:	9903      	ldr	r1, [sp, #12]
 800a624:	4804      	ldr	r0, [pc, #16]	; (800a638 <hci_send_req+0x14c>)
 800a626:	f000 f884 	bl	800a732 <list_insert_tail>
      hciReadPacket=NULL;
 800a62a:	2300      	movs	r3, #0
 800a62c:	9303      	str	r3, [sp, #12]
 800a62e:	e779      	b.n	800a524 <hci_send_req+0x38>
    return 0;
 800a630:	2000      	movs	r0, #0
 800a632:	e7ae      	b.n	800a592 <hci_send_req+0xa6>
 800a634:	20002658 	.word	0x20002658
 800a638:	20002660 	.word	0x20002660
 800a63c:	20002638 	.word	0x20002638

0800a640 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800a640:	b510      	push	{r4, lr}
 800a642:	b082      	sub	sp, #8
  tHciDataPacket * hciReadPacket = NULL;
 800a644:	2300      	movs	r3, #0
 800a646:	9301      	str	r3, [sp, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800a648:	e006      	b.n	800a658 <hci_user_evt_proc+0x18>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);

    if (hciContext.UserEvtRx != NULL)
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800a64a:	9801      	ldr	r0, [sp, #4]
 800a64c:	3008      	adds	r0, #8
 800a64e:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800a650:	9901      	ldr	r1, [sp, #4]
 800a652:	4809      	ldr	r0, [pc, #36]	; (800a678 <hci_user_evt_proc+0x38>)
 800a654:	f000 f86d 	bl	800a732 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800a658:	4808      	ldr	r0, [pc, #32]	; (800a67c <hci_user_evt_proc+0x3c>)
 800a65a:	f000 f852 	bl	800a702 <list_is_empty>
 800a65e:	b948      	cbnz	r0, 800a674 <hci_user_evt_proc+0x34>
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800a660:	4c07      	ldr	r4, [pc, #28]	; (800a680 <hci_user_evt_proc+0x40>)
 800a662:	a901      	add	r1, sp, #4
 800a664:	f104 0020 	add.w	r0, r4, #32
 800a668:	f000 f87a 	bl	800a760 <list_remove_head>
    if (hciContext.UserEvtRx != NULL)
 800a66c:	69e3      	ldr	r3, [r4, #28]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d1eb      	bne.n	800a64a <hci_user_evt_proc+0xa>
 800a672:	e7ed      	b.n	800a650 <hci_user_evt_proc+0x10>
  }
}
 800a674:	b002      	add	sp, #8
 800a676:	bd10      	pop	{r4, pc}
 800a678:	20002660 	.word	0x20002660
 800a67c:	20002658 	.word	0x20002658
 800a680:	20002638 	.word	0x20002638

0800a684 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800a684:	b530      	push	{r4, r5, lr}
 800a686:	b083      	sub	sp, #12
  tHciDataPacket * hciReadPacket = NULL;
 800a688:	2300      	movs	r3, #0
 800a68a:	9301      	str	r3, [sp, #4]
  uint8_t data_len;
  
  int32_t ret = 0;
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800a68c:	4818      	ldr	r0, [pc, #96]	; (800a6f0 <hci_notify_asynch_evt+0x6c>)
 800a68e:	f000 f838 	bl	800a702 <list_is_empty>
 800a692:	b118      	cbz	r0, 800a69c <hci_notify_asynch_evt+0x18>
      }
    }
  }
  else 
  {
    ret = 1;
 800a694:	2401      	movs	r4, #1
  }
  return ret;

}
 800a696:	4620      	mov	r0, r4
 800a698:	b003      	add	sp, #12
 800a69a:	bd30      	pop	{r4, r5, pc}
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800a69c:	4c15      	ldr	r4, [pc, #84]	; (800a6f4 <hci_notify_asynch_evt+0x70>)
 800a69e:	a901      	add	r1, sp, #4
 800a6a0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800a6a4:	f000 f85c 	bl	800a760 <list_remove_head>
    if (hciContext.io.Receive)
 800a6a8:	68e3      	ldr	r3, [r4, #12]
 800a6aa:	b1fb      	cbz	r3, 800a6ec <hci_notify_asynch_evt+0x68>
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800a6ac:	2180      	movs	r1, #128	; 0x80
 800a6ae:	9801      	ldr	r0, [sp, #4]
 800a6b0:	3008      	adds	r0, #8
 800a6b2:	4798      	blx	r3
      if (data_len > 0)
 800a6b4:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 800a6b8:	d012      	beq.n	800a6e0 <hci_notify_asynch_evt+0x5c>
        hciReadPacket->data_len = data_len;
 800a6ba:	9d01      	ldr	r5, [sp, #4]
 800a6bc:	f885 0088 	strb.w	r0, [r5, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 800a6c0:	4628      	mov	r0, r5
 800a6c2:	f7ff fe79 	bl	800a3b8 <verify_packet>
 800a6c6:	4604      	mov	r4, r0
 800a6c8:	b920      	cbnz	r0, 800a6d4 <hci_notify_asynch_evt+0x50>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800a6ca:	4629      	mov	r1, r5
 800a6cc:	480a      	ldr	r0, [pc, #40]	; (800a6f8 <hci_notify_asynch_evt+0x74>)
 800a6ce:	f000 f830 	bl	800a732 <list_insert_tail>
 800a6d2:	e7e0      	b.n	800a696 <hci_notify_asynch_evt+0x12>
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800a6d4:	4629      	mov	r1, r5
 800a6d6:	4806      	ldr	r0, [pc, #24]	; (800a6f0 <hci_notify_asynch_evt+0x6c>)
 800a6d8:	f000 f81f 	bl	800a71a <list_insert_head>
  int32_t ret = 0;
 800a6dc:	2400      	movs	r4, #0
 800a6de:	e7da      	b.n	800a696 <hci_notify_asynch_evt+0x12>
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800a6e0:	9901      	ldr	r1, [sp, #4]
 800a6e2:	4803      	ldr	r0, [pc, #12]	; (800a6f0 <hci_notify_asynch_evt+0x6c>)
 800a6e4:	f000 f819 	bl	800a71a <list_insert_head>
  int32_t ret = 0;
 800a6e8:	2400      	movs	r4, #0
 800a6ea:	e7d4      	b.n	800a696 <hci_notify_asynch_evt+0x12>
 800a6ec:	2400      	movs	r4, #0
  return ret;
 800a6ee:	e7d2      	b.n	800a696 <hci_notify_asynch_evt+0x12>
 800a6f0:	20002660 	.word	0x20002660
 800a6f4:	20002638 	.word	0x20002638
 800a6f8:	20002658 	.word	0x20002658

0800a6fc <list_init_head>:
/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
  listHead->next = listHead;
 800a6fc:	6000      	str	r0, [r0, #0]
  listHead->prev = listHead;	
 800a6fe:	6040      	str	r0, [r0, #4]
}
 800a700:	4770      	bx	lr

0800a702 <list_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a702:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a706:	b672      	cpsid	i
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800a708:	6802      	ldr	r2, [r0, #0]
 800a70a:	4282      	cmp	r2, r0
 800a70c:	d003      	beq.n	800a716 <list_is_empty+0x14>
  {
    return_value = 1;
  }
  else
  {
    return_value = 0;
 800a70e:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a710:	f383 8810 	msr	PRIMASK, r3
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
}
 800a714:	4770      	bx	lr
    return_value = 1;
 800a716:	2001      	movs	r0, #1
 800a718:	e7fa      	b.n	800a710 <list_is_empty+0xe>

0800a71a <list_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a71a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a71e:	b672      	cpsid	i
{
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800a720:	6802      	ldr	r2, [r0, #0]
 800a722:	600a      	str	r2, [r1, #0]
  node->prev = listHead;
 800a724:	6048      	str	r0, [r1, #4]
  listHead->next = node;
 800a726:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 800a728:	680a      	ldr	r2, [r1, #0]
 800a72a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a72c:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800a730:	4770      	bx	lr

0800a732 <list_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a732:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a736:	b672      	cpsid	i
{
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800a738:	6008      	str	r0, [r1, #0]
  node->prev = listHead->prev;
 800a73a:	6842      	ldr	r2, [r0, #4]
 800a73c:	604a      	str	r2, [r1, #4]
  listHead->prev = node;
 800a73e:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 800a740:	684a      	ldr	r2, [r1, #4]
 800a742:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a744:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800a748:	4770      	bx	lr

0800a74a <list_remove_node>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a74a:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a74e:	b672      	cpsid	i
{
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800a750:	6841      	ldr	r1, [r0, #4]
 800a752:	6803      	ldr	r3, [r0, #0]
 800a754:	600b      	str	r3, [r1, #0]
  (node->next)->prev = node->prev;
 800a756:	6841      	ldr	r1, [r0, #4]
 800a758:	6059      	str	r1, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a75a:	f382 8810 	msr	PRIMASK, r2
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800a75e:	4770      	bx	lr

0800a760 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800a760:	b538      	push	{r3, r4, r5, lr}
 800a762:	460c      	mov	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a764:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a768:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800a76a:	6800      	ldr	r0, [r0, #0]
 800a76c:	6008      	str	r0, [r1, #0]
  list_remove_node (listHead->next);
 800a76e:	f7ff ffec 	bl	800a74a <list_remove_node>
  (*node)->next = NULL;
 800a772:	6822      	ldr	r2, [r4, #0]
 800a774:	2300      	movs	r3, #0
 800a776:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 800a778:	6822      	ldr	r2, [r4, #0]
 800a77a:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a77c:	f385 8810 	msr	PRIMASK, r5
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800a780:	bd38      	pop	{r3, r4, r5, pc}

0800a782 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800a782:	b538      	push	{r3, r4, r5, lr}
 800a784:	460c      	mov	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a786:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a78a:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800a78c:	6840      	ldr	r0, [r0, #4]
 800a78e:	6008      	str	r0, [r1, #0]
  list_remove_node (listHead->prev);
 800a790:	f7ff ffdb 	bl	800a74a <list_remove_node>
  (*node)->next = NULL;
 800a794:	6822      	ldr	r2, [r4, #0]
 800a796:	2300      	movs	r3, #0
 800a798:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 800a79a:	6822      	ldr	r2, [r4, #0]
 800a79c:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a79e:	f385 8810 	msr	PRIMASK, r5
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800a7a2:	bd38      	pop	{r3, r4, r5, pc}

0800a7a4 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800a7a4:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7a6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a7aa:	b672      	cpsid	i

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800a7ac:	6803      	ldr	r3, [r0, #0]
  int size = 0;
 800a7ae:	2000      	movs	r0, #0
  while (temp != listHead)
 800a7b0:	e001      	b.n	800a7b6 <list_get_size+0x12>
  {
    size++;
 800a7b2:	3001      	adds	r0, #1
    temp = temp->next;		
 800a7b4:	681b      	ldr	r3, [r3, #0]
  while (temp != listHead)
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	d1fb      	bne.n	800a7b2 <list_get_size+0xe>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7ba:	f381 8810 	msr	PRIMASK, r1
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
}
 800a7be:	4770      	bx	lr

0800a7c0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a7c0:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a7c2:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800a7c6:	b184      	cbz	r4, 800a7ea <USBD_CDC_EP0_RxReady+0x2a>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a7c8:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800a7cc:	b17b      	cbz	r3, 800a7ee <USBD_CDC_EP0_RxReady+0x2e>
 800a7ce:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800a7d2:	28ff      	cmp	r0, #255	; 0xff
 800a7d4:	d00d      	beq.n	800a7f2 <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a7d6:	689b      	ldr	r3, [r3, #8]
 800a7d8:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800a7dc:	4621      	mov	r1, r4
 800a7de:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800a7e0:	23ff      	movs	r3, #255	; 0xff
 800a7e2:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800a7e6:	2000      	movs	r0, #0
}
 800a7e8:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800a7ea:	2003      	movs	r0, #3
 800a7ec:	e7fc      	b.n	800a7e8 <USBD_CDC_EP0_RxReady+0x28>
  return (uint8_t)USBD_OK;
 800a7ee:	2000      	movs	r0, #0
 800a7f0:	e7fa      	b.n	800a7e8 <USBD_CDC_EP0_RxReady+0x28>
 800a7f2:	2000      	movs	r0, #0
 800a7f4:	e7f8      	b.n	800a7e8 <USBD_CDC_EP0_RxReady+0x28>
	...

0800a7f8 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a7f8:	2343      	movs	r3, #67	; 0x43
 800a7fa:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 800a7fc:	4800      	ldr	r0, [pc, #0]	; (800a800 <USBD_CDC_GetFSCfgDesc+0x8>)
 800a7fe:	4770      	bx	lr
 800a800:	20000088 	.word	0x20000088

0800a804 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a804:	2343      	movs	r3, #67	; 0x43
 800a806:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 800a808:	4800      	ldr	r0, [pc, #0]	; (800a80c <USBD_CDC_GetHSCfgDesc+0x8>)
 800a80a:	4770      	bx	lr
 800a80c:	200000cc 	.word	0x200000cc

0800a810 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a810:	2343      	movs	r3, #67	; 0x43
 800a812:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800a814:	4800      	ldr	r0, [pc, #0]	; (800a818 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800a816:	4770      	bx	lr
 800a818:	20000110 	.word	0x20000110

0800a81c <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a81c:	230a      	movs	r3, #10
 800a81e:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 800a820:	4800      	ldr	r0, [pc, #0]	; (800a824 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800a822:	4770      	bx	lr
 800a824:	20000154 	.word	0x20000154

0800a828 <USBD_CDC_DataOut>:
{
 800a828:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a82a:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800a82e:	b175      	cbz	r5, 800a84e <USBD_CDC_DataOut+0x26>
 800a830:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a832:	f7fb f9b7 	bl	8005ba4 <USBD_LL_GetRxDataSize>
 800a836:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a83a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800a83e:	68db      	ldr	r3, [r3, #12]
 800a840:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800a844:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800a848:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800a84a:	2000      	movs	r0, #0
}
 800a84c:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800a84e:	2003      	movs	r0, #3
 800a850:	e7fc      	b.n	800a84c <USBD_CDC_DataOut+0x24>

0800a852 <USBD_CDC_DataIn>:
{
 800a852:	b510      	push	{r4, lr}
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a854:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
  if (pdev->pClassData == NULL)
 800a858:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 800a85c:	b353      	cbz	r3, 800a8b4 <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a85e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800a862:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a866:	6992      	ldr	r2, [r2, #24]
 800a868:	b14a      	cbz	r2, 800a87e <USBD_CDC_DataIn+0x2c>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a86a:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 800a86e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 800a872:	6c64      	ldr	r4, [r4, #68]	; 0x44
 800a874:	fbb2 fcf4 	udiv	ip, r2, r4
 800a878:	fb04 221c 	mls	r2, r4, ip, r2
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a87c:	b172      	cbz	r2, 800a89c <USBD_CDC_DataIn+0x4a>
    hcdc->TxState = 0U;
 800a87e:	2200      	movs	r2, #0
 800a880:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a884:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 800a888:	6914      	ldr	r4, [r2, #16]
 800a88a:	b1ac      	cbz	r4, 800a8b8 <USBD_CDC_DataIn+0x66>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a88c:	460a      	mov	r2, r1
 800a88e:	f503 7104 	add.w	r1, r3, #528	; 0x210
 800a892:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
 800a896:	47a0      	blx	r4
  return (uint8_t)USBD_OK;
 800a898:	2000      	movs	r0, #0
}
 800a89a:	bd10      	pop	{r4, pc}
    pdev->ep_in[epnum].total_length = 0U;
 800a89c:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800a8a0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800a8a4:	2400      	movs	r4, #0
 800a8a6:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a8a8:	4623      	mov	r3, r4
 800a8aa:	4622      	mov	r2, r4
 800a8ac:	f7fb f96c 	bl	8005b88 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800a8b0:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a8b2:	e7f2      	b.n	800a89a <USBD_CDC_DataIn+0x48>
    return (uint8_t)USBD_FAIL;
 800a8b4:	2003      	movs	r0, #3
 800a8b6:	e7f0      	b.n	800a89a <USBD_CDC_DataIn+0x48>
  return (uint8_t)USBD_OK;
 800a8b8:	2000      	movs	r0, #0
 800a8ba:	e7ee      	b.n	800a89a <USBD_CDC_DataIn+0x48>

0800a8bc <USBD_CDC_Setup>:
{
 800a8bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8be:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a8c0:	f8d0 62bc 	ldr.w	r6, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 800a8ca:	f8ad 3004 	strh.w	r3, [sp, #4]
  if (hcdc == NULL)
 800a8ce:	2e00      	cmp	r6, #0
 800a8d0:	d06c      	beq.n	800a9ac <USBD_CDC_Setup+0xf0>
 800a8d2:	4607      	mov	r7, r0
 800a8d4:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a8d6:	780b      	ldrb	r3, [r1, #0]
 800a8d8:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 800a8dc:	d02a      	beq.n	800a934 <USBD_CDC_Setup+0x78>
 800a8de:	2d20      	cmp	r5, #32
 800a8e0:	d15e      	bne.n	800a9a0 <USBD_CDC_Setup+0xe4>
      if (req->wLength != 0U)
 800a8e2:	88ca      	ldrh	r2, [r1, #6]
 800a8e4:	b1f2      	cbz	r2, 800a924 <USBD_CDC_Setup+0x68>
        if ((req->bmRequest & 0x80U) != 0U)
 800a8e6:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a8ea:	d00f      	beq.n	800a90c <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a8ec:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800a8f0:	689b      	ldr	r3, [r3, #8]
 800a8f2:	4631      	mov	r1, r6
 800a8f4:	7860      	ldrb	r0, [r4, #1]
 800a8f6:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a8f8:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a8fa:	2a07      	cmp	r2, #7
 800a8fc:	bf28      	it	cs
 800a8fe:	2207      	movcs	r2, #7
 800a900:	4631      	mov	r1, r6
 800a902:	4638      	mov	r0, r7
 800a904:	f000 fdfa 	bl	800b4fc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a908:	2500      	movs	r5, #0
 800a90a:	e04c      	b.n	800a9a6 <USBD_CDC_Setup+0xea>
          hcdc->CmdOpCode = req->bRequest;
 800a90c:	784b      	ldrb	r3, [r1, #1]
 800a90e:	f886 3200 	strb.w	r3, [r6, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a912:	798b      	ldrb	r3, [r1, #6]
 800a914:	f886 3201 	strb.w	r3, [r6, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a918:	88ca      	ldrh	r2, [r1, #6]
 800a91a:	4631      	mov	r1, r6
 800a91c:	f000 fe03 	bl	800b526 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800a920:	2500      	movs	r5, #0
 800a922:	e040      	b.n	800a9a6 <USBD_CDC_Setup+0xea>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a924:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	2200      	movs	r2, #0
 800a92c:	7848      	ldrb	r0, [r1, #1]
 800a92e:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 800a930:	2500      	movs	r5, #0
 800a932:	e038      	b.n	800a9a6 <USBD_CDC_Setup+0xea>
      switch (req->bRequest)
 800a934:	784e      	ldrb	r6, [r1, #1]
 800a936:	2e0b      	cmp	r6, #11
 800a938:	d82e      	bhi.n	800a998 <USBD_CDC_Setup+0xdc>
 800a93a:	e8df f006 	tbb	[pc, r6]
 800a93e:	3406      	.short	0x3406
 800a940:	2d2d2d2d 	.word	0x2d2d2d2d
 800a944:	2d2d2d2d 	.word	0x2d2d2d2d
 800a948:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a94a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a94e:	b2db      	uxtb	r3, r3
 800a950:	2b03      	cmp	r3, #3
 800a952:	d003      	beq.n	800a95c <USBD_CDC_Setup+0xa0>
            USBD_CtlError(pdev, req);
 800a954:	f000 faa9 	bl	800aeaa <USBD_CtlError>
            ret = USBD_FAIL;
 800a958:	2503      	movs	r5, #3
 800a95a:	e024      	b.n	800a9a6 <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a95c:	2202      	movs	r2, #2
 800a95e:	a901      	add	r1, sp, #4
 800a960:	f000 fdcc 	bl	800b4fc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a964:	4635      	mov	r5, r6
 800a966:	e01e      	b.n	800a9a6 <USBD_CDC_Setup+0xea>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a968:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	2b03      	cmp	r3, #3
 800a970:	d003      	beq.n	800a97a <USBD_CDC_Setup+0xbe>
            USBD_CtlError(pdev, req);
 800a972:	f000 fa9a 	bl	800aeaa <USBD_CtlError>
            ret = USBD_FAIL;
 800a976:	2503      	movs	r5, #3
 800a978:	e015      	b.n	800a9a6 <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a97a:	2201      	movs	r2, #1
 800a97c:	f10d 0107 	add.w	r1, sp, #7
 800a980:	f000 fdbc 	bl	800b4fc <USBD_CtlSendData>
 800a984:	e00f      	b.n	800a9a6 <USBD_CDC_Setup+0xea>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a986:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a98a:	b2db      	uxtb	r3, r3
 800a98c:	2b03      	cmp	r3, #3
 800a98e:	d00a      	beq.n	800a9a6 <USBD_CDC_Setup+0xea>
            USBD_CtlError(pdev, req);
 800a990:	f000 fa8b 	bl	800aeaa <USBD_CtlError>
            ret = USBD_FAIL;
 800a994:	2503      	movs	r5, #3
 800a996:	e006      	b.n	800a9a6 <USBD_CDC_Setup+0xea>
          USBD_CtlError(pdev, req);
 800a998:	f000 fa87 	bl	800aeaa <USBD_CtlError>
          ret = USBD_FAIL;
 800a99c:	2503      	movs	r5, #3
          break;
 800a99e:	e002      	b.n	800a9a6 <USBD_CDC_Setup+0xea>
      USBD_CtlError(pdev, req);
 800a9a0:	f000 fa83 	bl	800aeaa <USBD_CtlError>
      ret = USBD_FAIL;
 800a9a4:	2503      	movs	r5, #3
}
 800a9a6:	4628      	mov	r0, r5
 800a9a8:	b003      	add	sp, #12
 800a9aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800a9ac:	2503      	movs	r5, #3
 800a9ae:	e7fa      	b.n	800a9a6 <USBD_CDC_Setup+0xea>

0800a9b0 <USBD_CDC_DeInit>:
{
 800a9b0:	b538      	push	{r3, r4, r5, lr}
 800a9b2:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a9b4:	2181      	movs	r1, #129	; 0x81
 800a9b6:	f7fb f8b4 	bl	8005b22 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a9ba:	2500      	movs	r5, #0
 800a9bc:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a9be:	2101      	movs	r1, #1
 800a9c0:	4620      	mov	r0, r4
 800a9c2:	f7fb f8ae 	bl	8005b22 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a9c6:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a9ca:	2182      	movs	r1, #130	; 0x82
 800a9cc:	4620      	mov	r0, r4
 800a9ce:	f7fb f8a8 	bl	8005b22 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a9d2:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800a9d6:	f8a4 504e 	strh.w	r5, [r4, #78]	; 0x4e
  if (pdev->pClassData != NULL)
 800a9da:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 800a9de:	b14b      	cbz	r3, 800a9f4 <USBD_CDC_DeInit+0x44>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a9e0:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800a9e4:	685b      	ldr	r3, [r3, #4]
 800a9e6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a9e8:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800a9ec:	f000 fdd0 	bl	800b590 <free>
    pdev->pClassData = NULL;
 800a9f0:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800a9f4:	2000      	movs	r0, #0
 800a9f6:	bd38      	pop	{r3, r4, r5, pc}

0800a9f8 <USBD_CDC_Init>:
{
 800a9f8:	b570      	push	{r4, r5, r6, lr}
 800a9fa:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a9fc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800aa00:	f000 fdbe 	bl	800b580 <malloc>
  if (hcdc == NULL)
 800aa04:	b3b8      	cbz	r0, 800aa76 <USBD_CDC_Init+0x7e>
 800aa06:	4606      	mov	r6, r0
  pdev->pClassData = (void *)hcdc;
 800aa08:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa0c:	7c23      	ldrb	r3, [r4, #16]
 800aa0e:	bbbb      	cbnz	r3, 800aa80 <USBD_CDC_Init+0x88>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aa10:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aa14:	2202      	movs	r2, #2
 800aa16:	2181      	movs	r1, #129	; 0x81
 800aa18:	4620      	mov	r0, r4
 800aa1a:	f7fb f878 	bl	8005b0e <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800aa1e:	2501      	movs	r5, #1
 800aa20:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800aa22:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aa26:	2202      	movs	r2, #2
 800aa28:	4629      	mov	r1, r5
 800aa2a:	4620      	mov	r0, r4
 800aa2c:	f7fb f86f 	bl	8005b0e <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800aa30:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800aa34:	2310      	movs	r3, #16
 800aa36:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800aa3a:	2308      	movs	r3, #8
 800aa3c:	2203      	movs	r2, #3
 800aa3e:	2182      	movs	r1, #130	; 0x82
 800aa40:	4620      	mov	r0, r4
 800aa42:	f7fb f864 	bl	8005b0e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800aa46:	2301      	movs	r3, #1
 800aa48:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800aa4c:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4798      	blx	r3
  hcdc->TxState = 0U;
 800aa54:	2300      	movs	r3, #0
 800aa56:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
  hcdc->RxState = 0U;
 800aa5a:	f8c6 3218 	str.w	r3, [r6, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa5e:	7c25      	ldrb	r5, [r4, #16]
 800aa60:	bb15      	cbnz	r5, 800aaa8 <USBD_CDC_Init+0xb0>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aa62:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aa66:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800aa6a:	2101      	movs	r1, #1
 800aa6c:	4620      	mov	r0, r4
 800aa6e:	f7fb f892 	bl	8005b96 <USBD_LL_PrepareReceive>
}
 800aa72:	4628      	mov	r0, r5
 800aa74:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassData = NULL;
 800aa76:	2300      	movs	r3, #0
 800aa78:	f8c4 32bc 	str.w	r3, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800aa7c:	2502      	movs	r5, #2
 800aa7e:	e7f8      	b.n	800aa72 <USBD_CDC_Init+0x7a>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aa80:	2340      	movs	r3, #64	; 0x40
 800aa82:	2202      	movs	r2, #2
 800aa84:	2181      	movs	r1, #129	; 0x81
 800aa86:	4620      	mov	r0, r4
 800aa88:	f7fb f841 	bl	8005b0e <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800aa8c:	2501      	movs	r5, #1
 800aa8e:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800aa90:	2340      	movs	r3, #64	; 0x40
 800aa92:	2202      	movs	r2, #2
 800aa94:	4629      	mov	r1, r5
 800aa96:	4620      	mov	r0, r4
 800aa98:	f7fb f839 	bl	8005b0e <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800aa9c:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800aaa0:	2310      	movs	r3, #16
 800aaa2:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
 800aaa6:	e7c8      	b.n	800aa3a <USBD_CDC_Init+0x42>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aaa8:	2340      	movs	r3, #64	; 0x40
 800aaaa:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800aaae:	2101      	movs	r1, #1
 800aab0:	4620      	mov	r0, r4
 800aab2:	f7fb f870 	bl	8005b96 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800aab6:	2500      	movs	r5, #0
 800aab8:	e7db      	b.n	800aa72 <USBD_CDC_Init+0x7a>

0800aaba <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800aaba:	b119      	cbz	r1, 800aac4 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800aabc:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800aac0:	2000      	movs	r0, #0
 800aac2:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800aac4:	2003      	movs	r0, #3
}
 800aac6:	4770      	bx	lr

0800aac8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800aac8:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800aacc:	b12b      	cbz	r3, 800aada <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 800aace:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800aad2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800aad6:	2000      	movs	r0, #0
 800aad8:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800aada:	2003      	movs	r0, #3
}
 800aadc:	4770      	bx	lr

0800aade <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800aade:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800aae2:	b11b      	cbz	r3, 800aaec <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 800aae4:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800aae8:	2000      	movs	r0, #0
 800aaea:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800aaec:	2003      	movs	r0, #3
}
 800aaee:	4770      	bx	lr

0800aaf0 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800aaf0:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800aaf4:	b1a2      	cbz	r2, 800ab20 <USBD_CDC_TransmitPacket+0x30>
{
 800aaf6:	b508      	push	{r3, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800aaf8:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 800aafc:	b10b      	cbz	r3, 800ab02 <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800aafe:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800ab00:	bd08      	pop	{r3, pc}
    hcdc->TxState = 1U;
 800ab02:	2301      	movs	r3, #1
 800ab04:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800ab08:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 800ab0c:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800ab0e:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 800ab12:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800ab16:	2181      	movs	r1, #129	; 0x81
 800ab18:	f7fb f836 	bl	8005b88 <USBD_LL_Transmit>
    ret = USBD_OK;
 800ab1c:	2000      	movs	r0, #0
 800ab1e:	e7ef      	b.n	800ab00 <USBD_CDC_TransmitPacket+0x10>
    return (uint8_t)USBD_FAIL;
 800ab20:	2003      	movs	r0, #3
}
 800ab22:	4770      	bx	lr

0800ab24 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ab24:	b198      	cbz	r0, 800ab4e <USBD_Init+0x2a>
{
 800ab26:	b508      	push	{r3, lr}
 800ab28:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ab2a:	2000      	movs	r0, #0
 800ab2c:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800ab30:	f8c3 02c0 	str.w	r0, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800ab34:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ab38:	b109      	cbz	r1, 800ab3e <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 800ab3a:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ab3e:	2101      	movs	r1, #1
 800ab40:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->id = id;
 800ab44:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ab46:	4618      	mov	r0, r3
 800ab48:	f7fa ffac 	bl	8005aa4 <USBD_LL_Init>

  return ret;
}
 800ab4c:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800ab4e:	2003      	movs	r0, #3
}
 800ab50:	4770      	bx	lr

0800ab52 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ab52:	b510      	push	{r4, lr}
 800ab54:	b082      	sub	sp, #8
  uint16_t len = 0U;
 800ab56:	2300      	movs	r3, #0
 800ab58:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 800ab5c:	b161      	cbz	r1, 800ab78 <USBD_RegisterClass+0x26>
 800ab5e:	4604      	mov	r4, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ab60:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ab64:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800ab66:	b14b      	cbz	r3, 800ab7c <USBD_RegisterClass+0x2a>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ab68:	f10d 0006 	add.w	r0, sp, #6
 800ab6c:	4798      	blx	r3
 800ab6e:	f8c4 02cc 	str.w	r0, [r4, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ab72:	2000      	movs	r0, #0
}
 800ab74:	b002      	add	sp, #8
 800ab76:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800ab78:	2003      	movs	r0, #3
 800ab7a:	e7fb      	b.n	800ab74 <USBD_RegisterClass+0x22>
  return USBD_OK;
 800ab7c:	2000      	movs	r0, #0
 800ab7e:	e7f9      	b.n	800ab74 <USBD_RegisterClass+0x22>

0800ab80 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ab80:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ab82:	f7fa ffbd 	bl	8005b00 <USBD_LL_Start>
}
 800ab86:	bd08      	pop	{r3, pc}

0800ab88 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab88:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800ab8a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ab8e:	b113      	cbz	r3, 800ab96 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	4798      	blx	r3
  }

  return ret;
}
 800ab94:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ab96:	2003      	movs	r0, #3
 800ab98:	e7fc      	b.n	800ab94 <USBD_SetClassConfig+0xc>

0800ab9a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab9a:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ab9c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800aba0:	b10b      	cbz	r3, 800aba6 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800aba2:	685b      	ldr	r3, [r3, #4]
 800aba4:	4798      	blx	r3
  }

  return USBD_OK;
}
 800aba6:	2000      	movs	r0, #0
 800aba8:	bd08      	pop	{r3, pc}

0800abaa <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800abaa:	b538      	push	{r3, r4, r5, lr}
 800abac:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800abae:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
 800abb2:	4628      	mov	r0, r5
 800abb4:	f000 f965 	bl	800ae82 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800abb8:	2301      	movs	r3, #1
 800abba:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800abbe:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0
 800abc2:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800abc6:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
 800abca:	f001 031f 	and.w	r3, r1, #31
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d00d      	beq.n	800abee <USBD_LL_SetupStage+0x44>
 800abd2:	2b02      	cmp	r3, #2
 800abd4:	d010      	beq.n	800abf8 <USBD_LL_SetupStage+0x4e>
 800abd6:	b12b      	cbz	r3, 800abe4 <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800abd8:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800abdc:	4620      	mov	r0, r4
 800abde:	f7fa ffa7 	bl	8005b30 <USBD_LL_StallEP>
      break;
 800abe2:	e003      	b.n	800abec <USBD_LL_SetupStage+0x42>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800abe4:	4629      	mov	r1, r5
 800abe6:	4620      	mov	r0, r4
 800abe8:	f000 fb09 	bl	800b1fe <USBD_StdDevReq>
  }

  return ret;
}
 800abec:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800abee:	4629      	mov	r1, r5
 800abf0:	4620      	mov	r0, r4
 800abf2:	f000 fb3c 	bl	800b26e <USBD_StdItfReq>
      break;
 800abf6:	e7f9      	b.n	800abec <USBD_LL_SetupStage+0x42>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800abf8:	4629      	mov	r1, r5
 800abfa:	4620      	mov	r0, r4
 800abfc:	f000 fb6b 	bl	800b2d6 <USBD_StdEPReq>
      break;
 800ac00:	e7f4      	b.n	800abec <USBD_LL_SetupStage+0x42>

0800ac02 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ac02:	b538      	push	{r3, r4, r5, lr}
 800ac04:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ac06:	460d      	mov	r5, r1
 800ac08:	bb41      	cbnz	r1, 800ac5c <USBD_LL_DataOutStage+0x5a>
 800ac0a:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ac0c:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 800ac10:	2a03      	cmp	r2, #3
 800ac12:	d001      	beq.n	800ac18 <USBD_LL_DataOutStage+0x16>
        }
      }
    }
  }

  return USBD_OK;
 800ac14:	4608      	mov	r0, r1
}
 800ac16:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800ac18:	f8d0 115c 	ldr.w	r1, [r0, #348]	; 0x15c
 800ac1c:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 800ac20:	4291      	cmp	r1, r2
 800ac22:	d809      	bhi.n	800ac38 <USBD_LL_DataOutStage+0x36>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac24:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ac28:	b2db      	uxtb	r3, r3
 800ac2a:	2b03      	cmp	r3, #3
 800ac2c:	d00f      	beq.n	800ac4e <USBD_LL_DataOutStage+0x4c>
        (void)USBD_CtlSendStatus(pdev);
 800ac2e:	4620      	mov	r0, r4
 800ac30:	f000 fc90 	bl	800b554 <USBD_CtlSendStatus>
  return USBD_OK;
 800ac34:	4628      	mov	r0, r5
 800ac36:	e7ee      	b.n	800ac16 <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800ac38:	1a89      	subs	r1, r1, r2
 800ac3a:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ac3e:	428a      	cmp	r2, r1
 800ac40:	bf28      	it	cs
 800ac42:	460a      	movcs	r2, r1
 800ac44:	4619      	mov	r1, r3
 800ac46:	f000 fc7d 	bl	800b544 <USBD_CtlContinueRx>
  return USBD_OK;
 800ac4a:	4628      	mov	r0, r5
 800ac4c:	e7e3      	b.n	800ac16 <USBD_LL_DataOutStage+0x14>
          if (pdev->pClass->EP0_RxReady != NULL)
 800ac4e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ac52:	691b      	ldr	r3, [r3, #16]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d0ea      	beq.n	800ac2e <USBD_LL_DataOutStage+0x2c>
            pdev->pClass->EP0_RxReady(pdev);
 800ac58:	4798      	blx	r3
 800ac5a:	e7e8      	b.n	800ac2e <USBD_LL_DataOutStage+0x2c>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac5c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ac60:	b2db      	uxtb	r3, r3
 800ac62:	2b03      	cmp	r3, #3
 800ac64:	d001      	beq.n	800ac6a <USBD_LL_DataOutStage+0x68>
  return USBD_OK;
 800ac66:	2000      	movs	r0, #0
 800ac68:	e7d5      	b.n	800ac16 <USBD_LL_DataOutStage+0x14>
      if (pdev->pClass->DataOut != NULL)
 800ac6a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ac6e:	699b      	ldr	r3, [r3, #24]
 800ac70:	b10b      	cbz	r3, 800ac76 <USBD_LL_DataOutStage+0x74>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ac72:	4798      	blx	r3
        if (ret != USBD_OK)
 800ac74:	e7cf      	b.n	800ac16 <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 800ac76:	2000      	movs	r0, #0
 800ac78:	e7cd      	b.n	800ac16 <USBD_LL_DataOutStage+0x14>

0800ac7a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ac7a:	b538      	push	{r3, r4, r5, lr}
 800ac7c:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ac7e:	460d      	mov	r5, r1
 800ac80:	2900      	cmp	r1, #0
 800ac82:	d14a      	bne.n	800ad1a <USBD_LL_DataInStage+0xa0>
 800ac84:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ac86:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 800ac8a:	2a02      	cmp	r2, #2
 800ac8c:	d005      	beq.n	800ac9a <USBD_LL_DataInStage+0x20>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ac8e:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d03c      	beq.n	800ad10 <USBD_LL_DataInStage+0x96>
        }
      }
    }
  }

  return USBD_OK;
 800ac96:	4628      	mov	r0, r5
}
 800ac98:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800ac9a:	69c2      	ldr	r2, [r0, #28]
 800ac9c:	6a01      	ldr	r1, [r0, #32]
 800ac9e:	428a      	cmp	r2, r1
 800aca0:	d80e      	bhi.n	800acc0 <USBD_LL_DataInStage+0x46>
        if ((pep->maxpacket == pep->rem_length) &&
 800aca2:	428a      	cmp	r2, r1
 800aca4:	d018      	beq.n	800acd8 <USBD_LL_DataInStage+0x5e>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aca6:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800acaa:	b2db      	uxtb	r3, r3
 800acac:	2b03      	cmp	r3, #3
 800acae:	d027      	beq.n	800ad00 <USBD_LL_DataInStage+0x86>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800acb0:	2180      	movs	r1, #128	; 0x80
 800acb2:	4620      	mov	r0, r4
 800acb4:	f7fa ff3c 	bl	8005b30 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800acb8:	4620      	mov	r0, r4
 800acba:	f000 fc56 	bl	800b56a <USBD_CtlReceiveStatus>
 800acbe:	e7e6      	b.n	800ac8e <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800acc0:	1a52      	subs	r2, r2, r1
 800acc2:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800acc4:	4619      	mov	r1, r3
 800acc6:	f000 fc26 	bl	800b516 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800acca:	2300      	movs	r3, #0
 800accc:	461a      	mov	r2, r3
 800acce:	4619      	mov	r1, r3
 800acd0:	4620      	mov	r0, r4
 800acd2:	f7fa ff60 	bl	8005b96 <USBD_LL_PrepareReceive>
 800acd6:	e7da      	b.n	800ac8e <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 800acd8:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800acda:	4299      	cmp	r1, r3
 800acdc:	d8e3      	bhi.n	800aca6 <USBD_LL_DataInStage+0x2c>
            (pep->total_length < pdev->ep0_data_len))
 800acde:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d2df      	bcs.n	800aca6 <USBD_LL_DataInStage+0x2c>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ace6:	2200      	movs	r2, #0
 800ace8:	4611      	mov	r1, r2
 800acea:	f000 fc14 	bl	800b516 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800acee:	2100      	movs	r1, #0
 800acf0:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800acf4:	460b      	mov	r3, r1
 800acf6:	460a      	mov	r2, r1
 800acf8:	4620      	mov	r0, r4
 800acfa:	f7fa ff4c 	bl	8005b96 <USBD_LL_PrepareReceive>
 800acfe:	e7c6      	b.n	800ac8e <USBD_LL_DataInStage+0x14>
            if (pdev->pClass->EP0_TxSent != NULL)
 800ad00:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800ad04:	68db      	ldr	r3, [r3, #12]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d0d2      	beq.n	800acb0 <USBD_LL_DataInStage+0x36>
              pdev->pClass->EP0_TxSent(pdev);
 800ad0a:	4620      	mov	r0, r4
 800ad0c:	4798      	blx	r3
 800ad0e:	e7cf      	b.n	800acb0 <USBD_LL_DataInStage+0x36>
      pdev->dev_test_mode = 0U;
 800ad10:	2300      	movs	r3, #0
 800ad12:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
  return USBD_OK;
 800ad16:	4628      	mov	r0, r5
 800ad18:	e7be      	b.n	800ac98 <USBD_LL_DataInStage+0x1e>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad1a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ad1e:	b2db      	uxtb	r3, r3
 800ad20:	2b03      	cmp	r3, #3
 800ad22:	d001      	beq.n	800ad28 <USBD_LL_DataInStage+0xae>
  return USBD_OK;
 800ad24:	2000      	movs	r0, #0
 800ad26:	e7b7      	b.n	800ac98 <USBD_LL_DataInStage+0x1e>
      if (pdev->pClass->DataIn != NULL)
 800ad28:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ad2c:	695b      	ldr	r3, [r3, #20]
 800ad2e:	b10b      	cbz	r3, 800ad34 <USBD_LL_DataInStage+0xba>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ad30:	4798      	blx	r3
        if (ret != USBD_OK)
 800ad32:	e7b1      	b.n	800ac98 <USBD_LL_DataInStage+0x1e>
  return USBD_OK;
 800ad34:	2000      	movs	r0, #0
 800ad36:	e7af      	b.n	800ac98 <USBD_LL_DataInStage+0x1e>

0800ad38 <USBD_LL_Reset>:
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad38:	2301      	movs	r3, #1
 800ad3a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 800ad44:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800ad46:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800ad4a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ad4e:	b1f3      	cbz	r3, 800ad8e <USBD_LL_Reset+0x56>
{
 800ad50:	b570      	push	{r4, r5, r6, lr}
 800ad52:	4604      	mov	r4, r0
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800ad54:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 800ad58:	b11a      	cbz	r2, 800ad62 <USBD_LL_Reset+0x2a>
  {
    if (pdev->pClass->DeInit != NULL)
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	b10b      	cbz	r3, 800ad62 <USBD_LL_Reset+0x2a>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ad5e:	2100      	movs	r1, #0
 800ad60:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad62:	2340      	movs	r3, #64	; 0x40
 800ad64:	2200      	movs	r2, #0
 800ad66:	4611      	mov	r1, r2
 800ad68:	4620      	mov	r0, r4
 800ad6a:	f7fa fed0 	bl	8005b0e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ad6e:	2601      	movs	r6, #1
 800ad70:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad74:	2540      	movs	r5, #64	; 0x40
 800ad76:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad7a:	462b      	mov	r3, r5
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	2180      	movs	r1, #128	; 0x80
 800ad80:	4620      	mov	r0, r4
 800ad82:	f7fa fec4 	bl	8005b0e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ad86:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad88:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 800ad8a:	2000      	movs	r0, #0
}
 800ad8c:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800ad8e:	2003      	movs	r0, #3
}
 800ad90:	4770      	bx	lr

0800ad92 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800ad92:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800ad94:	2000      	movs	r0, #0
 800ad96:	4770      	bx	lr

0800ad98 <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 800ad98:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ad9c:	b2db      	uxtb	r3, r3
 800ad9e:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ada2:	2304      	movs	r3, #4
 800ada4:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 800ada8:	2000      	movs	r0, #0
 800adaa:	4770      	bx	lr

0800adac <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800adac:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800adb0:	b2db      	uxtb	r3, r3
 800adb2:	2b04      	cmp	r3, #4
 800adb4:	d001      	beq.n	800adba <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 800adb6:	2000      	movs	r0, #0
 800adb8:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 800adba:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
 800adc4:	e7f7      	b.n	800adb6 <USBD_LL_Resume+0xa>

0800adc6 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800adc6:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800adca:	b162      	cbz	r2, 800ade6 <USBD_LL_SOF+0x20>
{
 800adcc:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adce:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800add2:	b2db      	uxtb	r3, r3
 800add4:	2b03      	cmp	r3, #3
 800add6:	d001      	beq.n	800addc <USBD_LL_SOF+0x16>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800add8:	2000      	movs	r0, #0
}
 800adda:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800addc:	69d3      	ldr	r3, [r2, #28]
 800adde:	b123      	cbz	r3, 800adea <USBD_LL_SOF+0x24>
      (void)pdev->pClass->SOF(pdev);
 800ade0:	4798      	blx	r3
  return USBD_OK;
 800ade2:	2000      	movs	r0, #0
 800ade4:	e7f9      	b.n	800adda <USBD_LL_SOF+0x14>
    return USBD_FAIL;
 800ade6:	2003      	movs	r0, #3
}
 800ade8:	4770      	bx	lr
  return USBD_OK;
 800adea:	2000      	movs	r0, #0
 800adec:	e7f5      	b.n	800adda <USBD_LL_SOF+0x14>

0800adee <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800adee:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800adf2:	b162      	cbz	r2, 800ae0e <USBD_LL_IsoINIncomplete+0x20>
{
 800adf4:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adf6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	2b03      	cmp	r3, #3
 800adfe:	d001      	beq.n	800ae04 <USBD_LL_IsoINIncomplete+0x16>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800ae00:	2000      	movs	r0, #0
}
 800ae02:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 800ae04:	6a13      	ldr	r3, [r2, #32]
 800ae06:	b123      	cbz	r3, 800ae12 <USBD_LL_IsoINIncomplete+0x24>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800ae08:	4798      	blx	r3
  return USBD_OK;
 800ae0a:	2000      	movs	r0, #0
 800ae0c:	e7f9      	b.n	800ae02 <USBD_LL_IsoINIncomplete+0x14>
    return USBD_FAIL;
 800ae0e:	2003      	movs	r0, #3
}
 800ae10:	4770      	bx	lr
  return USBD_OK;
 800ae12:	2000      	movs	r0, #0
 800ae14:	e7f5      	b.n	800ae02 <USBD_LL_IsoINIncomplete+0x14>

0800ae16 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800ae16:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800ae1a:	b162      	cbz	r2, 800ae36 <USBD_LL_IsoOUTIncomplete+0x20>
{
 800ae1c:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae1e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ae22:	b2db      	uxtb	r3, r3
 800ae24:	2b03      	cmp	r3, #3
 800ae26:	d001      	beq.n	800ae2c <USBD_LL_IsoOUTIncomplete+0x16>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800ae28:	2000      	movs	r0, #0
}
 800ae2a:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800ae2c:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800ae2e:	b123      	cbz	r3, 800ae3a <USBD_LL_IsoOUTIncomplete+0x24>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800ae30:	4798      	blx	r3
  return USBD_OK;
 800ae32:	2000      	movs	r0, #0
 800ae34:	e7f9      	b.n	800ae2a <USBD_LL_IsoOUTIncomplete+0x14>
    return USBD_FAIL;
 800ae36:	2003      	movs	r0, #3
}
 800ae38:	4770      	bx	lr
  return USBD_OK;
 800ae3a:	2000      	movs	r0, #0
 800ae3c:	e7f5      	b.n	800ae2a <USBD_LL_IsoOUTIncomplete+0x14>

0800ae3e <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 800ae3e:	2000      	movs	r0, #0
 800ae40:	4770      	bx	lr

0800ae42 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ae42:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ae44:	2301      	movs	r3, #1
 800ae46:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800ae4a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ae4e:	b113      	cbz	r3, 800ae56 <USBD_LL_DevDisconnected+0x14>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ae50:	685b      	ldr	r3, [r3, #4]
 800ae52:	7901      	ldrb	r1, [r0, #4]
 800ae54:	4798      	blx	r3
  }

  return USBD_OK;
}
 800ae56:	2000      	movs	r0, #0
 800ae58:	bd08      	pop	{r3, pc}

0800ae5a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ae5a:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 800ae5c:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800ae5e:	e002      	b.n	800ae66 <USBD_GetLen+0xc>
  {
    len++;
 800ae60:	3001      	adds	r0, #1
 800ae62:	b2c0      	uxtb	r0, r0
    pbuff++;
 800ae64:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 800ae66:	781a      	ldrb	r2, [r3, #0]
 800ae68:	2a00      	cmp	r2, #0
 800ae6a:	d1f9      	bne.n	800ae60 <USBD_GetLen+0x6>
  }

  return len;
}
 800ae6c:	4770      	bx	lr

0800ae6e <USBD_SetFeature>:
{
 800ae6e:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ae70:	884b      	ldrh	r3, [r1, #2]
 800ae72:	2b01      	cmp	r3, #1
 800ae74:	d000      	beq.n	800ae78 <USBD_SetFeature+0xa>
}
 800ae76:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 800ae78:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ae7c:	f000 fb6a 	bl	800b554 <USBD_CtlSendStatus>
}
 800ae80:	e7f9      	b.n	800ae76 <USBD_SetFeature+0x8>

0800ae82 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800ae82:	780b      	ldrb	r3, [r1, #0]
 800ae84:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800ae86:	784b      	ldrb	r3, [r1, #1]
 800ae88:	7043      	strb	r3, [r0, #1]
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 800ae8a:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800ae8c:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ae8e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800ae92:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 800ae94:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 800ae96:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ae98:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800ae9c:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 800ae9e:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 800aea0:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800aea2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800aea6:	80c3      	strh	r3, [r0, #6]
}
 800aea8:	4770      	bx	lr

0800aeaa <USBD_CtlError>:
{
 800aeaa:	b510      	push	{r4, lr}
 800aeac:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800aeae:	2180      	movs	r1, #128	; 0x80
 800aeb0:	f7fa fe3e 	bl	8005b30 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800aeb4:	2100      	movs	r1, #0
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	f7fa fe3a 	bl	8005b30 <USBD_LL_StallEP>
}
 800aebc:	bd10      	pop	{r4, pc}

0800aebe <USBD_GetDescriptor>:
{
 800aebe:	b530      	push	{r4, r5, lr}
 800aec0:	b083      	sub	sp, #12
 800aec2:	4604      	mov	r4, r0
 800aec4:	460d      	mov	r5, r1
  uint16_t len = 0U;
 800aec6:	2300      	movs	r3, #0
 800aec8:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800aecc:	884a      	ldrh	r2, [r1, #2]
 800aece:	0a13      	lsrs	r3, r2, #8
 800aed0:	3b01      	subs	r3, #1
 800aed2:	2b06      	cmp	r3, #6
 800aed4:	f200 80ab 	bhi.w	800b02e <USBD_GetDescriptor+0x170>
 800aed8:	e8df f003 	tbb	[pc, r3]
 800aedc:	a9331f04 	.word	0xa9331f04
 800aee0:	8da9      	.short	0x8da9
 800aee2:	9a          	.byte	0x9a
 800aee3:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aee4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f10d 0106 	add.w	r1, sp, #6
 800aeee:	7c00      	ldrb	r0, [r0, #16]
 800aef0:	4798      	blx	r3
  if (req->wLength != 0U)
 800aef2:	88ea      	ldrh	r2, [r5, #6]
 800aef4:	2a00      	cmp	r2, #0
 800aef6:	f000 80a3 	beq.w	800b040 <USBD_GetDescriptor+0x182>
    if (len != 0U)
 800aefa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	f000 8099 	beq.w	800b036 <USBD_GetDescriptor+0x178>
      len = MIN(len, req->wLength);
 800af04:	429a      	cmp	r2, r3
 800af06:	bf28      	it	cs
 800af08:	461a      	movcs	r2, r3
 800af0a:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800af0e:	4601      	mov	r1, r0
 800af10:	4620      	mov	r0, r4
 800af12:	f000 faf3 	bl	800b4fc <USBD_CtlSendData>
}
 800af16:	b003      	add	sp, #12
 800af18:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af1a:	7c03      	ldrb	r3, [r0, #16]
 800af1c:	b943      	cbnz	r3, 800af30 <USBD_GetDescriptor+0x72>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800af1e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800af22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af24:	f10d 0006 	add.w	r0, sp, #6
 800af28:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af2a:	2302      	movs	r3, #2
 800af2c:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800af2e:	e7e0      	b.n	800aef2 <USBD_GetDescriptor+0x34>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800af30:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800af34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af36:	f10d 0006 	add.w	r0, sp, #6
 800af3a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af3c:	2302      	movs	r3, #2
 800af3e:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800af40:	e7d7      	b.n	800aef2 <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 800af42:	b2d2      	uxtb	r2, r2
 800af44:	2a05      	cmp	r2, #5
 800af46:	d852      	bhi.n	800afee <USBD_GetDescriptor+0x130>
 800af48:	e8df f002 	tbb	[pc, r2]
 800af4c:	2a1d1003 	.word	0x2a1d1003
 800af50:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800af52:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800af56:	685b      	ldr	r3, [r3, #4]
 800af58:	b123      	cbz	r3, 800af64 <USBD_GetDescriptor+0xa6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800af5a:	f10d 0106 	add.w	r1, sp, #6
 800af5e:	7c00      	ldrb	r0, [r0, #16]
 800af60:	4798      	blx	r3
  if (err != 0U)
 800af62:	e7c6      	b.n	800aef2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800af64:	4629      	mov	r1, r5
 800af66:	f7ff ffa0 	bl	800aeaa <USBD_CtlError>
  if (err != 0U)
 800af6a:	e7d4      	b.n	800af16 <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800af6c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800af70:	689b      	ldr	r3, [r3, #8]
 800af72:	b123      	cbz	r3, 800af7e <USBD_GetDescriptor+0xc0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800af74:	f10d 0106 	add.w	r1, sp, #6
 800af78:	7c00      	ldrb	r0, [r0, #16]
 800af7a:	4798      	blx	r3
  if (err != 0U)
 800af7c:	e7b9      	b.n	800aef2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800af7e:	4629      	mov	r1, r5
 800af80:	f7ff ff93 	bl	800aeaa <USBD_CtlError>
  if (err != 0U)
 800af84:	e7c7      	b.n	800af16 <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800af86:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800af8a:	68db      	ldr	r3, [r3, #12]
 800af8c:	b123      	cbz	r3, 800af98 <USBD_GetDescriptor+0xda>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800af8e:	f10d 0106 	add.w	r1, sp, #6
 800af92:	7c00      	ldrb	r0, [r0, #16]
 800af94:	4798      	blx	r3
  if (err != 0U)
 800af96:	e7ac      	b.n	800aef2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800af98:	4629      	mov	r1, r5
 800af9a:	f7ff ff86 	bl	800aeaa <USBD_CtlError>
  if (err != 0U)
 800af9e:	e7ba      	b.n	800af16 <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800afa0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800afa4:	691b      	ldr	r3, [r3, #16]
 800afa6:	b123      	cbz	r3, 800afb2 <USBD_GetDescriptor+0xf4>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800afa8:	f10d 0106 	add.w	r1, sp, #6
 800afac:	7c00      	ldrb	r0, [r0, #16]
 800afae:	4798      	blx	r3
  if (err != 0U)
 800afb0:	e79f      	b.n	800aef2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800afb2:	4629      	mov	r1, r5
 800afb4:	f7ff ff79 	bl	800aeaa <USBD_CtlError>
  if (err != 0U)
 800afb8:	e7ad      	b.n	800af16 <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800afba:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800afbe:	695b      	ldr	r3, [r3, #20]
 800afc0:	b123      	cbz	r3, 800afcc <USBD_GetDescriptor+0x10e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800afc2:	f10d 0106 	add.w	r1, sp, #6
 800afc6:	7c00      	ldrb	r0, [r0, #16]
 800afc8:	4798      	blx	r3
  if (err != 0U)
 800afca:	e792      	b.n	800aef2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800afcc:	4629      	mov	r1, r5
 800afce:	f7ff ff6c 	bl	800aeaa <USBD_CtlError>
  if (err != 0U)
 800afd2:	e7a0      	b.n	800af16 <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800afd4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800afd8:	699b      	ldr	r3, [r3, #24]
 800afda:	b123      	cbz	r3, 800afe6 <USBD_GetDescriptor+0x128>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800afdc:	f10d 0106 	add.w	r1, sp, #6
 800afe0:	7c00      	ldrb	r0, [r0, #16]
 800afe2:	4798      	blx	r3
  if (err != 0U)
 800afe4:	e785      	b.n	800aef2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800afe6:	4629      	mov	r1, r5
 800afe8:	f7ff ff5f 	bl	800aeaa <USBD_CtlError>
  if (err != 0U)
 800afec:	e793      	b.n	800af16 <USBD_GetDescriptor+0x58>
          USBD_CtlError(pdev, req);
 800afee:	4629      	mov	r1, r5
 800aff0:	f7ff ff5b 	bl	800aeaa <USBD_CtlError>
  if (err != 0U)
 800aff4:	e78f      	b.n	800af16 <USBD_GetDescriptor+0x58>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aff6:	7c03      	ldrb	r3, [r0, #16]
 800aff8:	b933      	cbnz	r3, 800b008 <USBD_GetDescriptor+0x14a>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800affa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800affe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b000:	f10d 0006 	add.w	r0, sp, #6
 800b004:	4798      	blx	r3
  if (err != 0U)
 800b006:	e774      	b.n	800aef2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 800b008:	4629      	mov	r1, r5
 800b00a:	f7ff ff4e 	bl	800aeaa <USBD_CtlError>
  if (err != 0U)
 800b00e:	e782      	b.n	800af16 <USBD_GetDescriptor+0x58>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b010:	7c03      	ldrb	r3, [r0, #16]
 800b012:	b943      	cbnz	r3, 800b026 <USBD_GetDescriptor+0x168>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b014:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b01a:	f10d 0006 	add.w	r0, sp, #6
 800b01e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b020:	2307      	movs	r3, #7
 800b022:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800b024:	e765      	b.n	800aef2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 800b026:	4629      	mov	r1, r5
 800b028:	f7ff ff3f 	bl	800aeaa <USBD_CtlError>
  if (err != 0U)
 800b02c:	e773      	b.n	800af16 <USBD_GetDescriptor+0x58>
      USBD_CtlError(pdev, req);
 800b02e:	4629      	mov	r1, r5
 800b030:	f7ff ff3b 	bl	800aeaa <USBD_CtlError>
    return;
 800b034:	e76f      	b.n	800af16 <USBD_GetDescriptor+0x58>
      USBD_CtlError(pdev, req);
 800b036:	4629      	mov	r1, r5
 800b038:	4620      	mov	r0, r4
 800b03a:	f7ff ff36 	bl	800aeaa <USBD_CtlError>
 800b03e:	e76a      	b.n	800af16 <USBD_GetDescriptor+0x58>
    (void)USBD_CtlSendStatus(pdev);
 800b040:	4620      	mov	r0, r4
 800b042:	f000 fa87 	bl	800b554 <USBD_CtlSendStatus>
 800b046:	e766      	b.n	800af16 <USBD_GetDescriptor+0x58>

0800b048 <USBD_SetAddress>:
{
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b04c:	888b      	ldrh	r3, [r1, #4]
 800b04e:	b9fb      	cbnz	r3, 800b090 <USBD_SetAddress+0x48>
 800b050:	88cb      	ldrh	r3, [r1, #6]
 800b052:	b9eb      	cbnz	r3, 800b090 <USBD_SetAddress+0x48>
 800b054:	884b      	ldrh	r3, [r1, #2]
 800b056:	2b7f      	cmp	r3, #127	; 0x7f
 800b058:	d81a      	bhi.n	800b090 <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b05a:	f003 057f 	and.w	r5, r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b05e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b062:	b2db      	uxtb	r3, r3
 800b064:	2b03      	cmp	r3, #3
 800b066:	d00c      	beq.n	800b082 <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 800b068:	f880 529e 	strb.w	r5, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b06c:	4629      	mov	r1, r5
 800b06e:	f7fa fd84 	bl	8005b7a <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b072:	4620      	mov	r0, r4
 800b074:	f000 fa6e 	bl	800b554 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800b078:	b135      	cbz	r5, 800b088 <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b07a:	2302      	movs	r3, #2
 800b07c:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800b080:	e009      	b.n	800b096 <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 800b082:	f7ff ff12 	bl	800aeaa <USBD_CtlError>
 800b086:	e006      	b.n	800b096 <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b088:	2301      	movs	r3, #1
 800b08a:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800b08e:	e002      	b.n	800b096 <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 800b090:	4620      	mov	r0, r4
 800b092:	f7ff ff0a 	bl	800aeaa <USBD_CtlError>
}
 800b096:	bd38      	pop	{r3, r4, r5, pc}

0800b098 <USBD_SetConfig>:
{
 800b098:	b570      	push	{r4, r5, r6, lr}
 800b09a:	4604      	mov	r4, r0
 800b09c:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 800b09e:	788d      	ldrb	r5, [r1, #2]
 800b0a0:	4b2e      	ldr	r3, [pc, #184]	; (800b15c <USBD_SetConfig+0xc4>)
 800b0a2:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b0a4:	2d01      	cmp	r5, #1
 800b0a6:	d810      	bhi.n	800b0ca <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 800b0a8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b0ac:	b2db      	uxtb	r3, r3
 800b0ae:	2b02      	cmp	r3, #2
 800b0b0:	d00f      	beq.n	800b0d2 <USBD_SetConfig+0x3a>
 800b0b2:	2b03      	cmp	r3, #3
 800b0b4:	d023      	beq.n	800b0fe <USBD_SetConfig+0x66>
      USBD_CtlError(pdev, req);
 800b0b6:	f7ff fef8 	bl	800aeaa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b0ba:	4b28      	ldr	r3, [pc, #160]	; (800b15c <USBD_SetConfig+0xc4>)
 800b0bc:	7819      	ldrb	r1, [r3, #0]
 800b0be:	4620      	mov	r0, r4
 800b0c0:	f7ff fd6b 	bl	800ab9a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b0c4:	2503      	movs	r5, #3
}
 800b0c6:	4628      	mov	r0, r5
 800b0c8:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 800b0ca:	f7ff feee 	bl	800aeaa <USBD_CtlError>
    return USBD_FAIL;
 800b0ce:	2503      	movs	r5, #3
 800b0d0:	e7f9      	b.n	800b0c6 <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 800b0d2:	b18d      	cbz	r5, 800b0f8 <USBD_SetConfig+0x60>
        pdev->dev_config = cfgidx;
 800b0d4:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b0d6:	4629      	mov	r1, r5
 800b0d8:	f7ff fd56 	bl	800ab88 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800b0dc:	4605      	mov	r5, r0
 800b0de:	b120      	cbz	r0, 800b0ea <USBD_SetConfig+0x52>
          USBD_CtlError(pdev, req);
 800b0e0:	4631      	mov	r1, r6
 800b0e2:	4620      	mov	r0, r4
 800b0e4:	f7ff fee1 	bl	800aeaa <USBD_CtlError>
 800b0e8:	e7ed      	b.n	800b0c6 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800b0ea:	4620      	mov	r0, r4
 800b0ec:	f000 fa32 	bl	800b554 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b0f0:	2303      	movs	r3, #3
 800b0f2:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800b0f6:	e7e6      	b.n	800b0c6 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800b0f8:	f000 fa2c 	bl	800b554 <USBD_CtlSendStatus>
 800b0fc:	e7e3      	b.n	800b0c6 <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 800b0fe:	b1cd      	cbz	r5, 800b134 <USBD_SetConfig+0x9c>
      else if (cfgidx != pdev->dev_config)
 800b100:	6841      	ldr	r1, [r0, #4]
 800b102:	428d      	cmp	r5, r1
 800b104:	d025      	beq.n	800b152 <USBD_SetConfig+0xba>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b106:	b2c9      	uxtb	r1, r1
 800b108:	f7ff fd47 	bl	800ab9a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b10c:	4b13      	ldr	r3, [pc, #76]	; (800b15c <USBD_SetConfig+0xc4>)
 800b10e:	7819      	ldrb	r1, [r3, #0]
 800b110:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b112:	4620      	mov	r0, r4
 800b114:	f7ff fd38 	bl	800ab88 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800b118:	4605      	mov	r5, r0
 800b11a:	b1b0      	cbz	r0, 800b14a <USBD_SetConfig+0xb2>
          USBD_CtlError(pdev, req);
 800b11c:	4631      	mov	r1, r6
 800b11e:	4620      	mov	r0, r4
 800b120:	f7ff fec3 	bl	800aeaa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b124:	7921      	ldrb	r1, [r4, #4]
 800b126:	4620      	mov	r0, r4
 800b128:	f7ff fd37 	bl	800ab9a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b12c:	2302      	movs	r3, #2
 800b12e:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800b132:	e7c8      	b.n	800b0c6 <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b134:	2302      	movs	r3, #2
 800b136:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b13a:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b13c:	4629      	mov	r1, r5
 800b13e:	f7ff fd2c 	bl	800ab9a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b142:	4620      	mov	r0, r4
 800b144:	f000 fa06 	bl	800b554 <USBD_CtlSendStatus>
 800b148:	e7bd      	b.n	800b0c6 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800b14a:	4620      	mov	r0, r4
 800b14c:	f000 fa02 	bl	800b554 <USBD_CtlSendStatus>
 800b150:	e7b9      	b.n	800b0c6 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800b152:	f000 f9ff 	bl	800b554 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800b156:	2500      	movs	r5, #0
 800b158:	e7b5      	b.n	800b0c6 <USBD_SetConfig+0x2e>
 800b15a:	bf00      	nop
 800b15c:	20002924 	.word	0x20002924

0800b160 <USBD_GetConfig>:
{
 800b160:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 800b162:	88cb      	ldrh	r3, [r1, #6]
 800b164:	2b01      	cmp	r3, #1
 800b166:	d10b      	bne.n	800b180 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800b168:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b16c:	b2db      	uxtb	r3, r3
 800b16e:	2b02      	cmp	r3, #2
 800b170:	d909      	bls.n	800b186 <USBD_GetConfig+0x26>
 800b172:	2b03      	cmp	r3, #3
 800b174:	d109      	bne.n	800b18a <USBD_GetConfig+0x2a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b176:	2201      	movs	r2, #1
 800b178:	1d01      	adds	r1, r0, #4
 800b17a:	f000 f9bf 	bl	800b4fc <USBD_CtlSendData>
        break;
 800b17e:	e001      	b.n	800b184 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 800b180:	f7ff fe93 	bl	800aeaa <USBD_CtlError>
}
 800b184:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800b186:	b25b      	sxtb	r3, r3
 800b188:	b913      	cbnz	r3, 800b190 <USBD_GetConfig+0x30>
        USBD_CtlError(pdev, req);
 800b18a:	f7ff fe8e 	bl	800aeaa <USBD_CtlError>
}
 800b18e:	e7f9      	b.n	800b184 <USBD_GetConfig+0x24>
        pdev->dev_default_config = 0U;
 800b190:	4601      	mov	r1, r0
 800b192:	2300      	movs	r3, #0
 800b194:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b198:	2201      	movs	r2, #1
 800b19a:	f000 f9af 	bl	800b4fc <USBD_CtlSendData>
        break;
 800b19e:	e7f1      	b.n	800b184 <USBD_GetConfig+0x24>

0800b1a0 <USBD_GetStatus>:
{
 800b1a0:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800b1a2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b1a6:	3b01      	subs	r3, #1
 800b1a8:	2b02      	cmp	r3, #2
 800b1aa:	d812      	bhi.n	800b1d2 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 800b1ac:	88cb      	ldrh	r3, [r1, #6]
 800b1ae:	2b02      	cmp	r3, #2
 800b1b0:	d10c      	bne.n	800b1cc <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800b1b6:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 800b1ba:	b10b      	cbz	r3, 800b1c0 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b1bc:	2303      	movs	r3, #3
 800b1be:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b1c0:	2202      	movs	r2, #2
 800b1c2:	f100 010c 	add.w	r1, r0, #12
 800b1c6:	f000 f999 	bl	800b4fc <USBD_CtlSendData>
}
 800b1ca:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 800b1cc:	f7ff fe6d 	bl	800aeaa <USBD_CtlError>
        break;
 800b1d0:	e7fb      	b.n	800b1ca <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 800b1d2:	f7ff fe6a 	bl	800aeaa <USBD_CtlError>
}
 800b1d6:	e7f8      	b.n	800b1ca <USBD_GetStatus+0x2a>

0800b1d8 <USBD_ClrFeature>:
{
 800b1d8:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800b1da:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b1de:	3b01      	subs	r3, #1
 800b1e0:	2b02      	cmp	r3, #2
 800b1e2:	d809      	bhi.n	800b1f8 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b1e4:	884b      	ldrh	r3, [r1, #2]
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d000      	beq.n	800b1ec <USBD_ClrFeature+0x14>
}
 800b1ea:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b1f2:	f000 f9af 	bl	800b554 <USBD_CtlSendStatus>
 800b1f6:	e7f8      	b.n	800b1ea <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 800b1f8:	f7ff fe57 	bl	800aeaa <USBD_CtlError>
}
 800b1fc:	e7f5      	b.n	800b1ea <USBD_ClrFeature+0x12>

0800b1fe <USBD_StdDevReq>:
{
 800b1fe:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b200:	780c      	ldrb	r4, [r1, #0]
 800b202:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800b206:	2c20      	cmp	r4, #32
 800b208:	d006      	beq.n	800b218 <USBD_StdDevReq+0x1a>
 800b20a:	2c40      	cmp	r4, #64	; 0x40
 800b20c:	d004      	beq.n	800b218 <USBD_StdDevReq+0x1a>
 800b20e:	b154      	cbz	r4, 800b226 <USBD_StdDevReq+0x28>
      USBD_CtlError(pdev, req);
 800b210:	f7ff fe4b 	bl	800aeaa <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800b214:	2400      	movs	r4, #0
      break;
 800b216:	e004      	b.n	800b222 <USBD_StdDevReq+0x24>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b218:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b21c:	689b      	ldr	r3, [r3, #8]
 800b21e:	4798      	blx	r3
 800b220:	4604      	mov	r4, r0
}
 800b222:	4620      	mov	r0, r4
 800b224:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800b226:	784d      	ldrb	r5, [r1, #1]
 800b228:	2d09      	cmp	r5, #9
 800b22a:	d81d      	bhi.n	800b268 <USBD_StdDevReq+0x6a>
 800b22c:	e8df f005 	tbb	[pc, r5]
 800b230:	161c1912 	.word	0x161c1912
 800b234:	1c05081c 	.word	0x1c05081c
 800b238:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800b23a:	f7ff fe40 	bl	800aebe <USBD_GetDescriptor>
          break;
 800b23e:	e7f0      	b.n	800b222 <USBD_StdDevReq+0x24>
          USBD_SetAddress(pdev, req);
 800b240:	f7ff ff02 	bl	800b048 <USBD_SetAddress>
          break;
 800b244:	e7ed      	b.n	800b222 <USBD_StdDevReq+0x24>
          ret = USBD_SetConfig(pdev, req);
 800b246:	f7ff ff27 	bl	800b098 <USBD_SetConfig>
 800b24a:	4604      	mov	r4, r0
          break;
 800b24c:	e7e9      	b.n	800b222 <USBD_StdDevReq+0x24>
          USBD_GetConfig(pdev, req);
 800b24e:	f7ff ff87 	bl	800b160 <USBD_GetConfig>
          break;
 800b252:	e7e6      	b.n	800b222 <USBD_StdDevReq+0x24>
          USBD_GetStatus(pdev, req);
 800b254:	f7ff ffa4 	bl	800b1a0 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800b258:	462c      	mov	r4, r5
          break;
 800b25a:	e7e2      	b.n	800b222 <USBD_StdDevReq+0x24>
          USBD_SetFeature(pdev, req);
 800b25c:	f7ff fe07 	bl	800ae6e <USBD_SetFeature>
          break;
 800b260:	e7df      	b.n	800b222 <USBD_StdDevReq+0x24>
          USBD_ClrFeature(pdev, req);
 800b262:	f7ff ffb9 	bl	800b1d8 <USBD_ClrFeature>
          break;
 800b266:	e7dc      	b.n	800b222 <USBD_StdDevReq+0x24>
          USBD_CtlError(pdev, req);
 800b268:	f7ff fe1f 	bl	800aeaa <USBD_CtlError>
          break;
 800b26c:	e7d9      	b.n	800b222 <USBD_StdDevReq+0x24>

0800b26e <USBD_StdItfReq>:
{
 800b26e:	b570      	push	{r4, r5, r6, lr}
 800b270:	4605      	mov	r5, r0
 800b272:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b274:	780b      	ldrb	r3, [r1, #0]
 800b276:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b27a:	2b20      	cmp	r3, #32
 800b27c:	d007      	beq.n	800b28e <USBD_StdItfReq+0x20>
 800b27e:	2b40      	cmp	r3, #64	; 0x40
 800b280:	d005      	beq.n	800b28e <USBD_StdItfReq+0x20>
 800b282:	b123      	cbz	r3, 800b28e <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 800b284:	f7ff fe11 	bl	800aeaa <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800b288:	2600      	movs	r6, #0
}
 800b28a:	4630      	mov	r0, r6
 800b28c:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800b28e:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 800b292:	3b01      	subs	r3, #1
 800b294:	2b02      	cmp	r3, #2
 800b296:	d818      	bhi.n	800b2ca <USBD_StdItfReq+0x5c>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b298:	7923      	ldrb	r3, [r4, #4]
 800b29a:	2b01      	cmp	r3, #1
 800b29c:	d80f      	bhi.n	800b2be <USBD_StdItfReq+0x50>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b29e:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	4621      	mov	r1, r4
 800b2a6:	4628      	mov	r0, r5
 800b2a8:	4798      	blx	r3
 800b2aa:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b2ac:	88e3      	ldrh	r3, [r4, #6]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d1eb      	bne.n	800b28a <USBD_StdItfReq+0x1c>
 800b2b2:	2800      	cmp	r0, #0
 800b2b4:	d1e9      	bne.n	800b28a <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 800b2b6:	4628      	mov	r0, r5
 800b2b8:	f000 f94c 	bl	800b554 <USBD_CtlSendStatus>
 800b2bc:	e7e5      	b.n	800b28a <USBD_StdItfReq+0x1c>
            USBD_CtlError(pdev, req);
 800b2be:	4621      	mov	r1, r4
 800b2c0:	4628      	mov	r0, r5
 800b2c2:	f7ff fdf2 	bl	800aeaa <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800b2c6:	2600      	movs	r6, #0
 800b2c8:	e7df      	b.n	800b28a <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 800b2ca:	4621      	mov	r1, r4
 800b2cc:	4628      	mov	r0, r5
 800b2ce:	f7ff fdec 	bl	800aeaa <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800b2d2:	2600      	movs	r6, #0
          break;
 800b2d4:	e7d9      	b.n	800b28a <USBD_StdItfReq+0x1c>

0800b2d6 <USBD_StdEPReq>:
{
 800b2d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d8:	4606      	mov	r6, r0
 800b2da:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 800b2dc:	888b      	ldrh	r3, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b2de:	780c      	ldrb	r4, [r1, #0]
 800b2e0:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800b2e4:	2c20      	cmp	r4, #32
 800b2e6:	d008      	beq.n	800b2fa <USBD_StdEPReq+0x24>
 800b2e8:	b2d9      	uxtb	r1, r3
 800b2ea:	2c40      	cmp	r4, #64	; 0x40
 800b2ec:	d005      	beq.n	800b2fa <USBD_StdEPReq+0x24>
 800b2ee:	b16c      	cbz	r4, 800b30c <USBD_StdEPReq+0x36>
      USBD_CtlError(pdev, req);
 800b2f0:	4629      	mov	r1, r5
 800b2f2:	f7ff fdda 	bl	800aeaa <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800b2f6:	2400      	movs	r4, #0
      break;
 800b2f8:	e006      	b.n	800b308 <USBD_StdEPReq+0x32>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b2fa:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 800b2fe:	689b      	ldr	r3, [r3, #8]
 800b300:	4629      	mov	r1, r5
 800b302:	4630      	mov	r0, r6
 800b304:	4798      	blx	r3
 800b306:	4604      	mov	r4, r0
}
 800b308:	4620      	mov	r0, r4
 800b30a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      switch (req->bRequest)
 800b30c:	786f      	ldrb	r7, [r5, #1]
 800b30e:	2f01      	cmp	r7, #1
 800b310:	d02f      	beq.n	800b372 <USBD_StdEPReq+0x9c>
 800b312:	2f03      	cmp	r7, #3
 800b314:	d005      	beq.n	800b322 <USBD_StdEPReq+0x4c>
 800b316:	2f00      	cmp	r7, #0
 800b318:	d059      	beq.n	800b3ce <USBD_StdEPReq+0xf8>
          USBD_CtlError(pdev, req);
 800b31a:	4629      	mov	r1, r5
 800b31c:	f7ff fdc5 	bl	800aeaa <USBD_CtlError>
          break;
 800b320:	e7f2      	b.n	800b308 <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 800b322:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b326:	b2db      	uxtb	r3, r3
 800b328:	2b02      	cmp	r3, #2
 800b32a:	d005      	beq.n	800b338 <USBD_StdEPReq+0x62>
 800b32c:	2b03      	cmp	r3, #3
 800b32e:	d012      	beq.n	800b356 <USBD_StdEPReq+0x80>
              USBD_CtlError(pdev, req);
 800b330:	4629      	mov	r1, r5
 800b332:	f7ff fdba 	bl	800aeaa <USBD_CtlError>
              break;
 800b336:	e7e7      	b.n	800b308 <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b338:	b109      	cbz	r1, 800b33e <USBD_StdEPReq+0x68>
 800b33a:	2980      	cmp	r1, #128	; 0x80
 800b33c:	d104      	bne.n	800b348 <USBD_StdEPReq+0x72>
                USBD_CtlError(pdev, req);
 800b33e:	4629      	mov	r1, r5
 800b340:	4630      	mov	r0, r6
 800b342:	f7ff fdb2 	bl	800aeaa <USBD_CtlError>
 800b346:	e7df      	b.n	800b308 <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b348:	f7fa fbf2 	bl	8005b30 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b34c:	2180      	movs	r1, #128	; 0x80
 800b34e:	4630      	mov	r0, r6
 800b350:	f7fa fbee 	bl	8005b30 <USBD_LL_StallEP>
 800b354:	e7d8      	b.n	800b308 <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b356:	886b      	ldrh	r3, [r5, #2]
 800b358:	b923      	cbnz	r3, 800b364 <USBD_StdEPReq+0x8e>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b35a:	b119      	cbz	r1, 800b364 <USBD_StdEPReq+0x8e>
 800b35c:	2980      	cmp	r1, #128	; 0x80
 800b35e:	d001      	beq.n	800b364 <USBD_StdEPReq+0x8e>
 800b360:	88eb      	ldrh	r3, [r5, #6]
 800b362:	b11b      	cbz	r3, 800b36c <USBD_StdEPReq+0x96>
              (void)USBD_CtlSendStatus(pdev);
 800b364:	4630      	mov	r0, r6
 800b366:	f000 f8f5 	bl	800b554 <USBD_CtlSendStatus>
              break;
 800b36a:	e7cd      	b.n	800b308 <USBD_StdEPReq+0x32>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b36c:	f7fa fbe0 	bl	8005b30 <USBD_LL_StallEP>
 800b370:	e7f8      	b.n	800b364 <USBD_StdEPReq+0x8e>
          switch (pdev->dev_state)
 800b372:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b376:	b2db      	uxtb	r3, r3
 800b378:	2b02      	cmp	r3, #2
 800b37a:	d005      	beq.n	800b388 <USBD_StdEPReq+0xb2>
 800b37c:	2b03      	cmp	r3, #3
 800b37e:	d012      	beq.n	800b3a6 <USBD_StdEPReq+0xd0>
              USBD_CtlError(pdev, req);
 800b380:	4629      	mov	r1, r5
 800b382:	f7ff fd92 	bl	800aeaa <USBD_CtlError>
              break;
 800b386:	e7bf      	b.n	800b308 <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b388:	b109      	cbz	r1, 800b38e <USBD_StdEPReq+0xb8>
 800b38a:	2980      	cmp	r1, #128	; 0x80
 800b38c:	d104      	bne.n	800b398 <USBD_StdEPReq+0xc2>
                USBD_CtlError(pdev, req);
 800b38e:	4629      	mov	r1, r5
 800b390:	4630      	mov	r0, r6
 800b392:	f7ff fd8a 	bl	800aeaa <USBD_CtlError>
 800b396:	e7b7      	b.n	800b308 <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b398:	f7fa fbca 	bl	8005b30 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b39c:	2180      	movs	r1, #128	; 0x80
 800b39e:	4630      	mov	r0, r6
 800b3a0:	f7fa fbc6 	bl	8005b30 <USBD_LL_StallEP>
 800b3a4:	e7b0      	b.n	800b308 <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b3a6:	886b      	ldrh	r3, [r5, #2]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1ad      	bne.n	800b308 <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 800b3ac:	f011 0f7f 	tst.w	r1, #127	; 0x7f
 800b3b0:	d10a      	bne.n	800b3c8 <USBD_StdEPReq+0xf2>
                (void)USBD_CtlSendStatus(pdev);
 800b3b2:	4630      	mov	r0, r6
 800b3b4:	f000 f8ce 	bl	800b554 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b3b8:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 800b3bc:	689b      	ldr	r3, [r3, #8]
 800b3be:	4629      	mov	r1, r5
 800b3c0:	4630      	mov	r0, r6
 800b3c2:	4798      	blx	r3
 800b3c4:	4604      	mov	r4, r0
 800b3c6:	e79f      	b.n	800b308 <USBD_StdEPReq+0x32>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b3c8:	f7fa fbb9 	bl	8005b3e <USBD_LL_ClearStallEP>
 800b3cc:	e7f1      	b.n	800b3b2 <USBD_StdEPReq+0xdc>
          switch (pdev->dev_state)
 800b3ce:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800b3d2:	b2d2      	uxtb	r2, r2
 800b3d4:	2a02      	cmp	r2, #2
 800b3d6:	d006      	beq.n	800b3e6 <USBD_StdEPReq+0x110>
 800b3d8:	2a03      	cmp	r2, #3
 800b3da:	d029      	beq.n	800b430 <USBD_StdEPReq+0x15a>
              USBD_CtlError(pdev, req);
 800b3dc:	4629      	mov	r1, r5
 800b3de:	f7ff fd64 	bl	800aeaa <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800b3e2:	463c      	mov	r4, r7
              break;
 800b3e4:	e790      	b.n	800b308 <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b3e6:	b109      	cbz	r1, 800b3ec <USBD_StdEPReq+0x116>
 800b3e8:	2980      	cmp	r1, #128	; 0x80
 800b3ea:	d113      	bne.n	800b414 <USBD_StdEPReq+0x13e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b3ec:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b3f0:	d115      	bne.n	800b41e <USBD_StdEPReq+0x148>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b3f2:	f001 017f 	and.w	r1, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b3f6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800b3fa:	0089      	lsls	r1, r1, #2
 800b3fc:	f501 71a8 	add.w	r1, r1, #336	; 0x150
 800b400:	4431      	add	r1, r6
 800b402:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800b404:	2300      	movs	r3, #0
 800b406:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b408:	2202      	movs	r2, #2
 800b40a:	4630      	mov	r0, r6
 800b40c:	f000 f876 	bl	800b4fc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800b410:	463c      	mov	r4, r7
              break;
 800b412:	e779      	b.n	800b308 <USBD_StdEPReq+0x32>
                USBD_CtlError(pdev, req);
 800b414:	4629      	mov	r1, r5
 800b416:	f7ff fd48 	bl	800aeaa <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800b41a:	463c      	mov	r4, r7
                break;
 800b41c:	e774      	b.n	800b308 <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b41e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800b422:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800b426:	0089      	lsls	r1, r1, #2
 800b428:	3110      	adds	r1, #16
 800b42a:	4431      	add	r1, r6
 800b42c:	3104      	adds	r1, #4
 800b42e:	e7e9      	b.n	800b404 <USBD_StdEPReq+0x12e>
              if ((ep_addr & 0x80U) == 0x80U)
 800b430:	b25b      	sxtb	r3, r3
 800b432:	2b00      	cmp	r3, #0
 800b434:	db1f      	blt.n	800b476 <USBD_StdEPReq+0x1a0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b436:	f001 020f 	and.w	r2, r1, #15
 800b43a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800b43e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b442:	f8b2 2164 	ldrh.w	r2, [r2, #356]	; 0x164
 800b446:	b322      	cbz	r2, 800b492 <USBD_StdEPReq+0x1bc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b448:	2b00      	cmp	r3, #0
 800b44a:	db27      	blt.n	800b49c <USBD_StdEPReq+0x1c6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b44c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b450:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800b454:	009c      	lsls	r4, r3, #2
 800b456:	f504 74a8 	add.w	r4, r4, #336	; 0x150
 800b45a:	4434      	add	r4, r6
 800b45c:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b45e:	b109      	cbz	r1, 800b464 <USBD_StdEPReq+0x18e>
 800b460:	2980      	cmp	r1, #128	; 0x80
 800b462:	d124      	bne.n	800b4ae <USBD_StdEPReq+0x1d8>
                pep->status = 0x0000U;
 800b464:	2300      	movs	r3, #0
 800b466:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b468:	2202      	movs	r2, #2
 800b46a:	4621      	mov	r1, r4
 800b46c:	4630      	mov	r0, r6
 800b46e:	f000 f845 	bl	800b4fc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800b472:	463c      	mov	r4, r7
              break;
 800b474:	e748      	b.n	800b308 <USBD_StdEPReq+0x32>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b476:	f001 020f 	and.w	r2, r1, #15
 800b47a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800b47e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b482:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800b484:	2a00      	cmp	r2, #0
 800b486:	d1df      	bne.n	800b448 <USBD_StdEPReq+0x172>
                  USBD_CtlError(pdev, req);
 800b488:	4629      	mov	r1, r5
 800b48a:	f7ff fd0e 	bl	800aeaa <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800b48e:	463c      	mov	r4, r7
                  break;
 800b490:	e73a      	b.n	800b308 <USBD_StdEPReq+0x32>
                  USBD_CtlError(pdev, req);
 800b492:	4629      	mov	r1, r5
 800b494:	f7ff fd09 	bl	800aeaa <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800b498:	463c      	mov	r4, r7
                  break;
 800b49a:	e735      	b.n	800b308 <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b49c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800b4a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800b4a4:	009c      	lsls	r4, r3, #2
 800b4a6:	3410      	adds	r4, #16
 800b4a8:	4434      	add	r4, r6
 800b4aa:	3404      	adds	r4, #4
 800b4ac:	e7d7      	b.n	800b45e <USBD_StdEPReq+0x188>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b4ae:	4630      	mov	r0, r6
 800b4b0:	f7fa fb4c 	bl	8005b4c <USBD_LL_IsStallEP>
 800b4b4:	b110      	cbz	r0, 800b4bc <USBD_StdEPReq+0x1e6>
                pep->status = 0x0001U;
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	6023      	str	r3, [r4, #0]
 800b4ba:	e7d5      	b.n	800b468 <USBD_StdEPReq+0x192>
                pep->status = 0x0000U;
 800b4bc:	2300      	movs	r3, #0
 800b4be:	6023      	str	r3, [r4, #0]
 800b4c0:	e7d2      	b.n	800b468 <USBD_StdEPReq+0x192>

0800b4c2 <USBD_GetString>:
  if (desc == NULL)
 800b4c2:	b1d0      	cbz	r0, 800b4fa <USBD_GetString+0x38>
{
 800b4c4:	b570      	push	{r4, r5, r6, lr}
 800b4c6:	460d      	mov	r5, r1
 800b4c8:	4616      	mov	r6, r2
 800b4ca:	4604      	mov	r4, r0
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b4cc:	f7ff fcc5 	bl	800ae5a <USBD_GetLen>
 800b4d0:	1c43      	adds	r3, r0, #1
 800b4d2:	005b      	lsls	r3, r3, #1
 800b4d4:	b29b      	uxth	r3, r3
 800b4d6:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800b4d8:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b4da:	2303      	movs	r3, #3
 800b4dc:	706b      	strb	r3, [r5, #1]
  idx++;
 800b4de:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800b4e0:	e007      	b.n	800b4f2 <USBD_GetString+0x30>
    unicode[idx] = *pdesc;
 800b4e2:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800b4e4:	3401      	adds	r4, #1
    idx++;
 800b4e6:	1c5a      	adds	r2, r3, #1
 800b4e8:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800b4ea:	2100      	movs	r1, #0
 800b4ec:	54a9      	strb	r1, [r5, r2]
    idx++;
 800b4ee:	3302      	adds	r3, #2
 800b4f0:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800b4f2:	7822      	ldrb	r2, [r4, #0]
 800b4f4:	2a00      	cmp	r2, #0
 800b4f6:	d1f4      	bne.n	800b4e2 <USBD_GetString+0x20>
}
 800b4f8:	bd70      	pop	{r4, r5, r6, pc}
 800b4fa:	4770      	bx	lr

0800b4fc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b4fc:	b508      	push	{r3, lr}
 800b4fe:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b500:	2202      	movs	r2, #2
 800b502:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b506:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b508:	61c3      	str	r3, [r0, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b50a:	460a      	mov	r2, r1
 800b50c:	2100      	movs	r1, #0
 800b50e:	f7fa fb3b 	bl	8005b88 <USBD_LL_Transmit>

  return USBD_OK;
}
 800b512:	2000      	movs	r0, #0
 800b514:	bd08      	pop	{r3, pc}

0800b516 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b516:	b508      	push	{r3, lr}
 800b518:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b51a:	460a      	mov	r2, r1
 800b51c:	2100      	movs	r1, #0
 800b51e:	f7fa fb33 	bl	8005b88 <USBD_LL_Transmit>

  return USBD_OK;
}
 800b522:	2000      	movs	r0, #0
 800b524:	bd08      	pop	{r3, pc}

0800b526 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b526:	b508      	push	{r3, lr}
 800b528:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b52a:	2203      	movs	r2, #3
 800b52c:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b530:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b534:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b538:	460a      	mov	r2, r1
 800b53a:	2100      	movs	r1, #0
 800b53c:	f7fa fb2b 	bl	8005b96 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800b540:	2000      	movs	r0, #0
 800b542:	bd08      	pop	{r3, pc}

0800b544 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b544:	b508      	push	{r3, lr}
 800b546:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b548:	460a      	mov	r2, r1
 800b54a:	2100      	movs	r1, #0
 800b54c:	f7fa fb23 	bl	8005b96 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800b550:	2000      	movs	r0, #0
 800b552:	bd08      	pop	{r3, pc}

0800b554 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b554:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b556:	2204      	movs	r2, #4
 800b558:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b55c:	2300      	movs	r3, #0
 800b55e:	461a      	mov	r2, r3
 800b560:	4619      	mov	r1, r3
 800b562:	f7fa fb11 	bl	8005b88 <USBD_LL_Transmit>

  return USBD_OK;
}
 800b566:	2000      	movs	r0, #0
 800b568:	bd08      	pop	{r3, pc}

0800b56a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b56a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b56c:	2205      	movs	r2, #5
 800b56e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b572:	2300      	movs	r3, #0
 800b574:	461a      	mov	r2, r3
 800b576:	4619      	mov	r1, r3
 800b578:	f7fa fb0d 	bl	8005b96 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800b57c:	2000      	movs	r0, #0
 800b57e:	bd08      	pop	{r3, pc}

0800b580 <malloc>:
 800b580:	4b02      	ldr	r3, [pc, #8]	; (800b58c <malloc+0xc>)
 800b582:	4601      	mov	r1, r0
 800b584:	6818      	ldr	r0, [r3, #0]
 800b586:	f000 b82b 	b.w	800b5e0 <_malloc_r>
 800b58a:	bf00      	nop
 800b58c:	200001e4 	.word	0x200001e4

0800b590 <free>:
 800b590:	4b02      	ldr	r3, [pc, #8]	; (800b59c <free+0xc>)
 800b592:	4601      	mov	r1, r0
 800b594:	6818      	ldr	r0, [r3, #0]
 800b596:	f000 b921 	b.w	800b7dc <_free_r>
 800b59a:	bf00      	nop
 800b59c:	200001e4 	.word	0x200001e4

0800b5a0 <sbrk_aligned>:
 800b5a0:	b570      	push	{r4, r5, r6, lr}
 800b5a2:	4e0e      	ldr	r6, [pc, #56]	; (800b5dc <sbrk_aligned+0x3c>)
 800b5a4:	460c      	mov	r4, r1
 800b5a6:	6831      	ldr	r1, [r6, #0]
 800b5a8:	4605      	mov	r5, r0
 800b5aa:	b911      	cbnz	r1, 800b5b2 <sbrk_aligned+0x12>
 800b5ac:	f000 f8cc 	bl	800b748 <_sbrk_r>
 800b5b0:	6030      	str	r0, [r6, #0]
 800b5b2:	4621      	mov	r1, r4
 800b5b4:	4628      	mov	r0, r5
 800b5b6:	f000 f8c7 	bl	800b748 <_sbrk_r>
 800b5ba:	1c43      	adds	r3, r0, #1
 800b5bc:	d00a      	beq.n	800b5d4 <sbrk_aligned+0x34>
 800b5be:	1cc4      	adds	r4, r0, #3
 800b5c0:	f024 0403 	bic.w	r4, r4, #3
 800b5c4:	42a0      	cmp	r0, r4
 800b5c6:	d007      	beq.n	800b5d8 <sbrk_aligned+0x38>
 800b5c8:	1a21      	subs	r1, r4, r0
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	f000 f8bc 	bl	800b748 <_sbrk_r>
 800b5d0:	3001      	adds	r0, #1
 800b5d2:	d101      	bne.n	800b5d8 <sbrk_aligned+0x38>
 800b5d4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b5d8:	4620      	mov	r0, r4
 800b5da:	bd70      	pop	{r4, r5, r6, pc}
 800b5dc:	2000292c 	.word	0x2000292c

0800b5e0 <_malloc_r>:
 800b5e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5e4:	1ccd      	adds	r5, r1, #3
 800b5e6:	f025 0503 	bic.w	r5, r5, #3
 800b5ea:	3508      	adds	r5, #8
 800b5ec:	2d0c      	cmp	r5, #12
 800b5ee:	bf38      	it	cc
 800b5f0:	250c      	movcc	r5, #12
 800b5f2:	2d00      	cmp	r5, #0
 800b5f4:	4607      	mov	r7, r0
 800b5f6:	db01      	blt.n	800b5fc <_malloc_r+0x1c>
 800b5f8:	42a9      	cmp	r1, r5
 800b5fa:	d905      	bls.n	800b608 <_malloc_r+0x28>
 800b5fc:	230c      	movs	r3, #12
 800b5fe:	603b      	str	r3, [r7, #0]
 800b600:	2600      	movs	r6, #0
 800b602:	4630      	mov	r0, r6
 800b604:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b608:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b6dc <_malloc_r+0xfc>
 800b60c:	f000 f868 	bl	800b6e0 <__malloc_lock>
 800b610:	f8d8 3000 	ldr.w	r3, [r8]
 800b614:	461c      	mov	r4, r3
 800b616:	bb5c      	cbnz	r4, 800b670 <_malloc_r+0x90>
 800b618:	4629      	mov	r1, r5
 800b61a:	4638      	mov	r0, r7
 800b61c:	f7ff ffc0 	bl	800b5a0 <sbrk_aligned>
 800b620:	1c43      	adds	r3, r0, #1
 800b622:	4604      	mov	r4, r0
 800b624:	d155      	bne.n	800b6d2 <_malloc_r+0xf2>
 800b626:	f8d8 4000 	ldr.w	r4, [r8]
 800b62a:	4626      	mov	r6, r4
 800b62c:	2e00      	cmp	r6, #0
 800b62e:	d145      	bne.n	800b6bc <_malloc_r+0xdc>
 800b630:	2c00      	cmp	r4, #0
 800b632:	d048      	beq.n	800b6c6 <_malloc_r+0xe6>
 800b634:	6823      	ldr	r3, [r4, #0]
 800b636:	4631      	mov	r1, r6
 800b638:	4638      	mov	r0, r7
 800b63a:	eb04 0903 	add.w	r9, r4, r3
 800b63e:	f000 f883 	bl	800b748 <_sbrk_r>
 800b642:	4581      	cmp	r9, r0
 800b644:	d13f      	bne.n	800b6c6 <_malloc_r+0xe6>
 800b646:	6821      	ldr	r1, [r4, #0]
 800b648:	1a6d      	subs	r5, r5, r1
 800b64a:	4629      	mov	r1, r5
 800b64c:	4638      	mov	r0, r7
 800b64e:	f7ff ffa7 	bl	800b5a0 <sbrk_aligned>
 800b652:	3001      	adds	r0, #1
 800b654:	d037      	beq.n	800b6c6 <_malloc_r+0xe6>
 800b656:	6823      	ldr	r3, [r4, #0]
 800b658:	442b      	add	r3, r5
 800b65a:	6023      	str	r3, [r4, #0]
 800b65c:	f8d8 3000 	ldr.w	r3, [r8]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d038      	beq.n	800b6d6 <_malloc_r+0xf6>
 800b664:	685a      	ldr	r2, [r3, #4]
 800b666:	42a2      	cmp	r2, r4
 800b668:	d12b      	bne.n	800b6c2 <_malloc_r+0xe2>
 800b66a:	2200      	movs	r2, #0
 800b66c:	605a      	str	r2, [r3, #4]
 800b66e:	e00f      	b.n	800b690 <_malloc_r+0xb0>
 800b670:	6822      	ldr	r2, [r4, #0]
 800b672:	1b52      	subs	r2, r2, r5
 800b674:	d41f      	bmi.n	800b6b6 <_malloc_r+0xd6>
 800b676:	2a0b      	cmp	r2, #11
 800b678:	d917      	bls.n	800b6aa <_malloc_r+0xca>
 800b67a:	1961      	adds	r1, r4, r5
 800b67c:	42a3      	cmp	r3, r4
 800b67e:	6025      	str	r5, [r4, #0]
 800b680:	bf18      	it	ne
 800b682:	6059      	strne	r1, [r3, #4]
 800b684:	6863      	ldr	r3, [r4, #4]
 800b686:	bf08      	it	eq
 800b688:	f8c8 1000 	streq.w	r1, [r8]
 800b68c:	5162      	str	r2, [r4, r5]
 800b68e:	604b      	str	r3, [r1, #4]
 800b690:	4638      	mov	r0, r7
 800b692:	f104 060b 	add.w	r6, r4, #11
 800b696:	f000 f829 	bl	800b6ec <__malloc_unlock>
 800b69a:	f026 0607 	bic.w	r6, r6, #7
 800b69e:	1d23      	adds	r3, r4, #4
 800b6a0:	1af2      	subs	r2, r6, r3
 800b6a2:	d0ae      	beq.n	800b602 <_malloc_r+0x22>
 800b6a4:	1b9b      	subs	r3, r3, r6
 800b6a6:	50a3      	str	r3, [r4, r2]
 800b6a8:	e7ab      	b.n	800b602 <_malloc_r+0x22>
 800b6aa:	42a3      	cmp	r3, r4
 800b6ac:	6862      	ldr	r2, [r4, #4]
 800b6ae:	d1dd      	bne.n	800b66c <_malloc_r+0x8c>
 800b6b0:	f8c8 2000 	str.w	r2, [r8]
 800b6b4:	e7ec      	b.n	800b690 <_malloc_r+0xb0>
 800b6b6:	4623      	mov	r3, r4
 800b6b8:	6864      	ldr	r4, [r4, #4]
 800b6ba:	e7ac      	b.n	800b616 <_malloc_r+0x36>
 800b6bc:	4634      	mov	r4, r6
 800b6be:	6876      	ldr	r6, [r6, #4]
 800b6c0:	e7b4      	b.n	800b62c <_malloc_r+0x4c>
 800b6c2:	4613      	mov	r3, r2
 800b6c4:	e7cc      	b.n	800b660 <_malloc_r+0x80>
 800b6c6:	230c      	movs	r3, #12
 800b6c8:	603b      	str	r3, [r7, #0]
 800b6ca:	4638      	mov	r0, r7
 800b6cc:	f000 f80e 	bl	800b6ec <__malloc_unlock>
 800b6d0:	e797      	b.n	800b602 <_malloc_r+0x22>
 800b6d2:	6025      	str	r5, [r4, #0]
 800b6d4:	e7dc      	b.n	800b690 <_malloc_r+0xb0>
 800b6d6:	605b      	str	r3, [r3, #4]
 800b6d8:	deff      	udf	#255	; 0xff
 800b6da:	bf00      	nop
 800b6dc:	20002928 	.word	0x20002928

0800b6e0 <__malloc_lock>:
 800b6e0:	4801      	ldr	r0, [pc, #4]	; (800b6e8 <__malloc_lock+0x8>)
 800b6e2:	f000 b86b 	b.w	800b7bc <__retarget_lock_acquire_recursive>
 800b6e6:	bf00      	nop
 800b6e8:	20002a6c 	.word	0x20002a6c

0800b6ec <__malloc_unlock>:
 800b6ec:	4801      	ldr	r0, [pc, #4]	; (800b6f4 <__malloc_unlock+0x8>)
 800b6ee:	f000 b866 	b.w	800b7be <__retarget_lock_release_recursive>
 800b6f2:	bf00      	nop
 800b6f4:	20002a6c 	.word	0x20002a6c

0800b6f8 <siprintf>:
 800b6f8:	b40e      	push	{r1, r2, r3}
 800b6fa:	b500      	push	{lr}
 800b6fc:	b09c      	sub	sp, #112	; 0x70
 800b6fe:	ab1d      	add	r3, sp, #116	; 0x74
 800b700:	9002      	str	r0, [sp, #8]
 800b702:	9006      	str	r0, [sp, #24]
 800b704:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b708:	4809      	ldr	r0, [pc, #36]	; (800b730 <siprintf+0x38>)
 800b70a:	9107      	str	r1, [sp, #28]
 800b70c:	9104      	str	r1, [sp, #16]
 800b70e:	4909      	ldr	r1, [pc, #36]	; (800b734 <siprintf+0x3c>)
 800b710:	f853 2b04 	ldr.w	r2, [r3], #4
 800b714:	9105      	str	r1, [sp, #20]
 800b716:	6800      	ldr	r0, [r0, #0]
 800b718:	9301      	str	r3, [sp, #4]
 800b71a:	a902      	add	r1, sp, #8
 800b71c:	f000 f904 	bl	800b928 <_svfiprintf_r>
 800b720:	9b02      	ldr	r3, [sp, #8]
 800b722:	2200      	movs	r2, #0
 800b724:	701a      	strb	r2, [r3, #0]
 800b726:	b01c      	add	sp, #112	; 0x70
 800b728:	f85d eb04 	ldr.w	lr, [sp], #4
 800b72c:	b003      	add	sp, #12
 800b72e:	4770      	bx	lr
 800b730:	200001e4 	.word	0x200001e4
 800b734:	ffff0208 	.word	0xffff0208

0800b738 <memset>:
 800b738:	4402      	add	r2, r0
 800b73a:	4603      	mov	r3, r0
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d100      	bne.n	800b742 <memset+0xa>
 800b740:	4770      	bx	lr
 800b742:	f803 1b01 	strb.w	r1, [r3], #1
 800b746:	e7f9      	b.n	800b73c <memset+0x4>

0800b748 <_sbrk_r>:
 800b748:	b538      	push	{r3, r4, r5, lr}
 800b74a:	4d06      	ldr	r5, [pc, #24]	; (800b764 <_sbrk_r+0x1c>)
 800b74c:	2300      	movs	r3, #0
 800b74e:	4604      	mov	r4, r0
 800b750:	4608      	mov	r0, r1
 800b752:	602b      	str	r3, [r5, #0]
 800b754:	f7fa f864 	bl	8005820 <_sbrk>
 800b758:	1c43      	adds	r3, r0, #1
 800b75a:	d102      	bne.n	800b762 <_sbrk_r+0x1a>
 800b75c:	682b      	ldr	r3, [r5, #0]
 800b75e:	b103      	cbz	r3, 800b762 <_sbrk_r+0x1a>
 800b760:	6023      	str	r3, [r4, #0]
 800b762:	bd38      	pop	{r3, r4, r5, pc}
 800b764:	20002a68 	.word	0x20002a68

0800b768 <__errno>:
 800b768:	4b01      	ldr	r3, [pc, #4]	; (800b770 <__errno+0x8>)
 800b76a:	6818      	ldr	r0, [r3, #0]
 800b76c:	4770      	bx	lr
 800b76e:	bf00      	nop
 800b770:	200001e4 	.word	0x200001e4

0800b774 <__libc_init_array>:
 800b774:	b570      	push	{r4, r5, r6, lr}
 800b776:	4d0d      	ldr	r5, [pc, #52]	; (800b7ac <__libc_init_array+0x38>)
 800b778:	4c0d      	ldr	r4, [pc, #52]	; (800b7b0 <__libc_init_array+0x3c>)
 800b77a:	1b64      	subs	r4, r4, r5
 800b77c:	10a4      	asrs	r4, r4, #2
 800b77e:	2600      	movs	r6, #0
 800b780:	42a6      	cmp	r6, r4
 800b782:	d109      	bne.n	800b798 <__libc_init_array+0x24>
 800b784:	4d0b      	ldr	r5, [pc, #44]	; (800b7b4 <__libc_init_array+0x40>)
 800b786:	4c0c      	ldr	r4, [pc, #48]	; (800b7b8 <__libc_init_array+0x44>)
 800b788:	f000 fbae 	bl	800bee8 <_init>
 800b78c:	1b64      	subs	r4, r4, r5
 800b78e:	10a4      	asrs	r4, r4, #2
 800b790:	2600      	movs	r6, #0
 800b792:	42a6      	cmp	r6, r4
 800b794:	d105      	bne.n	800b7a2 <__libc_init_array+0x2e>
 800b796:	bd70      	pop	{r4, r5, r6, pc}
 800b798:	f855 3b04 	ldr.w	r3, [r5], #4
 800b79c:	4798      	blx	r3
 800b79e:	3601      	adds	r6, #1
 800b7a0:	e7ee      	b.n	800b780 <__libc_init_array+0xc>
 800b7a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7a6:	4798      	blx	r3
 800b7a8:	3601      	adds	r6, #1
 800b7aa:	e7f2      	b.n	800b792 <__libc_init_array+0x1e>
 800b7ac:	0800c278 	.word	0x0800c278
 800b7b0:	0800c278 	.word	0x0800c278
 800b7b4:	0800c278 	.word	0x0800c278
 800b7b8:	0800c27c 	.word	0x0800c27c

0800b7bc <__retarget_lock_acquire_recursive>:
 800b7bc:	4770      	bx	lr

0800b7be <__retarget_lock_release_recursive>:
 800b7be:	4770      	bx	lr

0800b7c0 <memcpy>:
 800b7c0:	440a      	add	r2, r1
 800b7c2:	4291      	cmp	r1, r2
 800b7c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b7c8:	d100      	bne.n	800b7cc <memcpy+0xc>
 800b7ca:	4770      	bx	lr
 800b7cc:	b510      	push	{r4, lr}
 800b7ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7d6:	4291      	cmp	r1, r2
 800b7d8:	d1f9      	bne.n	800b7ce <memcpy+0xe>
 800b7da:	bd10      	pop	{r4, pc}

0800b7dc <_free_r>:
 800b7dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b7de:	2900      	cmp	r1, #0
 800b7e0:	d044      	beq.n	800b86c <_free_r+0x90>
 800b7e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7e6:	9001      	str	r0, [sp, #4]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	f1a1 0404 	sub.w	r4, r1, #4
 800b7ee:	bfb8      	it	lt
 800b7f0:	18e4      	addlt	r4, r4, r3
 800b7f2:	f7ff ff75 	bl	800b6e0 <__malloc_lock>
 800b7f6:	4a1e      	ldr	r2, [pc, #120]	; (800b870 <_free_r+0x94>)
 800b7f8:	9801      	ldr	r0, [sp, #4]
 800b7fa:	6813      	ldr	r3, [r2, #0]
 800b7fc:	b933      	cbnz	r3, 800b80c <_free_r+0x30>
 800b7fe:	6063      	str	r3, [r4, #4]
 800b800:	6014      	str	r4, [r2, #0]
 800b802:	b003      	add	sp, #12
 800b804:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b808:	f7ff bf70 	b.w	800b6ec <__malloc_unlock>
 800b80c:	42a3      	cmp	r3, r4
 800b80e:	d908      	bls.n	800b822 <_free_r+0x46>
 800b810:	6825      	ldr	r5, [r4, #0]
 800b812:	1961      	adds	r1, r4, r5
 800b814:	428b      	cmp	r3, r1
 800b816:	bf01      	itttt	eq
 800b818:	6819      	ldreq	r1, [r3, #0]
 800b81a:	685b      	ldreq	r3, [r3, #4]
 800b81c:	1949      	addeq	r1, r1, r5
 800b81e:	6021      	streq	r1, [r4, #0]
 800b820:	e7ed      	b.n	800b7fe <_free_r+0x22>
 800b822:	461a      	mov	r2, r3
 800b824:	685b      	ldr	r3, [r3, #4]
 800b826:	b10b      	cbz	r3, 800b82c <_free_r+0x50>
 800b828:	42a3      	cmp	r3, r4
 800b82a:	d9fa      	bls.n	800b822 <_free_r+0x46>
 800b82c:	6811      	ldr	r1, [r2, #0]
 800b82e:	1855      	adds	r5, r2, r1
 800b830:	42a5      	cmp	r5, r4
 800b832:	d10b      	bne.n	800b84c <_free_r+0x70>
 800b834:	6824      	ldr	r4, [r4, #0]
 800b836:	4421      	add	r1, r4
 800b838:	1854      	adds	r4, r2, r1
 800b83a:	42a3      	cmp	r3, r4
 800b83c:	6011      	str	r1, [r2, #0]
 800b83e:	d1e0      	bne.n	800b802 <_free_r+0x26>
 800b840:	681c      	ldr	r4, [r3, #0]
 800b842:	685b      	ldr	r3, [r3, #4]
 800b844:	6053      	str	r3, [r2, #4]
 800b846:	440c      	add	r4, r1
 800b848:	6014      	str	r4, [r2, #0]
 800b84a:	e7da      	b.n	800b802 <_free_r+0x26>
 800b84c:	d902      	bls.n	800b854 <_free_r+0x78>
 800b84e:	230c      	movs	r3, #12
 800b850:	6003      	str	r3, [r0, #0]
 800b852:	e7d6      	b.n	800b802 <_free_r+0x26>
 800b854:	6825      	ldr	r5, [r4, #0]
 800b856:	1961      	adds	r1, r4, r5
 800b858:	428b      	cmp	r3, r1
 800b85a:	bf04      	itt	eq
 800b85c:	6819      	ldreq	r1, [r3, #0]
 800b85e:	685b      	ldreq	r3, [r3, #4]
 800b860:	6063      	str	r3, [r4, #4]
 800b862:	bf04      	itt	eq
 800b864:	1949      	addeq	r1, r1, r5
 800b866:	6021      	streq	r1, [r4, #0]
 800b868:	6054      	str	r4, [r2, #4]
 800b86a:	e7ca      	b.n	800b802 <_free_r+0x26>
 800b86c:	b003      	add	sp, #12
 800b86e:	bd30      	pop	{r4, r5, pc}
 800b870:	20002928 	.word	0x20002928

0800b874 <__ssputs_r>:
 800b874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b878:	688e      	ldr	r6, [r1, #8]
 800b87a:	461f      	mov	r7, r3
 800b87c:	42be      	cmp	r6, r7
 800b87e:	680b      	ldr	r3, [r1, #0]
 800b880:	4682      	mov	sl, r0
 800b882:	460c      	mov	r4, r1
 800b884:	4690      	mov	r8, r2
 800b886:	d82c      	bhi.n	800b8e2 <__ssputs_r+0x6e>
 800b888:	898a      	ldrh	r2, [r1, #12]
 800b88a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b88e:	d026      	beq.n	800b8de <__ssputs_r+0x6a>
 800b890:	6965      	ldr	r5, [r4, #20]
 800b892:	6909      	ldr	r1, [r1, #16]
 800b894:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b898:	eba3 0901 	sub.w	r9, r3, r1
 800b89c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b8a0:	1c7b      	adds	r3, r7, #1
 800b8a2:	444b      	add	r3, r9
 800b8a4:	106d      	asrs	r5, r5, #1
 800b8a6:	429d      	cmp	r5, r3
 800b8a8:	bf38      	it	cc
 800b8aa:	461d      	movcc	r5, r3
 800b8ac:	0553      	lsls	r3, r2, #21
 800b8ae:	d527      	bpl.n	800b900 <__ssputs_r+0x8c>
 800b8b0:	4629      	mov	r1, r5
 800b8b2:	f7ff fe95 	bl	800b5e0 <_malloc_r>
 800b8b6:	4606      	mov	r6, r0
 800b8b8:	b360      	cbz	r0, 800b914 <__ssputs_r+0xa0>
 800b8ba:	6921      	ldr	r1, [r4, #16]
 800b8bc:	464a      	mov	r2, r9
 800b8be:	f7ff ff7f 	bl	800b7c0 <memcpy>
 800b8c2:	89a3      	ldrh	r3, [r4, #12]
 800b8c4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b8c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8cc:	81a3      	strh	r3, [r4, #12]
 800b8ce:	6126      	str	r6, [r4, #16]
 800b8d0:	6165      	str	r5, [r4, #20]
 800b8d2:	444e      	add	r6, r9
 800b8d4:	eba5 0509 	sub.w	r5, r5, r9
 800b8d8:	6026      	str	r6, [r4, #0]
 800b8da:	60a5      	str	r5, [r4, #8]
 800b8dc:	463e      	mov	r6, r7
 800b8de:	42be      	cmp	r6, r7
 800b8e0:	d900      	bls.n	800b8e4 <__ssputs_r+0x70>
 800b8e2:	463e      	mov	r6, r7
 800b8e4:	6820      	ldr	r0, [r4, #0]
 800b8e6:	4632      	mov	r2, r6
 800b8e8:	4641      	mov	r1, r8
 800b8ea:	f000 faab 	bl	800be44 <memmove>
 800b8ee:	68a3      	ldr	r3, [r4, #8]
 800b8f0:	1b9b      	subs	r3, r3, r6
 800b8f2:	60a3      	str	r3, [r4, #8]
 800b8f4:	6823      	ldr	r3, [r4, #0]
 800b8f6:	4433      	add	r3, r6
 800b8f8:	6023      	str	r3, [r4, #0]
 800b8fa:	2000      	movs	r0, #0
 800b8fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b900:	462a      	mov	r2, r5
 800b902:	f000 fab9 	bl	800be78 <_realloc_r>
 800b906:	4606      	mov	r6, r0
 800b908:	2800      	cmp	r0, #0
 800b90a:	d1e0      	bne.n	800b8ce <__ssputs_r+0x5a>
 800b90c:	6921      	ldr	r1, [r4, #16]
 800b90e:	4650      	mov	r0, sl
 800b910:	f7ff ff64 	bl	800b7dc <_free_r>
 800b914:	230c      	movs	r3, #12
 800b916:	f8ca 3000 	str.w	r3, [sl]
 800b91a:	89a3      	ldrh	r3, [r4, #12]
 800b91c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b920:	81a3      	strh	r3, [r4, #12]
 800b922:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b926:	e7e9      	b.n	800b8fc <__ssputs_r+0x88>

0800b928 <_svfiprintf_r>:
 800b928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b92c:	4698      	mov	r8, r3
 800b92e:	898b      	ldrh	r3, [r1, #12]
 800b930:	061b      	lsls	r3, r3, #24
 800b932:	b09d      	sub	sp, #116	; 0x74
 800b934:	4607      	mov	r7, r0
 800b936:	460d      	mov	r5, r1
 800b938:	4614      	mov	r4, r2
 800b93a:	d50e      	bpl.n	800b95a <_svfiprintf_r+0x32>
 800b93c:	690b      	ldr	r3, [r1, #16]
 800b93e:	b963      	cbnz	r3, 800b95a <_svfiprintf_r+0x32>
 800b940:	2140      	movs	r1, #64	; 0x40
 800b942:	f7ff fe4d 	bl	800b5e0 <_malloc_r>
 800b946:	6028      	str	r0, [r5, #0]
 800b948:	6128      	str	r0, [r5, #16]
 800b94a:	b920      	cbnz	r0, 800b956 <_svfiprintf_r+0x2e>
 800b94c:	230c      	movs	r3, #12
 800b94e:	603b      	str	r3, [r7, #0]
 800b950:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b954:	e0d0      	b.n	800baf8 <_svfiprintf_r+0x1d0>
 800b956:	2340      	movs	r3, #64	; 0x40
 800b958:	616b      	str	r3, [r5, #20]
 800b95a:	2300      	movs	r3, #0
 800b95c:	9309      	str	r3, [sp, #36]	; 0x24
 800b95e:	2320      	movs	r3, #32
 800b960:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b964:	f8cd 800c 	str.w	r8, [sp, #12]
 800b968:	2330      	movs	r3, #48	; 0x30
 800b96a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bb10 <_svfiprintf_r+0x1e8>
 800b96e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b972:	f04f 0901 	mov.w	r9, #1
 800b976:	4623      	mov	r3, r4
 800b978:	469a      	mov	sl, r3
 800b97a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b97e:	b10a      	cbz	r2, 800b984 <_svfiprintf_r+0x5c>
 800b980:	2a25      	cmp	r2, #37	; 0x25
 800b982:	d1f9      	bne.n	800b978 <_svfiprintf_r+0x50>
 800b984:	ebba 0b04 	subs.w	fp, sl, r4
 800b988:	d00b      	beq.n	800b9a2 <_svfiprintf_r+0x7a>
 800b98a:	465b      	mov	r3, fp
 800b98c:	4622      	mov	r2, r4
 800b98e:	4629      	mov	r1, r5
 800b990:	4638      	mov	r0, r7
 800b992:	f7ff ff6f 	bl	800b874 <__ssputs_r>
 800b996:	3001      	adds	r0, #1
 800b998:	f000 80a9 	beq.w	800baee <_svfiprintf_r+0x1c6>
 800b99c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b99e:	445a      	add	r2, fp
 800b9a0:	9209      	str	r2, [sp, #36]	; 0x24
 800b9a2:	f89a 3000 	ldrb.w	r3, [sl]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	f000 80a1 	beq.w	800baee <_svfiprintf_r+0x1c6>
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b9b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9b6:	f10a 0a01 	add.w	sl, sl, #1
 800b9ba:	9304      	str	r3, [sp, #16]
 800b9bc:	9307      	str	r3, [sp, #28]
 800b9be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b9c2:	931a      	str	r3, [sp, #104]	; 0x68
 800b9c4:	4654      	mov	r4, sl
 800b9c6:	2205      	movs	r2, #5
 800b9c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9cc:	4850      	ldr	r0, [pc, #320]	; (800bb10 <_svfiprintf_r+0x1e8>)
 800b9ce:	f7f8 fbff 	bl	80041d0 <memchr>
 800b9d2:	9a04      	ldr	r2, [sp, #16]
 800b9d4:	b9d8      	cbnz	r0, 800ba0e <_svfiprintf_r+0xe6>
 800b9d6:	06d0      	lsls	r0, r2, #27
 800b9d8:	bf44      	itt	mi
 800b9da:	2320      	movmi	r3, #32
 800b9dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9e0:	0711      	lsls	r1, r2, #28
 800b9e2:	bf44      	itt	mi
 800b9e4:	232b      	movmi	r3, #43	; 0x2b
 800b9e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9ea:	f89a 3000 	ldrb.w	r3, [sl]
 800b9ee:	2b2a      	cmp	r3, #42	; 0x2a
 800b9f0:	d015      	beq.n	800ba1e <_svfiprintf_r+0xf6>
 800b9f2:	9a07      	ldr	r2, [sp, #28]
 800b9f4:	4654      	mov	r4, sl
 800b9f6:	2000      	movs	r0, #0
 800b9f8:	f04f 0c0a 	mov.w	ip, #10
 800b9fc:	4621      	mov	r1, r4
 800b9fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba02:	3b30      	subs	r3, #48	; 0x30
 800ba04:	2b09      	cmp	r3, #9
 800ba06:	d94d      	bls.n	800baa4 <_svfiprintf_r+0x17c>
 800ba08:	b1b0      	cbz	r0, 800ba38 <_svfiprintf_r+0x110>
 800ba0a:	9207      	str	r2, [sp, #28]
 800ba0c:	e014      	b.n	800ba38 <_svfiprintf_r+0x110>
 800ba0e:	eba0 0308 	sub.w	r3, r0, r8
 800ba12:	fa09 f303 	lsl.w	r3, r9, r3
 800ba16:	4313      	orrs	r3, r2
 800ba18:	9304      	str	r3, [sp, #16]
 800ba1a:	46a2      	mov	sl, r4
 800ba1c:	e7d2      	b.n	800b9c4 <_svfiprintf_r+0x9c>
 800ba1e:	9b03      	ldr	r3, [sp, #12]
 800ba20:	1d19      	adds	r1, r3, #4
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	9103      	str	r1, [sp, #12]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	bfbb      	ittet	lt
 800ba2a:	425b      	neglt	r3, r3
 800ba2c:	f042 0202 	orrlt.w	r2, r2, #2
 800ba30:	9307      	strge	r3, [sp, #28]
 800ba32:	9307      	strlt	r3, [sp, #28]
 800ba34:	bfb8      	it	lt
 800ba36:	9204      	strlt	r2, [sp, #16]
 800ba38:	7823      	ldrb	r3, [r4, #0]
 800ba3a:	2b2e      	cmp	r3, #46	; 0x2e
 800ba3c:	d10c      	bne.n	800ba58 <_svfiprintf_r+0x130>
 800ba3e:	7863      	ldrb	r3, [r4, #1]
 800ba40:	2b2a      	cmp	r3, #42	; 0x2a
 800ba42:	d134      	bne.n	800baae <_svfiprintf_r+0x186>
 800ba44:	9b03      	ldr	r3, [sp, #12]
 800ba46:	1d1a      	adds	r2, r3, #4
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	9203      	str	r2, [sp, #12]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	bfb8      	it	lt
 800ba50:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ba54:	3402      	adds	r4, #2
 800ba56:	9305      	str	r3, [sp, #20]
 800ba58:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bb20 <_svfiprintf_r+0x1f8>
 800ba5c:	7821      	ldrb	r1, [r4, #0]
 800ba5e:	2203      	movs	r2, #3
 800ba60:	4650      	mov	r0, sl
 800ba62:	f7f8 fbb5 	bl	80041d0 <memchr>
 800ba66:	b138      	cbz	r0, 800ba78 <_svfiprintf_r+0x150>
 800ba68:	9b04      	ldr	r3, [sp, #16]
 800ba6a:	eba0 000a 	sub.w	r0, r0, sl
 800ba6e:	2240      	movs	r2, #64	; 0x40
 800ba70:	4082      	lsls	r2, r0
 800ba72:	4313      	orrs	r3, r2
 800ba74:	3401      	adds	r4, #1
 800ba76:	9304      	str	r3, [sp, #16]
 800ba78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba7c:	4825      	ldr	r0, [pc, #148]	; (800bb14 <_svfiprintf_r+0x1ec>)
 800ba7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba82:	2206      	movs	r2, #6
 800ba84:	f7f8 fba4 	bl	80041d0 <memchr>
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	d038      	beq.n	800bafe <_svfiprintf_r+0x1d6>
 800ba8c:	4b22      	ldr	r3, [pc, #136]	; (800bb18 <_svfiprintf_r+0x1f0>)
 800ba8e:	bb1b      	cbnz	r3, 800bad8 <_svfiprintf_r+0x1b0>
 800ba90:	9b03      	ldr	r3, [sp, #12]
 800ba92:	3307      	adds	r3, #7
 800ba94:	f023 0307 	bic.w	r3, r3, #7
 800ba98:	3308      	adds	r3, #8
 800ba9a:	9303      	str	r3, [sp, #12]
 800ba9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba9e:	4433      	add	r3, r6
 800baa0:	9309      	str	r3, [sp, #36]	; 0x24
 800baa2:	e768      	b.n	800b976 <_svfiprintf_r+0x4e>
 800baa4:	fb0c 3202 	mla	r2, ip, r2, r3
 800baa8:	460c      	mov	r4, r1
 800baaa:	2001      	movs	r0, #1
 800baac:	e7a6      	b.n	800b9fc <_svfiprintf_r+0xd4>
 800baae:	2300      	movs	r3, #0
 800bab0:	3401      	adds	r4, #1
 800bab2:	9305      	str	r3, [sp, #20]
 800bab4:	4619      	mov	r1, r3
 800bab6:	f04f 0c0a 	mov.w	ip, #10
 800baba:	4620      	mov	r0, r4
 800babc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bac0:	3a30      	subs	r2, #48	; 0x30
 800bac2:	2a09      	cmp	r2, #9
 800bac4:	d903      	bls.n	800bace <_svfiprintf_r+0x1a6>
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d0c6      	beq.n	800ba58 <_svfiprintf_r+0x130>
 800baca:	9105      	str	r1, [sp, #20]
 800bacc:	e7c4      	b.n	800ba58 <_svfiprintf_r+0x130>
 800bace:	fb0c 2101 	mla	r1, ip, r1, r2
 800bad2:	4604      	mov	r4, r0
 800bad4:	2301      	movs	r3, #1
 800bad6:	e7f0      	b.n	800baba <_svfiprintf_r+0x192>
 800bad8:	ab03      	add	r3, sp, #12
 800bada:	9300      	str	r3, [sp, #0]
 800badc:	462a      	mov	r2, r5
 800bade:	4b0f      	ldr	r3, [pc, #60]	; (800bb1c <_svfiprintf_r+0x1f4>)
 800bae0:	a904      	add	r1, sp, #16
 800bae2:	4638      	mov	r0, r7
 800bae4:	f3af 8000 	nop.w
 800bae8:	1c42      	adds	r2, r0, #1
 800baea:	4606      	mov	r6, r0
 800baec:	d1d6      	bne.n	800ba9c <_svfiprintf_r+0x174>
 800baee:	89ab      	ldrh	r3, [r5, #12]
 800baf0:	065b      	lsls	r3, r3, #25
 800baf2:	f53f af2d 	bmi.w	800b950 <_svfiprintf_r+0x28>
 800baf6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800baf8:	b01d      	add	sp, #116	; 0x74
 800bafa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bafe:	ab03      	add	r3, sp, #12
 800bb00:	9300      	str	r3, [sp, #0]
 800bb02:	462a      	mov	r2, r5
 800bb04:	4b05      	ldr	r3, [pc, #20]	; (800bb1c <_svfiprintf_r+0x1f4>)
 800bb06:	a904      	add	r1, sp, #16
 800bb08:	4638      	mov	r0, r7
 800bb0a:	f000 f879 	bl	800bc00 <_printf_i>
 800bb0e:	e7eb      	b.n	800bae8 <_svfiprintf_r+0x1c0>
 800bb10:	0800c23e 	.word	0x0800c23e
 800bb14:	0800c248 	.word	0x0800c248
 800bb18:	00000000 	.word	0x00000000
 800bb1c:	0800b875 	.word	0x0800b875
 800bb20:	0800c244 	.word	0x0800c244

0800bb24 <_printf_common>:
 800bb24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb28:	4616      	mov	r6, r2
 800bb2a:	4699      	mov	r9, r3
 800bb2c:	688a      	ldr	r2, [r1, #8]
 800bb2e:	690b      	ldr	r3, [r1, #16]
 800bb30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bb34:	4293      	cmp	r3, r2
 800bb36:	bfb8      	it	lt
 800bb38:	4613      	movlt	r3, r2
 800bb3a:	6033      	str	r3, [r6, #0]
 800bb3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bb40:	4607      	mov	r7, r0
 800bb42:	460c      	mov	r4, r1
 800bb44:	b10a      	cbz	r2, 800bb4a <_printf_common+0x26>
 800bb46:	3301      	adds	r3, #1
 800bb48:	6033      	str	r3, [r6, #0]
 800bb4a:	6823      	ldr	r3, [r4, #0]
 800bb4c:	0699      	lsls	r1, r3, #26
 800bb4e:	bf42      	ittt	mi
 800bb50:	6833      	ldrmi	r3, [r6, #0]
 800bb52:	3302      	addmi	r3, #2
 800bb54:	6033      	strmi	r3, [r6, #0]
 800bb56:	6825      	ldr	r5, [r4, #0]
 800bb58:	f015 0506 	ands.w	r5, r5, #6
 800bb5c:	d106      	bne.n	800bb6c <_printf_common+0x48>
 800bb5e:	f104 0a19 	add.w	sl, r4, #25
 800bb62:	68e3      	ldr	r3, [r4, #12]
 800bb64:	6832      	ldr	r2, [r6, #0]
 800bb66:	1a9b      	subs	r3, r3, r2
 800bb68:	42ab      	cmp	r3, r5
 800bb6a:	dc26      	bgt.n	800bbba <_printf_common+0x96>
 800bb6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bb70:	1e13      	subs	r3, r2, #0
 800bb72:	6822      	ldr	r2, [r4, #0]
 800bb74:	bf18      	it	ne
 800bb76:	2301      	movne	r3, #1
 800bb78:	0692      	lsls	r2, r2, #26
 800bb7a:	d42b      	bmi.n	800bbd4 <_printf_common+0xb0>
 800bb7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb80:	4649      	mov	r1, r9
 800bb82:	4638      	mov	r0, r7
 800bb84:	47c0      	blx	r8
 800bb86:	3001      	adds	r0, #1
 800bb88:	d01e      	beq.n	800bbc8 <_printf_common+0xa4>
 800bb8a:	6823      	ldr	r3, [r4, #0]
 800bb8c:	6922      	ldr	r2, [r4, #16]
 800bb8e:	f003 0306 	and.w	r3, r3, #6
 800bb92:	2b04      	cmp	r3, #4
 800bb94:	bf02      	ittt	eq
 800bb96:	68e5      	ldreq	r5, [r4, #12]
 800bb98:	6833      	ldreq	r3, [r6, #0]
 800bb9a:	1aed      	subeq	r5, r5, r3
 800bb9c:	68a3      	ldr	r3, [r4, #8]
 800bb9e:	bf0c      	ite	eq
 800bba0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bba4:	2500      	movne	r5, #0
 800bba6:	4293      	cmp	r3, r2
 800bba8:	bfc4      	itt	gt
 800bbaa:	1a9b      	subgt	r3, r3, r2
 800bbac:	18ed      	addgt	r5, r5, r3
 800bbae:	2600      	movs	r6, #0
 800bbb0:	341a      	adds	r4, #26
 800bbb2:	42b5      	cmp	r5, r6
 800bbb4:	d11a      	bne.n	800bbec <_printf_common+0xc8>
 800bbb6:	2000      	movs	r0, #0
 800bbb8:	e008      	b.n	800bbcc <_printf_common+0xa8>
 800bbba:	2301      	movs	r3, #1
 800bbbc:	4652      	mov	r2, sl
 800bbbe:	4649      	mov	r1, r9
 800bbc0:	4638      	mov	r0, r7
 800bbc2:	47c0      	blx	r8
 800bbc4:	3001      	adds	r0, #1
 800bbc6:	d103      	bne.n	800bbd0 <_printf_common+0xac>
 800bbc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bbcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbd0:	3501      	adds	r5, #1
 800bbd2:	e7c6      	b.n	800bb62 <_printf_common+0x3e>
 800bbd4:	18e1      	adds	r1, r4, r3
 800bbd6:	1c5a      	adds	r2, r3, #1
 800bbd8:	2030      	movs	r0, #48	; 0x30
 800bbda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bbde:	4422      	add	r2, r4
 800bbe0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bbe4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bbe8:	3302      	adds	r3, #2
 800bbea:	e7c7      	b.n	800bb7c <_printf_common+0x58>
 800bbec:	2301      	movs	r3, #1
 800bbee:	4622      	mov	r2, r4
 800bbf0:	4649      	mov	r1, r9
 800bbf2:	4638      	mov	r0, r7
 800bbf4:	47c0      	blx	r8
 800bbf6:	3001      	adds	r0, #1
 800bbf8:	d0e6      	beq.n	800bbc8 <_printf_common+0xa4>
 800bbfa:	3601      	adds	r6, #1
 800bbfc:	e7d9      	b.n	800bbb2 <_printf_common+0x8e>
	...

0800bc00 <_printf_i>:
 800bc00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc04:	7e0f      	ldrb	r7, [r1, #24]
 800bc06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bc08:	2f78      	cmp	r7, #120	; 0x78
 800bc0a:	4691      	mov	r9, r2
 800bc0c:	4680      	mov	r8, r0
 800bc0e:	460c      	mov	r4, r1
 800bc10:	469a      	mov	sl, r3
 800bc12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bc16:	d807      	bhi.n	800bc28 <_printf_i+0x28>
 800bc18:	2f62      	cmp	r7, #98	; 0x62
 800bc1a:	d80a      	bhi.n	800bc32 <_printf_i+0x32>
 800bc1c:	2f00      	cmp	r7, #0
 800bc1e:	f000 80d4 	beq.w	800bdca <_printf_i+0x1ca>
 800bc22:	2f58      	cmp	r7, #88	; 0x58
 800bc24:	f000 80c0 	beq.w	800bda8 <_printf_i+0x1a8>
 800bc28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bc2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bc30:	e03a      	b.n	800bca8 <_printf_i+0xa8>
 800bc32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bc36:	2b15      	cmp	r3, #21
 800bc38:	d8f6      	bhi.n	800bc28 <_printf_i+0x28>
 800bc3a:	a101      	add	r1, pc, #4	; (adr r1, 800bc40 <_printf_i+0x40>)
 800bc3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc40:	0800bc99 	.word	0x0800bc99
 800bc44:	0800bcad 	.word	0x0800bcad
 800bc48:	0800bc29 	.word	0x0800bc29
 800bc4c:	0800bc29 	.word	0x0800bc29
 800bc50:	0800bc29 	.word	0x0800bc29
 800bc54:	0800bc29 	.word	0x0800bc29
 800bc58:	0800bcad 	.word	0x0800bcad
 800bc5c:	0800bc29 	.word	0x0800bc29
 800bc60:	0800bc29 	.word	0x0800bc29
 800bc64:	0800bc29 	.word	0x0800bc29
 800bc68:	0800bc29 	.word	0x0800bc29
 800bc6c:	0800bdb1 	.word	0x0800bdb1
 800bc70:	0800bcd9 	.word	0x0800bcd9
 800bc74:	0800bd6b 	.word	0x0800bd6b
 800bc78:	0800bc29 	.word	0x0800bc29
 800bc7c:	0800bc29 	.word	0x0800bc29
 800bc80:	0800bdd3 	.word	0x0800bdd3
 800bc84:	0800bc29 	.word	0x0800bc29
 800bc88:	0800bcd9 	.word	0x0800bcd9
 800bc8c:	0800bc29 	.word	0x0800bc29
 800bc90:	0800bc29 	.word	0x0800bc29
 800bc94:	0800bd73 	.word	0x0800bd73
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	1d1a      	adds	r2, r3, #4
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	602a      	str	r2, [r5, #0]
 800bca0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bca4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e09f      	b.n	800bdec <_printf_i+0x1ec>
 800bcac:	6820      	ldr	r0, [r4, #0]
 800bcae:	682b      	ldr	r3, [r5, #0]
 800bcb0:	0607      	lsls	r7, r0, #24
 800bcb2:	f103 0104 	add.w	r1, r3, #4
 800bcb6:	6029      	str	r1, [r5, #0]
 800bcb8:	d501      	bpl.n	800bcbe <_printf_i+0xbe>
 800bcba:	681e      	ldr	r6, [r3, #0]
 800bcbc:	e003      	b.n	800bcc6 <_printf_i+0xc6>
 800bcbe:	0646      	lsls	r6, r0, #25
 800bcc0:	d5fb      	bpl.n	800bcba <_printf_i+0xba>
 800bcc2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bcc6:	2e00      	cmp	r6, #0
 800bcc8:	da03      	bge.n	800bcd2 <_printf_i+0xd2>
 800bcca:	232d      	movs	r3, #45	; 0x2d
 800bccc:	4276      	negs	r6, r6
 800bcce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bcd2:	485a      	ldr	r0, [pc, #360]	; (800be3c <_printf_i+0x23c>)
 800bcd4:	230a      	movs	r3, #10
 800bcd6:	e012      	b.n	800bcfe <_printf_i+0xfe>
 800bcd8:	682b      	ldr	r3, [r5, #0]
 800bcda:	6820      	ldr	r0, [r4, #0]
 800bcdc:	1d19      	adds	r1, r3, #4
 800bcde:	6029      	str	r1, [r5, #0]
 800bce0:	0605      	lsls	r5, r0, #24
 800bce2:	d501      	bpl.n	800bce8 <_printf_i+0xe8>
 800bce4:	681e      	ldr	r6, [r3, #0]
 800bce6:	e002      	b.n	800bcee <_printf_i+0xee>
 800bce8:	0641      	lsls	r1, r0, #25
 800bcea:	d5fb      	bpl.n	800bce4 <_printf_i+0xe4>
 800bcec:	881e      	ldrh	r6, [r3, #0]
 800bcee:	4853      	ldr	r0, [pc, #332]	; (800be3c <_printf_i+0x23c>)
 800bcf0:	2f6f      	cmp	r7, #111	; 0x6f
 800bcf2:	bf0c      	ite	eq
 800bcf4:	2308      	moveq	r3, #8
 800bcf6:	230a      	movne	r3, #10
 800bcf8:	2100      	movs	r1, #0
 800bcfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bcfe:	6865      	ldr	r5, [r4, #4]
 800bd00:	60a5      	str	r5, [r4, #8]
 800bd02:	2d00      	cmp	r5, #0
 800bd04:	bfa2      	ittt	ge
 800bd06:	6821      	ldrge	r1, [r4, #0]
 800bd08:	f021 0104 	bicge.w	r1, r1, #4
 800bd0c:	6021      	strge	r1, [r4, #0]
 800bd0e:	b90e      	cbnz	r6, 800bd14 <_printf_i+0x114>
 800bd10:	2d00      	cmp	r5, #0
 800bd12:	d04b      	beq.n	800bdac <_printf_i+0x1ac>
 800bd14:	4615      	mov	r5, r2
 800bd16:	fbb6 f1f3 	udiv	r1, r6, r3
 800bd1a:	fb03 6711 	mls	r7, r3, r1, r6
 800bd1e:	5dc7      	ldrb	r7, [r0, r7]
 800bd20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bd24:	4637      	mov	r7, r6
 800bd26:	42bb      	cmp	r3, r7
 800bd28:	460e      	mov	r6, r1
 800bd2a:	d9f4      	bls.n	800bd16 <_printf_i+0x116>
 800bd2c:	2b08      	cmp	r3, #8
 800bd2e:	d10b      	bne.n	800bd48 <_printf_i+0x148>
 800bd30:	6823      	ldr	r3, [r4, #0]
 800bd32:	07de      	lsls	r6, r3, #31
 800bd34:	d508      	bpl.n	800bd48 <_printf_i+0x148>
 800bd36:	6923      	ldr	r3, [r4, #16]
 800bd38:	6861      	ldr	r1, [r4, #4]
 800bd3a:	4299      	cmp	r1, r3
 800bd3c:	bfde      	ittt	le
 800bd3e:	2330      	movle	r3, #48	; 0x30
 800bd40:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bd44:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800bd48:	1b52      	subs	r2, r2, r5
 800bd4a:	6122      	str	r2, [r4, #16]
 800bd4c:	f8cd a000 	str.w	sl, [sp]
 800bd50:	464b      	mov	r3, r9
 800bd52:	aa03      	add	r2, sp, #12
 800bd54:	4621      	mov	r1, r4
 800bd56:	4640      	mov	r0, r8
 800bd58:	f7ff fee4 	bl	800bb24 <_printf_common>
 800bd5c:	3001      	adds	r0, #1
 800bd5e:	d14a      	bne.n	800bdf6 <_printf_i+0x1f6>
 800bd60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd64:	b004      	add	sp, #16
 800bd66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd6a:	6823      	ldr	r3, [r4, #0]
 800bd6c:	f043 0320 	orr.w	r3, r3, #32
 800bd70:	6023      	str	r3, [r4, #0]
 800bd72:	4833      	ldr	r0, [pc, #204]	; (800be40 <_printf_i+0x240>)
 800bd74:	2778      	movs	r7, #120	; 0x78
 800bd76:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bd7a:	6823      	ldr	r3, [r4, #0]
 800bd7c:	6829      	ldr	r1, [r5, #0]
 800bd7e:	061f      	lsls	r7, r3, #24
 800bd80:	f851 6b04 	ldr.w	r6, [r1], #4
 800bd84:	d402      	bmi.n	800bd8c <_printf_i+0x18c>
 800bd86:	065f      	lsls	r7, r3, #25
 800bd88:	bf48      	it	mi
 800bd8a:	b2b6      	uxthmi	r6, r6
 800bd8c:	07df      	lsls	r7, r3, #31
 800bd8e:	bf48      	it	mi
 800bd90:	f043 0320 	orrmi.w	r3, r3, #32
 800bd94:	6029      	str	r1, [r5, #0]
 800bd96:	bf48      	it	mi
 800bd98:	6023      	strmi	r3, [r4, #0]
 800bd9a:	b91e      	cbnz	r6, 800bda4 <_printf_i+0x1a4>
 800bd9c:	6823      	ldr	r3, [r4, #0]
 800bd9e:	f023 0320 	bic.w	r3, r3, #32
 800bda2:	6023      	str	r3, [r4, #0]
 800bda4:	2310      	movs	r3, #16
 800bda6:	e7a7      	b.n	800bcf8 <_printf_i+0xf8>
 800bda8:	4824      	ldr	r0, [pc, #144]	; (800be3c <_printf_i+0x23c>)
 800bdaa:	e7e4      	b.n	800bd76 <_printf_i+0x176>
 800bdac:	4615      	mov	r5, r2
 800bdae:	e7bd      	b.n	800bd2c <_printf_i+0x12c>
 800bdb0:	682b      	ldr	r3, [r5, #0]
 800bdb2:	6826      	ldr	r6, [r4, #0]
 800bdb4:	6961      	ldr	r1, [r4, #20]
 800bdb6:	1d18      	adds	r0, r3, #4
 800bdb8:	6028      	str	r0, [r5, #0]
 800bdba:	0635      	lsls	r5, r6, #24
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	d501      	bpl.n	800bdc4 <_printf_i+0x1c4>
 800bdc0:	6019      	str	r1, [r3, #0]
 800bdc2:	e002      	b.n	800bdca <_printf_i+0x1ca>
 800bdc4:	0670      	lsls	r0, r6, #25
 800bdc6:	d5fb      	bpl.n	800bdc0 <_printf_i+0x1c0>
 800bdc8:	8019      	strh	r1, [r3, #0]
 800bdca:	2300      	movs	r3, #0
 800bdcc:	6123      	str	r3, [r4, #16]
 800bdce:	4615      	mov	r5, r2
 800bdd0:	e7bc      	b.n	800bd4c <_printf_i+0x14c>
 800bdd2:	682b      	ldr	r3, [r5, #0]
 800bdd4:	1d1a      	adds	r2, r3, #4
 800bdd6:	602a      	str	r2, [r5, #0]
 800bdd8:	681d      	ldr	r5, [r3, #0]
 800bdda:	6862      	ldr	r2, [r4, #4]
 800bddc:	2100      	movs	r1, #0
 800bdde:	4628      	mov	r0, r5
 800bde0:	f7f8 f9f6 	bl	80041d0 <memchr>
 800bde4:	b108      	cbz	r0, 800bdea <_printf_i+0x1ea>
 800bde6:	1b40      	subs	r0, r0, r5
 800bde8:	6060      	str	r0, [r4, #4]
 800bdea:	6863      	ldr	r3, [r4, #4]
 800bdec:	6123      	str	r3, [r4, #16]
 800bdee:	2300      	movs	r3, #0
 800bdf0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bdf4:	e7aa      	b.n	800bd4c <_printf_i+0x14c>
 800bdf6:	6923      	ldr	r3, [r4, #16]
 800bdf8:	462a      	mov	r2, r5
 800bdfa:	4649      	mov	r1, r9
 800bdfc:	4640      	mov	r0, r8
 800bdfe:	47d0      	blx	sl
 800be00:	3001      	adds	r0, #1
 800be02:	d0ad      	beq.n	800bd60 <_printf_i+0x160>
 800be04:	6823      	ldr	r3, [r4, #0]
 800be06:	079b      	lsls	r3, r3, #30
 800be08:	d413      	bmi.n	800be32 <_printf_i+0x232>
 800be0a:	68e0      	ldr	r0, [r4, #12]
 800be0c:	9b03      	ldr	r3, [sp, #12]
 800be0e:	4298      	cmp	r0, r3
 800be10:	bfb8      	it	lt
 800be12:	4618      	movlt	r0, r3
 800be14:	e7a6      	b.n	800bd64 <_printf_i+0x164>
 800be16:	2301      	movs	r3, #1
 800be18:	4632      	mov	r2, r6
 800be1a:	4649      	mov	r1, r9
 800be1c:	4640      	mov	r0, r8
 800be1e:	47d0      	blx	sl
 800be20:	3001      	adds	r0, #1
 800be22:	d09d      	beq.n	800bd60 <_printf_i+0x160>
 800be24:	3501      	adds	r5, #1
 800be26:	68e3      	ldr	r3, [r4, #12]
 800be28:	9903      	ldr	r1, [sp, #12]
 800be2a:	1a5b      	subs	r3, r3, r1
 800be2c:	42ab      	cmp	r3, r5
 800be2e:	dcf2      	bgt.n	800be16 <_printf_i+0x216>
 800be30:	e7eb      	b.n	800be0a <_printf_i+0x20a>
 800be32:	2500      	movs	r5, #0
 800be34:	f104 0619 	add.w	r6, r4, #25
 800be38:	e7f5      	b.n	800be26 <_printf_i+0x226>
 800be3a:	bf00      	nop
 800be3c:	0800c24f 	.word	0x0800c24f
 800be40:	0800c260 	.word	0x0800c260

0800be44 <memmove>:
 800be44:	4288      	cmp	r0, r1
 800be46:	b510      	push	{r4, lr}
 800be48:	eb01 0402 	add.w	r4, r1, r2
 800be4c:	d902      	bls.n	800be54 <memmove+0x10>
 800be4e:	4284      	cmp	r4, r0
 800be50:	4623      	mov	r3, r4
 800be52:	d807      	bhi.n	800be64 <memmove+0x20>
 800be54:	1e43      	subs	r3, r0, #1
 800be56:	42a1      	cmp	r1, r4
 800be58:	d008      	beq.n	800be6c <memmove+0x28>
 800be5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be62:	e7f8      	b.n	800be56 <memmove+0x12>
 800be64:	4402      	add	r2, r0
 800be66:	4601      	mov	r1, r0
 800be68:	428a      	cmp	r2, r1
 800be6a:	d100      	bne.n	800be6e <memmove+0x2a>
 800be6c:	bd10      	pop	{r4, pc}
 800be6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be76:	e7f7      	b.n	800be68 <memmove+0x24>

0800be78 <_realloc_r>:
 800be78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be7c:	4680      	mov	r8, r0
 800be7e:	4614      	mov	r4, r2
 800be80:	460e      	mov	r6, r1
 800be82:	b921      	cbnz	r1, 800be8e <_realloc_r+0x16>
 800be84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be88:	4611      	mov	r1, r2
 800be8a:	f7ff bba9 	b.w	800b5e0 <_malloc_r>
 800be8e:	b92a      	cbnz	r2, 800be9c <_realloc_r+0x24>
 800be90:	f7ff fca4 	bl	800b7dc <_free_r>
 800be94:	4625      	mov	r5, r4
 800be96:	4628      	mov	r0, r5
 800be98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be9c:	f000 f81b 	bl	800bed6 <_malloc_usable_size_r>
 800bea0:	4284      	cmp	r4, r0
 800bea2:	4607      	mov	r7, r0
 800bea4:	d802      	bhi.n	800beac <_realloc_r+0x34>
 800bea6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800beaa:	d812      	bhi.n	800bed2 <_realloc_r+0x5a>
 800beac:	4621      	mov	r1, r4
 800beae:	4640      	mov	r0, r8
 800beb0:	f7ff fb96 	bl	800b5e0 <_malloc_r>
 800beb4:	4605      	mov	r5, r0
 800beb6:	2800      	cmp	r0, #0
 800beb8:	d0ed      	beq.n	800be96 <_realloc_r+0x1e>
 800beba:	42bc      	cmp	r4, r7
 800bebc:	4622      	mov	r2, r4
 800bebe:	4631      	mov	r1, r6
 800bec0:	bf28      	it	cs
 800bec2:	463a      	movcs	r2, r7
 800bec4:	f7ff fc7c 	bl	800b7c0 <memcpy>
 800bec8:	4631      	mov	r1, r6
 800beca:	4640      	mov	r0, r8
 800becc:	f7ff fc86 	bl	800b7dc <_free_r>
 800bed0:	e7e1      	b.n	800be96 <_realloc_r+0x1e>
 800bed2:	4635      	mov	r5, r6
 800bed4:	e7df      	b.n	800be96 <_realloc_r+0x1e>

0800bed6 <_malloc_usable_size_r>:
 800bed6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beda:	1f18      	subs	r0, r3, #4
 800bedc:	2b00      	cmp	r3, #0
 800bede:	bfbc      	itt	lt
 800bee0:	580b      	ldrlt	r3, [r1, r0]
 800bee2:	18c0      	addlt	r0, r0, r3
 800bee4:	4770      	bx	lr
	...

0800bee8 <_init>:
 800bee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beea:	bf00      	nop
 800beec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beee:	bc08      	pop	{r3}
 800bef0:	469e      	mov	lr, r3
 800bef2:	4770      	bx	lr

0800bef4 <_fini>:
 800bef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bef6:	bf00      	nop
 800bef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800befa:	bc08      	pop	{r3}
 800befc:	469e      	mov	lr, r3
 800befe:	4770      	bx	lr
