;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, 502
	SUB 10, 0
	SUB 10, 0
	SUB 10, 0
	MOV -1, <-20
	SUB 10, 0
	SUB @1, @402
	CMP -207, <-126
	CMP -207, <-126
	SLT 20, @12
	SPL 0, <402
	SUB 110, 602
	SUB @1, @402
	SUB #0, -0
	CMP -710, 600
	CMP -710, 600
	SUB 0, @0
	SUB @121, 106
	ADD 30, 9
	SUB 0, 0
	JMN 11, 0
	JMP 0, #-300
	JMP 0, #-300
	CMP 211, 60
	SUB -710, 600
	SUB @0, @2
	SUB <-0, <-0
	CMP <-0, <-0
	SUB 1, 0
	SUB <-0, <-0
	SUB -110, -600
	SUB -110, -600
	SUB @1, @0
	SUB @129, 106
	SUB -110, -600
	SPL 0, <402
	CMP -207, <-126
	SUB 1, 0
	SLT 30, 9
	SLT 20, @12
	SLT 30, 9
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-126
	CMP -207, <-126
	MOV -7, <-20
	CMP @129, 106
