{
    "RTL": [ "design/spi/rtl/" ],
    "top_module": "spi_qchannel",
    "clock": "wb_clk_i",
    "reset": "wb_rst_i",
    "reset_input_values": {
        "qreqn": "1'b1",
        "wb_stb_i": "1'b0",
        "wb_cyc_i": "1'b0"
    },
    "clock_reset_info": "design/spi/config/clock_reset_info.tcl",

    "power_interface_outputs": [
        "qacceptn",
        "qdeny"
    ],
    "standby_condition": "!qreqn && !qacceptn",
    "check_condition": "qacceptn",

    "formal_constraints": "design/spi/config/aip.v",

    "src": "design/spi/config/source.json",
    "dst": "design/spi/config/solution.json"
}
