{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 20:43:03 2022 " "Info: Processing started: Thu Oct 20 20:43:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 240 -104 64 256 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 256 -104 64 272 "read" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\] 259.47 MHz 3.854 ns Internal " "Info: Clock \"clk\" has Internal fmax of 259.47 MHz between source memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\]\" (period= 3.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M512_X36_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\] 2 MEM M512_X36_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.045 ns - Smallest " "Info: - Smallest clock skew is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.144 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 4.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns clk 1 CLK PIN_U16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 240 -104 64 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.053 ns) 1.942 ns inst3 2 COMB LCCOMB_X2_Y7_N0 1 " "Info: 2: + IC(1.072 ns) + CELL(0.053 ns) = 1.942 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk inst3 } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.000 ns) 3.044 ns inst3~clkctrl 3 COMB CLKCTRL_G2 13 " "Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.044 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.413 ns) 4.144 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\] 4 MEM M512_X36_Y1 1 " "Info: 4: + IC(0.687 ns) + CELL(0.413 ns) = 4.144 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.283 ns ( 30.96 % ) " "Info: Total cell delay = 1.283 ns ( 30.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.861 ns ( 69.04 % ) " "Info: Total interconnect delay = 2.861 ns ( 69.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { clk inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.144 ns" { clk {} clk~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.072ns 1.102ns 0.687ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.189 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 4.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns clk 1 CLK PIN_U16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 240 -104 64 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.053 ns) 1.942 ns inst3 2 COMB LCCOMB_X2_Y7_N0 1 " "Info: 2: + IC(1.072 ns) + CELL(0.053 ns) = 1.942 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk inst3 } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.000 ns) 3.044 ns inst3~clkctrl 3 COMB CLKCTRL_G2 13 " "Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.044 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.458 ns) 4.189 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M512_X36_Y1 8 " "Info: 4: + IC(0.687 ns) + CELL(0.458 ns) = 4.189 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 31.70 % ) " "Info: Total cell delay = 1.328 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.861 ns ( 68.30 % ) " "Info: Total interconnect delay = 2.861 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { clk inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { clk {} clk~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.072ns 1.102ns 0.687ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { clk inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.144 ns" { clk {} clk~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.072ns 1.102ns 0.687ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { clk inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { clk {} clk~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.072ns 1.102ns 0.687ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.458ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { clk inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.144 ns" { clk {} clk~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.072ns 1.102ns 0.687ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { clk inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { clk {} clk~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.072ns 1.102ns 0.687ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.458ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "read memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\] 259.47 MHz 3.854 ns Internal " "Info: Clock \"read\" has Internal fmax of 259.47 MHz between source memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\]\" (period= 3.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M512_X36_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\] 2 MEM M512_X36_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.045 ns - Smallest " "Info: - Smallest clock skew is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 4.225 ns + Shortest memory " "Info: + Shortest clock path from clock \"read\" to destination memory is 4.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns read 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 256 -104 64 272 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.154 ns) 2.023 ns inst3 2 COMB LCCOMB_X2_Y7_N0 1 " "Info: 2: + IC(1.015 ns) + CELL(0.154 ns) = 2.023 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { read inst3 } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.000 ns) 3.125 ns inst3~clkctrl 3 COMB CLKCTRL_G2 13 " "Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.125 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.413 ns) 4.225 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\] 4 MEM M512_X36_Y1 1 " "Info: 4: + IC(0.687 ns) + CELL(0.413 ns) = 4.225 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.421 ns ( 33.63 % ) " "Info: Total cell delay = 1.421 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 66.37 % ) " "Info: Total interconnect delay = 2.804 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.225 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.225 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 4.270 ns - Longest memory " "Info: - Longest clock path from clock \"read\" to source memory is 4.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns read 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 256 -104 64 272 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.154 ns) 2.023 ns inst3 2 COMB LCCOMB_X2_Y7_N0 1 " "Info: 2: + IC(1.015 ns) + CELL(0.154 ns) = 2.023 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { read inst3 } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.000 ns) 3.125 ns inst3~clkctrl 3 COMB CLKCTRL_G2 13 " "Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.125 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.458 ns) 4.270 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M512_X36_Y1 8 " "Info: 4: + IC(0.687 ns) + CELL(0.458 ns) = 4.270 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 34.33 % ) " "Info: Total cell delay = 1.466 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 65.67 % ) " "Info: Total interconnect delay = 2.804 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.270 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.225 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.225 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.270 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.458ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.225 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.225 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.270 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.458ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg1 address\[1\] clk 1.278 ns memory " "Info: tsu for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"address\[1\]\", clock pin = \"clk\") is 1.278 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.445 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns address\[1\] 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'address\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 208 40 208 224 "address\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.515 ns) + CELL(0.131 ns) 5.445 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M512_X36_Y1 8 " "Info: 2: + IC(4.515 ns) + CELL(0.131 ns) = 5.445 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.646 ns" { address[1] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.930 ns ( 17.08 % ) " "Info: Total cell delay = 0.930 ns ( 17.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.515 ns ( 82.92 % ) " "Info: Total interconnect delay = 4.515 ns ( 82.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { address[1] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.445 ns" { address[1] {} address[1]~combout {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.515ns } { 0.000ns 0.799ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.189 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 4.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns clk 1 CLK PIN_U16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 240 -104 64 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.053 ns) 1.942 ns inst3 2 COMB LCCOMB_X2_Y7_N0 1 " "Info: 2: + IC(1.072 ns) + CELL(0.053 ns) = 1.942 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk inst3 } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.000 ns) 3.044 ns inst3~clkctrl 3 COMB CLKCTRL_G2 13 " "Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.044 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.458 ns) 4.189 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg1 4 MEM M512_X36_Y1 8 " "Info: 4: + IC(0.687 ns) + CELL(0.458 ns) = 4.189 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 31.70 % ) " "Info: Total cell delay = 1.328 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.861 ns ( 68.30 % ) " "Info: Total interconnect delay = 2.861 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { clk inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { clk {} clk~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 1.072ns 1.102ns 0.687ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { address[1] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.445 ns" { address[1] {} address[1]~combout {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.515ns } { 0.000ns 0.799ns 0.131ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { clk inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { clk {} clk~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 1.072ns 1.102ns 0.687ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "read data\[3\] lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[3\] 9.625 ns memory " "Info: tco from clock \"read\" to destination pin \"data\[3\]\" through memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[3\]\" is 9.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 4.225 ns + Longest memory " "Info: + Longest clock path from clock \"read\" to source memory is 4.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns read 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 256 -104 64 272 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.154 ns) 2.023 ns inst3 2 COMB LCCOMB_X2_Y7_N0 1 " "Info: 2: + IC(1.015 ns) + CELL(0.154 ns) = 2.023 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { read inst3 } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.000 ns) 3.125 ns inst3~clkctrl 3 COMB CLKCTRL_G2 13 " "Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.125 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.413 ns) 4.225 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[3\] 4 MEM M512_X36_Y1 1 " "Info: 4: + IC(0.687 ns) + CELL(0.413 ns) = 4.225 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.421 ns ( 33.63 % ) " "Info: Total cell delay = 1.421 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 66.37 % ) " "Info: Total interconnect delay = 2.804 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.225 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.225 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.260 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[3\] 1 MEM M512_X36_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y1; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.159 ns) + CELL(2.036 ns) 5.260 ns data\[3\] 2 PIN PIN_C10 0 " "Info: 2: + IC(3.159 ns) + CELL(2.036 ns) = 5.260 ns; Loc. = PIN_C10; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] data[3] } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 224 624 800 240 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.101 ns ( 39.94 % ) " "Info: Total cell delay = 2.101 ns ( 39.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.159 ns ( 60.06 % ) " "Info: Total interconnect delay = 3.159 ns ( 60.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] data[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.260 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] {} data[3] {} } { 0.000ns 3.159ns } { 0.065ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.225 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.225 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] data[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.260 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[3] {} data[3] {} } { 0.000ns 3.159ns } { 0.065ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0 address\[0\] read -0.140 ns memory " "Info: th for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"address\[0\]\", clock pin = \"read\") is -0.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 4.270 ns + Longest memory " "Info: + Longest clock path from clock \"read\" to destination memory is 4.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns read 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 256 -104 64 272 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.154 ns) 2.023 ns inst3 2 COMB LCCOMB_X2_Y7_N0 1 " "Info: 2: + IC(1.015 ns) + CELL(0.154 ns) = 2.023 ns; Loc. = LCCOMB_X2_Y7_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { read inst3 } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.000 ns) 3.125 ns inst3~clkctrl 3 COMB CLKCTRL_G2 13 " "Info: 3: + IC(1.102 ns) + CELL(0.000 ns) = 3.125 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 232 88 152 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.458 ns) 4.270 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M512_X36_Y1 8 " "Info: 4: + IC(0.687 ns) + CELL(0.458 ns) = 4.270 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 34.33 % ) " "Info: Total cell delay = 1.466 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 65.67 % ) " "Info: Total interconnect delay = 2.804 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.270 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.613 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns address\[0\] 1 PIN PIN_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; PIN Node = 'address\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "rom.bdf" "" { Schematic "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/rom.bdf" { { 208 40 208 224 "address\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.652 ns) + CELL(0.131 ns) 4.613 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M512_X36_Y1 8 " "Info: 2: + IC(3.652 ns) + CELL(0.131 ns) = 4.613 ns; Loc. = M512_X36_Y1; Fanout = 8; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_b551:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.783 ns" { address[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b551.tdf" "" { Text "//Mac/Home/Desktop/windows/—Ë‘Œ/lab3/db/altsyncram_b551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.961 ns ( 20.83 % ) " "Info: Total cell delay = 0.961 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.652 ns ( 79.17 % ) " "Info: Total interconnect delay = 3.652 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.613 ns" { address[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.613 ns" { address[0] {} address[0]~combout {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 3.652ns } { 0.000ns 0.830ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { read inst3 inst3~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.270 ns" { read {} read~combout {} inst3 {} inst3~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.015ns 1.102ns 0.687ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.613 ns" { address[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.613 ns" { address[0] {} address[0]~combout {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 3.652ns } { 0.000ns 0.830ns 0.131ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 20:43:04 2022 " "Info: Processing ended: Thu Oct 20 20:43:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
