$date
	Thu Nov 17 20:56:21 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main_tb $end
$var wire 1 ! output_Out_1 $end
$var reg 1 " input_A $end
$var reg 1 # input_B $end
$var reg 1 $ input_C $end
$scope module MAIN $end
$var wire 1 $ v006143 $end
$var wire 1 # va55d5a $end
$var wire 1 " vd9b5c7 $end
$var wire 1 ! vfe8161 $end
$var wire 1 % w0 $end
$var wire 1 & w10 $end
$var wire 1 ' w11 $end
$var wire 1 ( w2 $end
$var wire 1 ) w4 $end
$var wire 1 * w9 $end
$var wire 1 + w8 $end
$var wire 1 , w7 $end
$var wire 1 - w6 $end
$var wire 1 . w5 $end
$var wire 1 / w3 $end
$var wire 1 0 w13 $end
$var wire 1 1 w12 $end
$var wire 1 2 w1 $end
$scope module v3cc07d $end
$var wire 1 ) v3ca442 $end
$var wire 1 . vcbab45 $end
$var wire 1 3 w0 $end
$var wire 1 4 w1 $end
$var wire 1 5 w2 $end
$var wire 1 / v0e28cb $end
$scope module vf4938a $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 c $end
$upscope $end
$upscope $end
$scope module v62acdc $end
$var wire 1 ( v0e28cb $end
$var wire 1 2 vcbab45 $end
$var wire 1 6 w0 $end
$var wire 1 7 w1 $end
$scope module vd54ca1 $end
$var wire 1 6 a $end
$var wire 1 7 c $end
$upscope $end
$upscope $end
$scope module v8688cf $end
$var wire 1 - vcbab45 $end
$var wire 1 8 w0 $end
$var wire 1 9 w1 $end
$var wire 1 : w2 $end
$var wire 1 + v3ca442 $end
$var wire 1 , v0e28cb $end
$scope module vf4938a $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : c $end
$upscope $end
$upscope $end
$scope module v9ecb77 $end
$var wire 1 * v0e28cb $end
$var wire 1 , vcbab45 $end
$var wire 1 ; w0 $end
$var wire 1 < w1 $end
$scope module vd54ca1 $end
$var wire 1 ; a $end
$var wire 1 < c $end
$upscope $end
$upscope $end
$scope module vaf19bb $end
$var wire 1 & v3ca442 $end
$var wire 1 0 vcbab45 $end
$var wire 1 = w0 $end
$var wire 1 > w1 $end
$var wire 1 ? w2 $end
$var wire 1 1 v0e28cb $end
$scope module vf4938a $end
$var wire 1 = a $end
$var wire 1 > b $end
$var wire 1 ? c $end
$upscope $end
$upscope $end
$scope module vbcc84a $end
$var wire 1 % v0e28cb $end
$var wire 1 2 v3ca442 $end
$var wire 1 / vcbab45 $end
$var wire 1 @ w0 $end
$var wire 1 A w1 $end
$var wire 1 B w2 $end
$scope module vf4938a $end
$var wire 1 @ a $end
$var wire 1 A b $end
$var wire 1 B c $end
$upscope $end
$upscope $end
$scope module veb55c4 $end
$var wire 1 . v0e28cb $end
$var wire 1 - v3ca442 $end
$var wire 1 1 vcbab45 $end
$var wire 1 C w0 $end
$var wire 1 D w1 $end
$var wire 1 E w2 $end
$scope module vf4938a $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 E c $end
$upscope $end
$upscope $end
$scope module vfd1241 $end
$var wire 1 ' v0e28cb $end
$var wire 1 + vcbab45 $end
$var wire 1 F w0 $end
$var wire 1 G w1 $end
$scope module vd54ca1 $end
$var wire 1 F a $end
$var wire 1 G c $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1G
0F
1E
1D
0C
0B
1A
0@
1?
0>
1=
1<
0;
1:
19
18
17
06
05
04
03
12
11
10
0/
0.
1-
1,
1+
0*
0)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#500
0!
00
0?
0=
01
0E
0D
0-
0:
09
0+
0G
14
1)
1F
1'
1$
#700
1=
11
1E
1D
1-
1:
19
1+
1G
0A
02
07
1!
10
1?
04
0)
0F
0'
0$
16
1(
1>
1&
1#
#900
0=
01
0E
0D
0-
0:
09
0+
0G
14
1)
1F
1'
1$
#1100
13
1/
1B
19
1+
1G
1A
12
17
0!
00
0?
08
0,
0<
04
0)
0F
0'
0$
06
0(
0>
0&
0#
1@
1%
1;
1*
1"
#1300
1!
10
1?
1=
11
1E
1C
1.
15
09
0+
0G
14
1)
1F
1'
1$
#1500
0=
01
0E
03
0/
0B
0C
0.
05
19
1+
1G
0A
02
07
04
0)
0F
0'
0$
16
1(
1>
1&
1#
#1700
09
0+
0G
14
1)
1F
1'
1$
#2000
