## Part A - 8-Bit Array Multiplier
#### Elaborated Design Schematic
##### Full Multiplier
![[Pasted image 20240430160230.png]]
##### `sign_magnitude` Component
![[Pasted image 20240430160319.png]]
#### FPGA Resource Utilization
![[Pasted image 20240430160351.png]]
#### Board Test
![[20240430_161615.jpg]]
## Part B-  8-Bit Serial Multiplier

## Part C - Prioritization Activity
