#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000270d33bba00 .scope module, "sr_latch_test" "sr_latch_test" 2 1;
 .timescale 0 0;
v00000270d33b6a50_0 .net "Q", 0 0, L_00000270d32f3d00;  1 drivers
v00000270d333be40_0 .net "Q_bar", 0 0, L_00000270d32f3c90;  1 drivers
v00000270d333bd00_0 .var "R", 0 0;
v00000270d333c020_0 .var "S", 0 0;
S_00000270d33bbb90 .scope module, "dut" "sr_latch" 2 5, 3 1 0, S_00000270d33bba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Q_bar";
L_00000270d33b93d0 .functor OR 1, v00000270d333bd00_0, L_00000270d32f3980, C4<0>, C4<0>;
L_00000270d33b70b0 .functor NOT 1, L_00000270d33b93d0, C4<0>, C4<0>, C4<0>;
L_00000270d33bbf60 .functor OR 1, v00000270d333c020_0, L_00000270d33b70b0, C4<0>, C4<0>;
L_00000270d32f3980 .functor NOT 1, L_00000270d33bbf60, C4<0>, C4<0>, C4<0>;
L_00000270d32f3d00 .functor BUFZ 1, L_00000270d33b70b0, C4<0>, C4<0>, C4<0>;
L_00000270d32f3c90 .functor BUFZ 1, L_00000270d32f3980, C4<0>, C4<0>, C4<0>;
v00000270d32f43a0_0 .net "Q", 0 0, L_00000270d32f3d00;  alias, 1 drivers
v00000270d33bbd20_0 .net "Q_bar", 0 0, L_00000270d32f3c90;  alias, 1 drivers
v00000270d33b6f10_0 .net "Q_bar_int", 0 0, L_00000270d32f3980;  1 drivers
v00000270d33be410_0 .net "Q_int", 0 0, L_00000270d33b70b0;  1 drivers
v00000270d33b9330_0 .net "R", 0 0, v00000270d333bd00_0;  1 drivers
v00000270d33b6870_0 .net "S", 0 0, v00000270d333c020_0;  1 drivers
v00000270d33b6910_0 .net *"_ivl_0", 0 0, L_00000270d33b93d0;  1 drivers
v00000270d33b69b0_0 .net *"_ivl_4", 0 0, L_00000270d33bbf60;  1 drivers
    .scope S_00000270d33bba00;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d333c020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d333bd00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d333c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d333c020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d333bd00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d333bd00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d333c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d333bd00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d333c020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270d333bd00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d333c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270d333bd00_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000270d33bba00;
T_1 ;
    %vpi_call 2 27 "$dumpfile", "sr_latch.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000270d33bba00 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sr_latch_test.v";
    "sr_latch.v";
