Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Apr  2 21:35:48 2023
| Host         : LAPTOP-JNSJ8DCA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           14 |
| No           | No                    | Yes                    |             156 |           49 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------+-----------------------------------+------------------+----------------+--------------+
|        Clock Signal        |           Enable Signal          |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+----------------------------------+-----------------------------------+------------------+----------------+--------------+
|  seg7/seg7_clk             |                                  | cpu/sccpu/ID/REGFILE/r31/m0/reset |                2 |              3 |         1.50 |
|  cpu_clk_BUFG              | cpu/sccpu/IR/D_inst_reg[15]_3[0] | cpu/sccpu/ID/REGFILE/r31/m0/reset |                9 |             32 |         3.56 |
|  show_reg[31]_i_2_n_7_BUFG |                                  |                                   |               14 |             32 |         2.29 |
|  cpu_clk_BUFG              |                                  | cpu/sccpu/ID/REGFILE/r31/m0/reset |               10 |             33 |         3.30 |
|  clock_100MHZ_IBUF_BUFG    |                                  | cpu/sccpu/ID/REGFILE/r31/m0/reset |               37 |            120 |         3.24 |
+----------------------------+----------------------------------+-----------------------------------+------------------+----------------+--------------+


