<!DOCTYPE html>

<html lang="en">

<!-- Mirrored from shell-storm.org/x86doc/PHADDW_PHADDD.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
<head>
<meta charset="utf-8">
<title>PHADDW/PHADDD — Packed Horizontal Add </title>
<meta name="Description" content="PHADDW/PHADDD — Packed Horizontal Add " />
<meta content="PHADDW/PHADDD , x64 opcodes, nasm opcode table, assembly opcode table, intel opcode reference, x86 opcode, instruction reference, assembly opcodes, intel semantics" name="keywords">
<meta name="Viewport" content="width=device-width, initial-scale=1.0"/>
<meta name="Robots" content="index,follow"/>
<link href="style.css" type="text/css" rel="stylesheet">
<script async src="../../www.googletagmanager.com/gtag/jsb2d6?id=G-NLNHL50HG5"></script>
<script src="https://shell-storm.org/assets/js/gtag.js"></script>
</head>
<body><a href="index.html">Back to opcode table</a>
<h1>PHADDW/PHADDD — Packed Horizontal Add</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>0F 38 01 /r<sup>1</sup></p>
<p>PHADDW <em>mm1, mm2/m64</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Add 16-bit integers horizontally, pack to <em>mm1</em>.</td></tr>
<tr>
<td>
<p>66 0F 38 01 /r</p>
<p>PHADDW <em>xmm1, xmm2/m128</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Add 16-bit integers horizontally, pack to <em>xmm1</em>.</td></tr>
<tr>
<td>
<p>0F 38 02 /r</p>
<p>PHADDD <em>mm1, mm2/m64</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Add 32-bit integers horizontally, pack to <em>mm1</em>.</td></tr>
<tr>
<td>
<p>66 0F 38 02 /r</p>
<p>PHADDD <em>xmm1, xmm2/m128</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Add 32-bit integers horizontally, pack to <em>xmm1</em>.</td></tr>
<tr>
<td>
<p>VEX.NDS.128.66.0F38.WIG 01 /r</p>
<p>VPHADDW <em>xmm1, xmm2, xmm3/m128</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add 16-bit integers horizontally, pack to <em>xmm1</em>.</td></tr>
<tr>
<td>
<p>VEX.NDS.128.66.0F38.WIG 02 /r</p>
<p>VPHADDD <em>xmm1, xmm2, xmm3/m128</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add 32-bit integers horizontally, pack to <em>xmm1</em>.</td></tr>
<tr>
<td>
<p>VEX.NDS.256.66.0F38.WIG 01 /r</p>
<p>VPHADDW <em>ymm1, ymm2, ymm3/m256</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add 16-bit signed integers horizontally, pack to <em>ymm1</em>.</td></tr>
<tr>
<td>
<p>VEX.NDS.256.66.0F38.WIG 02 /r</p>
<p>VPHADDD <em>ymm1, ymm2, ymm3/m256</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add 32-bit signed integers horizontally, pack to <em>ymm1</em>.</td></tr></table>
<p>NOTES:</p>
<p>1. See note in Section 2.4, “AVX and SSE Instruction Exception Specification” in the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A</em> and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A</em>.</p>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>(V)PHADDW adds two adjacent 16-bit signed integers horizontally from the source and destination operands and packs the 16-bit signed results to the destination operand (first operand). (V)PHADDD adds two adjacent 32-bit signed integers horizontally from the source and destination operands and packs the 32-bit signed results to the destination operand (first operand). When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.</p>
<p>Note that these instructions can operate on either unsigned or signed (two’s complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected over-flow conditions, software must control the ranges of the values operated on.</p>
<p>Legacy SSE instructions: Both operands can be MMX registers. The second source operand can be an MMX register or a 64-bit memory location.</p>
<p>128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.</p>
<p>In 64-bit mode, use the REX prefix to access additional registers.</p>
<p>VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.</p>
<p>VEX.256 encoded version: Horizontal addition of two adjacent data elements of the low 16-bytes of the first and second source operands are packed into the low 16-bytes of the destination operand. Horizontal addition of two adjacent data elements of the high 16-bytes of the first and second source operands are packed into the high 16-bytes of the destination operand. The first source and destination operands are YMM registers. The second source operand can be an YMM register or a 256-bit memory location.</p>
<p>Note: VEX.L must be 0, otherwise the instruction will #UD.</p>
<h2>Operation</h2>
<pre>
</pre>
<strong>PHADDW (with 64-bit operands)</strong>
<pre>
mm1[15-0]  = mm1[31-16] + mm1[15-0];
mm1[31-16] = mm1[63-48] + mm1[47-32];
mm1[47-32] = mm2/m64[31-16] + mm2/m64[15-0];
mm1[63-48] = mm2/m64[63-48] + mm2/m64[47-32];
</pre>
<strong>PHADDW (with 128-bit operands)</strong>
<pre>
xmm1[15-0] = xmm1[31-16] + xmm1[15-0];
xmm1[31-16] = xmm1[63-48] + xmm1[47-32];
xmm1[47-32] = xmm1[95-80] + xmm1[79-64];
xmm1[63-48] = xmm1[127-112] + xmm1[111-96];
xmm1[79-64] = xmm2/m128[31-16] + xmm2/m128[15-0];
xmm1[95-80] = xmm2/m128[63-48] + xmm2/m128[47-32];
xmm1[111-96] = xmm2/m128[95-80] + xmm2/m128[79-64];
xmm1[127-112] = xmm2/m128[127-112] + xmm2/m128[111-96];
</pre>
<strong>VPHADDW (VEX.128 encoded version)</strong>
<pre>
DEST[15:0] (cid:197) SRC1[31:16] + SRC1[15:0]
DEST[31:16] (cid:197) SRC1[63:48] + SRC1[47:32]
DEST[47:32] (cid:197) SRC1[95:80] + SRC1[79:64]
DEST[63:48] (cid:197) SRC1[127:112] + SRC1[111:96]
DEST[79:64] (cid:197) SRC2[31:16] + SRC2[15:0]
DEST[95:80] (cid:197) SRC2[63:48] + SRC2[47:32]
DEST[111:96] (cid:197) SRC2[95:80] + SRC2[79:64]
DEST[127:112] (cid:197) SRC2[127:112] + SRC2[111:96]
DEST[VLMAX-1:128] (cid:197) 0
</pre>
<strong>VPHADDW (VEX.256 encoded version)</strong>
<pre>
DEST[15:0] (cid:197) SRC1[31:16] + SRC1[15:0]
DEST[31:16] (cid:197) SRC1[63:48] + SRC1[47:32]
DEST[47:32] (cid:197) SRC1[95:80] + SRC1[79:64]
DEST[63:48] (cid:197) SRC1[127:112] + SRC1[111:96]
DEST[79:64] (cid:197) SRC2[31:16] + SRC2[15:0]
DEST[95:80] (cid:197) SRC2[63:48] + SRC2[47:32]
DEST[111:96] (cid:197) SRC2[95:80] + SRC2[79:64]
DEST[127:112] (cid:197) SRC2[127:112] + SRC2[111:96]
DEST[143:128] (cid:197) SRC1[159:144] + SRC1[143:128]
DEST[159:144] (cid:197) SRC1[191:176] + SRC1[175:160]
DEST[175:160] (cid:197) SRC1[223:208] + SRC1[207:192]
DEST[191:176] (cid:197) SRC1[255:240] + SRC1[239:224]
DEST[207:192] (cid:197) SRC2[127:112] + SRC2[143:128]
DEST[223:208] (cid:197) SRC2[159:144] + SRC2[175:160]
DEST[239:224] (cid:197) SRC2[191:176] + SRC2[207:192]
DEST[255:240] (cid:197) SRC2[223:208] + SRC2[239:224]
</pre>
<strong>PHADDD (with 64-bit operands)</strong>
<pre>
mm1[31-0]  = mm1[63-32] + mm1[31-0];
mm1[63-32] = mm2/m64[63-32] + mm2/m64[31-0];
</pre>
<strong>PHADDD (with 128-bit operands)</strong>
<pre>
xmm1[31-0] = xmm1[63-32] + xmm1[31-0];
xmm1[63-32] = xmm1[127-96] + xmm1[95-64];
xmm1[95-64] = xmm2/m128[63-32] + xmm2/m128[31-0];
xmm1[127-96] = xmm2/m128[127-96] + xmm2/m128[95-64];
</pre>
<strong>VPHADDD (VEX.128 encoded version)</strong>
<pre>
DEST[31-0] (cid:197) SRC1[63-32] + SRC1[31-0]
DEST[63-32] (cid:197) SRC1[127-96] + SRC1[95-64]
DEST[95-64] (cid:197) SRC2[63-32] + SRC2[31-0]
DEST[127-96] (cid:197) SRC2[127-96] + SRC2[95-64]
DEST[VLMAX-1:128] (cid:197) 0
</pre>
<strong>VPHADDD (VEX.256 encoded version)</strong>
<pre>
DEST[31-0] (cid:197) SRC1[63-32] + SRC1[31-0]
DEST[63-32] (cid:197) SRC1[127-96] + SRC1[95-64]
DEST[95-64] (cid:197) SRC2[63-32] + SRC2[31-0]
DEST[127-96] (cid:197) SRC2[127-96] + SRC2[95-64]
DEST[159-128] (cid:197) SRC1[191-160] + SRC1[159-128]
DEST[191-160] (cid:197) SRC1[255-224] + SRC1[223-192]
DEST[223-192] (cid:197) SRC2[191-160] + SRC2[159-128]
DEST[255-224] (cid:197) SRC2[255-224] + SRC2[223-192]
</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<pre>
PHADDW:
__m64 _mm_hadd_pi16 (__m64 a, __m64 b)
PHADDD:
__m64 _mm_hadd_pi32 (__m64 a, __m64 b)
(V)PHADDW:
__m128i _mm_hadd_epi16 (__m128i a, __m128i b)
(V)PHADDD:
__m128i _mm_hadd_epi32 (__m128i a, __m128i b)
VPHADDW:
__m256i _mm256_hadd_epi16 (__m256i a, __m256i b)
VPHADDD:
__m256i _mm256_hadd_epi32 (__m256i a, __m256i b)
</pre>
<h2>SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2>Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>If VEX.L = 1.</td></tr></table>
</body>

<!-- Mirrored from shell-storm.org/x86doc/PHADDW_PHADDD.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
</html>
