# ðŸ”¢ 4-Bit ALU in Verilog

This project implements a 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL. It performs 8 basic arithmetic and logic operations, and demonstrates simulation using ModelSim.

---

## ðŸ› ï¸ Tools Used

- [Intel Quartus Prime Lite Edition](https://www.intel.com/content/www/us/en/software-kit/748688/intel-quartus-prime-lite-edition-design-software.html) â€“ for writing and compiling Verilog code
- [ModelSim â€“ Intel FPGA Edition](https://fpgasoftware.intel.com) â€“ for simulating and visualizing waveform outputs

---

## ðŸš€ Features

- 4-bit inputs: `A`, `B`
- 3-bit control input: `sel`
- Outputs:
  - 4-bit `result`
  - `carry_out` flag
  - `zero` flag

---

## âš™ï¸ Operations Supported

| Select (`sel`) | Operation     | Description      |
|----------------|---------------|------------------|
| 000            | ADD           | A + B            |
| 001            | SUB           | A - B            |
| 010            | AND           | A & B            |
| 011            | OR            | A \| B           |
| 100            | XOR           | A ^ B            |
| 101            | NOT A         | ~A               |
| 110            | INCREMENT     | A + 1            |
| 111            | DECREMENT     | A - 1            |

---

## ðŸ§ª Simulation

The ALU was tested using `alu_tb.v` in ModelSim. All operations were verified using:
- ðŸ“œ Console output logs
- ðŸ“ˆ Waveform visualizations

---

## ðŸ“‚ File Structure

4bit_ALU_Project/

â”œâ”€â”€ src/

â”‚ â”œâ”€â”€ alu.v # ALU module

â”‚ â””â”€â”€ alu_tb.v # Testbench module

â”œâ”€â”€ sim/

â”‚ â””â”€â”€ output.txt # Simulation log output

â”œâ”€â”€ doc/

â”‚ â”œâ”€â”€ README.md # This file

â”‚ â”œâ”€â”€ report.pdf # Full write-up 

â”‚ â””â”€â”€ block_diagram.png # ALU architecture diagram


---

## ðŸ“Œ How to Run

1. Open `alu.v` and `alu_tb.v` in **ModelSim**
2. Compile both files using `vlog alu.v alu_tb.v`
3. Launch simulation with: `vsim ALU_TB`
4. Use:
   - `run 500ns` to simulate
   - `add wave *` to view waveform
   - Check `output.txt` or console for results

---

ðŸ“„ [Download Full Report](report.pdf)

## ðŸ‘©â€ðŸ’» Author

Made with â¤ï¸ by [**Archita Roy**](https://github.com/archita-2005)  
> Learning HDL one bit at a time.
