Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Jun 23 16:58:33 2018
| Host         : jdbureau running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -rpx red_pitaya_top_timing_summary_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                31086        0.015        0.000                      0                31086        1.000        0.000                       0                 12603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
adc_clk                       {0.000 4.000}        8.000           125.000         
  clk_fb                      {0.000 4.000}        8.000           125.000         
  pll_adc_clk                 {0.000 4.000}        8.000           125.000         
  pll_clk_adc_2x              {0.000 2.000}        4.000           250.000         
  pll_dac_clk_1x              {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p              {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x              {0.000 2.000}        4.000           250.000         
clk_fpga_0                    {0.000 4.000}        8.000           125.000         
clk_fpga_1                    {0.000 2.000}        4.000           250.000         
clk_fpga_2                    {0.000 10.000}       20.000          50.000          
clk_fpga_3                    {0.000 2.500}        5.000           200.000         
nolabel_line961/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_10MHz_sync     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10MHz_sync     {0.000 4.000}        8.000           125.000         
rx_clk                        {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                                        5.845        0.000                       0                     3  
  pll_adc_clk                       0.178        0.000                      0                25299        0.015        0.000                      0                25299        2.750        0.000                       0                 10892  
  pll_clk_adc_2x                    0.276        0.000                      0                 3824        0.017        0.000                      0                 3824        1.020        0.000                       0                   798  
  pll_dac_clk_1x                    0.415        0.000                      0                   45        0.176        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                                1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                                1.845        0.000                       0                     3  
clk_fpga_3                          0.242        0.000                      0                 1730        0.098        0.000                      0                 1730        1.000        0.000                       0                   850  
nolabel_line961/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_10MHz_sync                                                                                                                                                      97.845        0.000                       0                     2  
  clkfbout_clk_10MHz_sync                                                                                                                                                       5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           1.059        0.000                      0                   28        3.537        0.000                      0                   28  
pll_clk_adc_2x  pll_adc_clk           1.161        0.000                      0                   64        0.119        0.000                      0                   64  
pll_adc_clk     pll_clk_adc_2x        0.593        0.000                      0                  136        0.168        0.000                      0                  136  
pll_adc_clk     pll_dac_clk_1x        5.114        0.000                      0                   28        0.172        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   pll/BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/data_input_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 1.999ns (26.139%)  route 5.648ns (73.861%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.732ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.657    -2.732    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/adc_clk
    SLICE_X11Y70         FDRE                                         r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/data_input_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.276 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/data_input_reg_reg[9]/Q
                         net (fo=162, routed)         5.639     3.364    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/data_input_reg[9]
    SLICE_X26Y24         LUT3 (Prop_lut3_I2_O)        0.124     3.488 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator[8]_i_6__0/O
                         net (fo=1, routed)           0.000     3.488    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[11]_2[3]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.889 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     3.898    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[8]_i_1__0_n_6
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.012    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[12]_i_1__0_n_6
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.126    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[16]_i_1__0_n_6
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.240    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[20]_i_1__0_n_6
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.354 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.354    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[24]_i_1__0_n_6
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.468 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.468    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[28]_i_1__0_n_6
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.582 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.582    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[32]_i_1__0_n_6
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.916 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[36]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.916    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/data_input_reg_reg[9]_6[1]
    SLICE_X26Y31         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.489     5.645    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/adc_clk
    SLICE_X26Y31         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[37]/C
                         clock pessimism             -0.544     5.101    
                         clock uncertainty           -0.069     5.032    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.062     5.094    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[37]
  -------------------------------------------------------------------
                         required time                          5.094    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/wr_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 0.456ns (6.059%)  route 7.070ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.286ns = ( 5.714 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.666ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.723    -2.666    i_ps/axi_slave_gp0/adc_clk
    SLICE_X1Y43          FDRE                                         r  i_ps/axi_slave_gp0/wr_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456    -2.210 r  i_ps/axi_slave_gp0/wr_wdata_reg[5]/Q
                         net (fo=41, routed)          7.070     4.860    dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/din[5]
    SLICE_X42Y66         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.559     5.714    dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/adc_clk
    SLICE_X42Y66         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/output_reg[5]/C
                         clock pessimism             -0.544     5.170    
                         clock uncertainty           -0.069     5.101    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)       -0.028     5.073    dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/output_reg[5]
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/wr_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/parallel_bus_register_manual_offset_dac1/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 0.456ns (6.180%)  route 6.923ns (93.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.370ns = ( 5.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.667ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.722    -2.667    i_ps/axi_slave_gp0/adc_clk
    SLICE_X1Y42          FDRE                                         r  i_ps/axi_slave_gp0/wr_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.211 r  i_ps/axi_slave_gp0/wr_wdata_reg[1]/Q
                         net (fo=47, routed)          6.923     4.712    dpll_wrapper_inst/parallel_bus_register_manual_offset_dac1/din[1]
    SLICE_X23Y81         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_manual_offset_dac1/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.475     5.630    dpll_wrapper_inst/parallel_bus_register_manual_offset_dac1/adc_clk
    SLICE_X23Y81         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_manual_offset_dac1/output_reg[1]/C
                         clock pessimism             -0.544     5.086    
                         clock uncertainty           -0.069     5.017    
    SLICE_X23Y81         FDRE (Setup_fdre_C_D)       -0.081     4.936    dpll_wrapper_inst/parallel_bus_register_manual_offset_dac1/output_reg[1]
  -------------------------------------------------------------------
                         required time                          4.936    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/output_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 1.178ns (16.146%)  route 6.118ns (83.854%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.681    -2.708    i_ps/axi_slave_gp0/adc_clk
    SLICE_X9Y44          FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -2.252 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=130, routed)         1.415    -0.837    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146    -0.691 f  i_ps/axi_slave_gp0/FIFO_inst_i_19/O
                         net (fo=14, routed)          1.289     0.598    i_ps/axi_slave_gp0/read_address_reg[10]
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.328     0.926 r  i_ps/axi_slave_gp0/output[31]_i_3/O
                         net (fo=8, routed)           1.123     2.050    i_ps/axi_slave_gp0/output[31]_i_3_n_6
    SLICE_X19Y65         LUT4 (Prop_lut4_I1_O)        0.124     2.174 f  i_ps/axi_slave_gp0/output[4]_i_3/O
                         net (fo=11, routed)          1.163     3.337    i_ps/axi_slave_gp0/update_flag_internal_reg
    SLICE_X25Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.461 r  i_ps/axi_slave_gp0/output[3]_i_1/O
                         net (fo=4, routed)           1.127     4.588    dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/rd_araddr_reg[8][0]
    SLICE_X27Y38         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/output_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.496     5.652    dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/adc_clk
    SLICE_X27Y38         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/output_reg[0]/C
                         clock pessimism             -0.530     5.122    
                         clock uncertainty           -0.069     5.053    
    SLICE_X27Y38         FDRE (Setup_fdre_C_CE)      -0.205     4.848    dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/output_reg[0]
  -------------------------------------------------------------------
                         required time                          4.848    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 1.178ns (16.146%)  route 6.118ns (83.854%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 5.652 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.681    -2.708    i_ps/axi_slave_gp0/adc_clk
    SLICE_X9Y44          FDRE                                         r  i_ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    -2.252 r  i_ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=130, routed)         1.415    -0.837    i_ps/axi_slave_gp0/wr_do_reg_1
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146    -0.691 f  i_ps/axi_slave_gp0/FIFO_inst_i_19/O
                         net (fo=14, routed)          1.289     0.598    i_ps/axi_slave_gp0/read_address_reg[10]
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.328     0.926 r  i_ps/axi_slave_gp0/output[31]_i_3/O
                         net (fo=8, routed)           1.123     2.050    i_ps/axi_slave_gp0/output[31]_i_3_n_6
    SLICE_X19Y65         LUT4 (Prop_lut4_I1_O)        0.124     2.174 f  i_ps/axi_slave_gp0/output[4]_i_3/O
                         net (fo=11, routed)          1.163     3.337    i_ps/axi_slave_gp0/update_flag_internal_reg
    SLICE_X25Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.461 r  i_ps/axi_slave_gp0/output[3]_i_1/O
                         net (fo=4, routed)           1.127     4.588    dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/rd_araddr_reg[8][0]
    SLICE_X27Y38         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.496     5.652    dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/adc_clk
    SLICE_X27Y38         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/output_reg[1]/C
                         clock pessimism             -0.530     5.122    
                         clock uncertainty           -0.069     5.053    
    SLICE_X27Y38         FDRE (Setup_fdre_C_CE)      -0.205     4.848    dpll_wrapper_inst/parallel_bus_register_ddc_filter_select/output_reg[1]
  -------------------------------------------------------------------
                         required time                          4.848    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/input_multiplier_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 1.008ns (17.567%)  route 4.730ns (82.433%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 5.720 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.649    -2.740    dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/adc_clk
    SLICE_X28Y71         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.518    -2.222 r  dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/output_reg[31]/Q
                         net (fo=2, routed)           0.916    -1.306    dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/Q[31]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124    -1.182 r  dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/input_multiplier_I_i_48/O
                         net (fo=1, routed)           0.492    -0.691    dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/input_multiplier_I_i_48_n_6
    SLICE_X28Y71         LUT5 (Prop_lut5_I4_O)        0.124    -0.567 r  dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/input_multiplier_I_i_38/O
                         net (fo=9, routed)           1.237     0.671    dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/input_multiplier_I_i_38_n_6
    SLICE_X25Y69         LUT6 (Prop_lut6_I0_O)        0.124     0.795 f  dpll_wrapper_inst/parallel_bus_register_64_bits_or_less_freq1/input_multiplier_I_i_33/O
                         net (fo=57, routed)          0.838     1.633    dpll_wrapper_inst/DDC1_inst/output_reg[19]
    SLICE_X18Y70         LUT2 (Prop_lut2_I1_O)        0.118     1.751 r  dpll_wrapper_inst/DDC1_inst/input_multiplier_Q_i_1/O
                         net (fo=3, routed)           1.248     2.998    dpll_wrapper_inst/DDC1_inst/input_multiplier_Q/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X1Y30          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/input_multiplier_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.564     5.720    dpll_wrapper_inst/DDC1_inst/input_multiplier_Q/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y30          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/input_multiplier_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
                         clock pessimism             -0.430     5.290    
                         clock uncertainty           -0.069     5.221    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -1.945     3.276    dpll_wrapper_inst/DDC1_inst/input_multiplier_Q/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg
  -------------------------------------------------------------------
                         required time                          3.276    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/data_input_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 1.888ns (25.052%)  route 5.648ns (74.948%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.355ns = ( 5.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.732ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.657    -2.732    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/adc_clk
    SLICE_X11Y70         FDRE                                         r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/data_input_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.276 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/data_input_reg_reg[9]/Q
                         net (fo=162, routed)         5.639     3.364    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/data_input_reg[9]
    SLICE_X26Y24         LUT3 (Prop_lut3_I2_O)        0.124     3.488 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator[8]_i_6__0/O
                         net (fo=1, routed)           0.000     3.488    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[11]_2[3]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.889 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     3.898    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[8]_i_1__0_n_6
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.012    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[12]_i_1__0_n_6
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.126    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[16]_i_1__0_n_6
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.240    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[20]_i_1__0_n_6
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.354 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.354    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[24]_i_1__0_n_6
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.468 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.468    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[28]_i_1__0_n_6
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.582 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.582    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[32]_i_1__0_n_6
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.805 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[36]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.805    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/data_input_reg_reg[9]_6[0]
    SLICE_X26Y31         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.489     5.645    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/adc_clk
    SLICE_X26Y31         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[36]/C
                         clock pessimism             -0.544     5.101    
                         clock uncertainty           -0.069     5.032    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.062     5.094    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[36]
  -------------------------------------------------------------------
                         required time                          5.094    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/data_input_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 1.885ns (25.022%)  route 5.648ns (74.978%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.356ns = ( 5.644 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.732ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.657    -2.732    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/adc_clk
    SLICE_X11Y70         FDRE                                         r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/data_input_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.456    -2.276 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/data_input_reg_reg[9]/Q
                         net (fo=162, routed)         5.639     3.364    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/data_input_reg[9]
    SLICE_X26Y24         LUT3 (Prop_lut3_I2_O)        0.124     3.488 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator[8]_i_6__0/O
                         net (fo=1, routed)           0.000     3.488    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[11]_2[3]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.889 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     3.898    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[8]_i_1__0_n_6
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.012    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[12]_i_1__0_n_6
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.126    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[16]_i_1__0_n_6
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.240    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[20]_i_1__0_n_6
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.354 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.354    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[24]_i_1__0_n_6
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.468 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.468    dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[28]_i_1__0_n_6
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.802 r  dpll_wrapper_inst/dither_lockin_wrapper1/dither_lockin_inst/phase_accumulator_reg[32]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.802    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/data_input_reg_reg[9]_5[1]
    SLICE_X26Y30         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.488     5.644    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/adc_clk
    SLICE_X26Y30         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[33]/C
                         clock pessimism             -0.544     5.100    
                         clock uncertainty           -0.069     5.031    
    SLICE_X26Y30         FDRE (Setup_fdre_C_D)        0.062     5.093    dpll_wrapper_inst/dual_type_frequency_counter_inst1/triangular_frequency_counter_inst1/phase_accumulator_reg[33]
  -------------------------------------------------------------------
                         required time                          5.093    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/wr_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/system_identification_vna_inst/number_of_cycles_integration_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 0.456ns (6.123%)  route 6.991ns (93.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.287ns = ( 5.713 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.666ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.723    -2.666    i_ps/axi_slave_gp0/adc_clk
    SLICE_X1Y43          FDRE                                         r  i_ps/axi_slave_gp0/wr_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456    -2.210 r  i_ps/axi_slave_gp0/wr_wdata_reg[5]/Q
                         net (fo=41, routed)          6.991     4.781    dpll_wrapper_inst/system_identification_vna_inst/din[5]
    SLICE_X42Y82         FDRE                                         r  dpll_wrapper_inst/system_identification_vna_inst/number_of_cycles_integration_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.558     5.713    dpll_wrapper_inst/system_identification_vna_inst/adc_clk
    SLICE_X42Y82         FDRE                                         r  dpll_wrapper_inst/system_identification_vna_inst/number_of_cycles_integration_reg[5]/C
                         clock pessimism             -0.544     5.169    
                         clock uncertainty           -0.069     5.100    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.016     5.084    dpll_wrapper_inst/system_identification_vna_inst/number_of_cycles_integration_reg[5]
  -------------------------------------------------------------------
                         required time                          5.084    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 i_ps/axi_slave_gp0/wr_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 0.456ns (6.171%)  route 6.933ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.287ns = ( 5.713 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.667ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.722    -2.667    i_ps/axi_slave_gp0/adc_clk
    SLICE_X1Y42          FDRE                                         r  i_ps/axi_slave_gp0/wr_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.211 r  i_ps/axi_slave_gp0/wr_wdata_reg[0]/Q
                         net (fo=56, routed)          6.933     4.722    dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/din[0]
    SLICE_X40Y67         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.558     5.713    dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/adc_clk
    SLICE_X40Y67         FDRE                                         r  dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/output_reg[0]/C
                         clock pessimism             -0.544     5.169    
                         clock uncertainty           -0.069     5.100    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)       -0.067     5.033    dpll_wrapper_inst/parallel_bus_register_pll0_locktrigger_delay/output_reg[0]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[46]/C
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.493%)  route 0.199ns (58.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.555    -0.315    dpll_wrapper_inst/dual_type_frequency_counter_inst1/adc_clk
    SLICE_X25Y33         FDSE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDSE (Prop_fdse_C_Q)         0.141    -0.174 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[46]/Q
                         net (fo=1, routed)           0.199     0.024    dpll_wrapper_inst/registers_read_inst/output_register_reg[63]_0[46]
    SLICE_X20Y35         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.825    -0.234    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X20Y35         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[46]/C
                         clock pessimism              0.184    -0.050    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.059     0.009    dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/PLL0_loop_filters/ii_mult_output_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.208%)  route 0.219ns (60.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.558    -0.312    dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/CLK
    SLICE_X25Y55         FDRE                                         r  dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][23]/Q
                         net (fo=1, routed)           0.219     0.047    dpll_wrapper_inst/PLL0_loop_filters/ii_mult_output[57]
    SLICE_X19Y55         FDRE                                         r  dpll_wrapper_inst/PLL0_loop_filters/ii_mult_output_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.830    -0.229    dpll_wrapper_inst/PLL0_loop_filters/adc_clk
    SLICE_X19Y55         FDRE                                         r  dpll_wrapper_inst/PLL0_loop_filters/ii_mult_output_reg_reg[57]/C
                         clock pessimism              0.184    -0.045    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.071     0.026    dpll_wrapper_inst/PLL0_loop_filters/ii_mult_output_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[51]/C
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.208%)  route 0.219ns (60.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.556    -0.314    dpll_wrapper_inst/dual_type_frequency_counter_inst1/adc_clk
    SLICE_X25Y34         FDSE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDSE (Prop_fdse_C_Q)         0.141    -0.173 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[51]/Q
                         net (fo=1, routed)           0.219     0.045    dpll_wrapper_inst/registers_read_inst/output_register_reg[63]_0[51]
    SLICE_X19Y34         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.825    -0.234    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X19Y34         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[51]/C
                         clock pessimism              0.184    -0.050    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.071     0.021    dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_cos_inst/accum_reg2_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/real_accumulator_register_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.639%)  route 0.215ns (60.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.561    -0.309    dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_cos_inst/adc_clk
    SLICE_X19Y94         FDRE                                         r  dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_cos_inst/accum_reg2_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_cos_inst/accum_reg2_reg[40]/Q
                         net (fo=1, routed)           0.215     0.046    dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/accum_reg2[40]
    SLICE_X22Y95         FDRE                                         r  dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/real_accumulator_register_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.827    -0.232    dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/adc_clk
    SLICE_X22Y95         FDRE                                         r  dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/real_accumulator_register_reg[40]/C
                         clock pessimism              0.184    -0.048    
    SLICE_X22Y95         FDRE (Hold_fdre_C_D)         0.070     0.022    dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/real_accumulator_register_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.166%)  route 0.162ns (55.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.561    -0.309    dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/CLK
    SLICE_X22Y47         FDRE                                         r  dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.181 r  dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.162    -0.020    dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg_n_0_[0][2]
    SLICE_X20Y47         FDRE                                         r  dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.831    -0.228    dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/CLK
    SLICE_X20Y47         FDRE                                         r  dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][2]/C
                         clock pessimism              0.184    -0.044    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)        -0.001    -0.045    dpll_wrapper_inst/PLL0_loop_filters/pll_32x32_mult_ii_inst/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dN.std_srl.shift_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[60]/C
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.556    -0.314    dpll_wrapper_inst/dual_type_frequency_counter_inst1/adc_clk
    SLICE_X25Y35         FDSE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.173 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[60]/Q
                         net (fo=1, routed)           0.226     0.052    dpll_wrapper_inst/registers_read_inst/output_register_reg[63]_0[60]
    SLICE_X19Y35         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.826    -0.233    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X19Y35         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[60]/C
                         clock pessimism              0.184    -0.049    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.075     0.026    dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.542%)  route 0.207ns (59.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.550    -0.320    dpll_wrapper_inst/dual_type_frequency_counter_inst1/adc_clk
    SLICE_X25Y27         FDRE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.179 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[16]/Q
                         net (fo=1, routed)           0.207     0.027    dpll_wrapper_inst/registers_read_inst/output_register_reg[63]_0[16]
    SLICE_X21Y30         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.820    -0.239    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X21Y30         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[16]/C
                         clock pessimism              0.184    -0.055    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.055     0.000    dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.357%)  route 0.227ns (61.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.556    -0.314    dpll_wrapper_inst/dual_type_frequency_counter_inst1/adc_clk
    SLICE_X25Y34         FDSE                                         r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDSE (Prop_fdse_C_Q)         0.141    -0.173 r  dpll_wrapper_inst/dual_type_frequency_counter_inst1/output_register_reg[47]/Q
                         net (fo=1, routed)           0.227     0.053    dpll_wrapper_inst/registers_read_inst/output_register_reg[63]_0[47]
    SLICE_X19Y34         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.825    -0.234    dpll_wrapper_inst/registers_read_inst/adc_clk
    SLICE_X19Y34         FDRE                                         r  dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[47]/C
                         clock pessimism              0.184    -0.050    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.075     0.025    dpll_wrapper_inst/registers_read_inst/counter1_out_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.374ns (86.857%)  route 0.057ns (13.143%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.564    -0.306    dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/adc_clk
    SLICE_X16Y49         FDRE                                         r  dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.142 r  dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[19]/Q
                         net (fo=2, routed)           0.056    -0.086    dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator[19]
    SLICE_X16Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.031 r  dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.031    dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[19]_i_1_n_6
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.071 r  dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.071    dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[23]_i_1_n_6
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.124 r  dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.124    dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[27]_i_1_n_13
    SLICE_X16Y51         FDRE                                         r  dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.831    -0.228    dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/adc_clk
    SLICE_X16Y51         FDRE                                         r  dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[24]/C
                         clock pessimism              0.189    -0.039    
    SLICE_X16Y51         FDRE (Hold_fdre_C_D)         0.134     0.095    dpll_wrapper_inst/PLL0_loop_filters/integrator_with_saturation_inst2/accumulator_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/accum_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/accum_reg2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.841%)  route 0.222ns (61.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.562    -0.308    dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/adc_clk
    SLICE_X19Y98         FDRE                                         r  dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/accum_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/accum_reg_reg[22]/Q
                         net (fo=1, routed)           0.222     0.055    dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/accum_reg_reg_n_6_[22]
    SLICE_X25Y97         FDRE                                         r  dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/accum_reg2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.828    -0.231    dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/adc_clk
    SLICE_X25Y97         FDRE                                         r  dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/accum_reg2_reg[22]/C
                         clock pessimism              0.184    -0.047    
    SLICE_X25Y97         FDRE (Hold_fdre_C_D)         0.072     0.025    dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/system_identification_macc_sin_inst/accum_reg2_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y33     dpll_wrapper_inst/PLL1_loop_filters/IIR_LPF_inst/data_out_wide_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y4      dpll_wrapper_inst/PLL0_loop_filters/IIR_LPF_inst/data_out_wide_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y36     dpll_wrapper_inst/system_identification_vna_inst/system_identification_vna_inst/output_mult_inst/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y12    addr_packed_inst/FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y12    addr_packed_inst/FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y2     i_scope/i_wr0/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y2     i_scope/i_wr0/fifo_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3     i_scope/i_wr1/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3     i_scope/i_wr1/fifo_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7     dpll_wrapper_inst/DDC1_inst/LO_DDS_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y4      i_ps/axi_master[0]/axi_wfifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y6     i_ps/axi_master[0]/axi_wfifo_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X10Y6     i_ps/axi_master[0]/axi_wfifo_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      i_ps/axi_master[0]/axi_awfifo_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_adc_2x
  To Clock:  pll_clk_adc_2x

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.478ns (15.145%)  route 2.678ns (84.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 1.745 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.715ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.674    -2.715    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X8Y15          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.478    -2.237 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.678     0.441    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X0Y13          DSP48E1                                      r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.590     1.745    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/aclk
    DSP48_X0Y13          DSP48E1                                      r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.316    
                         clock uncertainty           -0.063     1.253    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.536     0.717    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[3].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.478ns (15.183%)  route 2.670ns (84.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.268ns = ( 1.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.664    -2.725    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X30Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478    -2.247 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.670     0.423    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[3].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X1Y24          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[3].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.576     1.732    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[3].i_madd/i_addsub_mult_accum/aclk
    DSP48_X1Y24          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[3].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.302    
                         clock uncertainty           -0.063     1.239    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.536     0.703    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[3].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.478ns (15.291%)  route 2.648ns (84.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.270ns = ( 1.730 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.664    -2.725    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X30Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478    -2.247 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.648     0.401    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X1Y25          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.574     1.730    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/aclk
    DSP48_X1Y25          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.300    
                         clock uncertainty           -0.063     1.237    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.536     0.701    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.478ns (15.291%)  route 2.648ns (84.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.270ns = ( 1.730 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.664    -2.725    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X30Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478    -2.247 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.648     0.401    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X1Y25          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.574     1.730    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/aclk
    DSP48_X1Y25          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.300    
                         clock uncertainty           -0.063     1.237    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.536     0.701    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.478ns (15.291%)  route 2.648ns (84.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.270ns = ( 1.730 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.664    -2.725    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X30Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478    -2.247 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.648     0.401    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X1Y25          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.574     1.730    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/aclk
    DSP48_X1Y25          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.300    
                         clock uncertainty           -0.063     1.237    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.536     0.701    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.478ns (15.291%)  route 2.648ns (84.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.270ns = ( 1.730 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.664    -2.725    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X30Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478    -2.247 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.648     0.401    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X1Y25          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.574     1.730    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/aclk
    DSP48_X1Y25          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.300    
                         clock uncertainty           -0.063     1.237    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.536     0.701    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.478ns (15.334%)  route 2.639ns (84.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 1.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.664    -2.725    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X30Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478    -2.247 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.639     0.392    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X1Y26          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.572     1.728    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/aclk
    DSP48_X1Y26          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.298    
                         clock uncertainty           -0.063     1.235    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.536     0.699    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.478ns (15.334%)  route 2.639ns (84.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 1.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.664    -2.725    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X30Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478    -2.247 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.639     0.392    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X1Y26          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.572     1.728    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/aclk
    DSP48_X1Y26          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.298    
                         clock uncertainty           -0.063     1.235    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.536     0.699    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.478ns (15.334%)  route 2.639ns (84.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 1.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.664    -2.725    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X30Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478    -2.247 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.639     0.392    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X1Y26          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.572     1.728    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/aclk
    DSP48_X1Y26          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.298    
                         clock uncertainty           -0.063     1.235    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.536     0.699    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.478ns (15.334%)  route 2.639ns (84.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.272ns = ( 1.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.725ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -4.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.664    -2.725    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/CLK
    SLICE_X30Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478    -2.247 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.d_out_reg[15]/Q
                         net (fo=120, routed)         2.639     0.392    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/DATA_OUT[15]
    DSP48_X1Y26          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.572     1.728    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/aclk
    DSP48_X1Y26          DSP48E1                                      r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism             -0.430     1.298    
                         clock uncertainty           -0.063     1.235    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.536     0.699    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.545%)  route 0.207ns (59.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558    -0.312    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y10         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[6]/Q
                         net (fo=1, routed)           0.207     0.035    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N[6]
    SLICE_X22Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.827    -0.232    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X22Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[6]/C
                         clock pessimism              0.184    -0.048    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.066     0.018    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.929%)  route 0.212ns (60.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558    -0.312    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[2]/Q
                         net (fo=1, routed)           0.212     0.041    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N[2]
    SLICE_X23Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.827    -0.232    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/C
                         clock pessimism              0.184    -0.048    
    SLICE_X23Y8          FDRE (Hold_fdre_C_D)         0.070     0.022    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.733%)  route 0.214ns (60.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558    -0.312    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]/Q
                         net (fo=1, routed)           0.214     0.043    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N[1]
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.827    -0.232    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/C
                         clock pessimism              0.184    -0.048    
    SLICE_X23Y9          FDRE (Hold_fdre_C_D)         0.070     0.022    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.274%)  route 0.218ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558    -0.312    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[13]/Q
                         net (fo=1, routed)           0.218     0.047    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N[13]
    SLICE_X24Y10         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.826    -0.233    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y10         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/C
                         clock pessimism              0.184    -0.049    
    SLICE_X24Y10         FDRE (Hold_fdre_C_D)         0.063     0.014    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558    -0.312    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[10]/Q
                         net (fo=1, routed)           0.215     0.044    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N[10]
    SLICE_X24Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.827    -0.232    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/C
                         clock pessimism              0.184    -0.048    
    SLICE_X24Y9          FDRE (Hold_fdre_C_D)         0.059     0.011    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.451%)  route 0.208ns (59.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.564    -0.306    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X26Y49         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.165 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[0]/Q
                         net (fo=1, routed)           0.208     0.042    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/s_axis_data_tdata[0]
    SLICE_X26Y50         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.831    -0.228    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/aclk
    SLICE_X26Y50         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.189    -0.039    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.047     0.008    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.733%)  route 0.203ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.561    -0.309    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y2          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.145 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[3]/Q
                         net (fo=1, routed)           0.203     0.057    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/s_axis_data_tdata[3]
    SLICE_X18Y2          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.832    -0.227    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/aclk
    SLICE_X18Y2          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[3]/C
                         clock pessimism              0.184    -0.043    
    SLICE_X18Y2          FDRE (Hold_fdre_C_D)         0.066     0.023    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_data_in/gen_reg.d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.582%)  route 0.195ns (60.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558    -0.312    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X21Y11         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.184 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[7]/Q
                         net (fo=1, routed)           0.195     0.011    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N[7]
    SLICE_X23Y6          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828    -0.231    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y6          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[7]/C
                         clock pessimism              0.184    -0.047    
    SLICE_X23Y6          FDRE (Hold_fdre_C_D)         0.017    -0.030    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.402%)  route 0.214ns (56.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558    -0.312    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X20Y10         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.148 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[15]/Q
                         net (fo=1, routed)           0.214     0.066    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N[15]
    SLICE_X23Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.827    -0.232    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[15]/C
                         clock pessimism              0.184    -0.048    
    SLICE_X23Y8          FDRE (Hold_fdre_C_D)         0.066     0.018    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.918%)  route 0.227ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.561    -0.309    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.145 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/Q
                         net (fo=1, routed)           0.227     0.082    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N[14]
    SLICE_X25Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828    -0.231    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X25Y52         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[14]/C
                         clock pessimism              0.189    -0.042    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.070     0.028    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_adc_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            2.545         4.000       1.455      DSP48_X1Y27     dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.545         4.000       1.455      DSP48_X1Y7      dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.545         4.000       1.455      DSP48_X1Y15     dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.545         4.000       1.455      DSP48_X0Y13     dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[0].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y6   bufg_ser_clk/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X0Y9      dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[4].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X1Y14     dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[1].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X1Y9      dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[6].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X1Y22     dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[5].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         4.000       1.846      DSP48_X1Y5      dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_madd[2].i_madd/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT4
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X24Y50    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X24Y50    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y53    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y53    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y54    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y54    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X24Y51    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y30    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y30    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X32Y30    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y32    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y32    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X24Y50    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][14]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X24Y50    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_cntrl_opcode/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X24Y51    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y51    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y52    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y52    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y52    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][12]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.000       1.020      SLICE_X30Y52    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/fir_compiler_minimumphase_N_times_clk_inst/U0/i_synth/g_transpose_single_rate.i_transpose_single_rate/g_paths[0].g_data_array.g_data_mem.i_data_mem/gen_srl16.gen_mem.mem_reg[15][13]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.456ns (18.252%)  route 2.042ns (81.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.042    -0.136    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism             -0.544     1.146    
                         clock uncertainty           -0.069     1.077    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     0.279    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.456ns (18.329%)  route 2.032ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.032    -0.146    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism             -0.544     1.146    
                         clock uncertainty           -0.069     1.077    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     0.279    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.456ns (18.453%)  route 2.015ns (81.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.015    -0.163    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         f  oddr_dac_dat[9]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     0.284    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.456ns (18.498%)  route 2.009ns (81.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.009    -0.169    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     1.695    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         f  oddr_dac_dat[7]/C
                         clock pessimism             -0.544     1.150    
                         clock uncertainty           -0.069     1.081    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     0.283    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.456ns (18.575%)  route 1.999ns (81.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.999    -0.179    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     1.695    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         f  oddr_dac_dat[6]/C
                         clock pessimism             -0.544     1.150    
                         clock uncertainty           -0.069     1.081    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     0.283    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.456ns (18.610%)  route 1.994ns (81.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 1.694 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.994    -0.184    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     1.694    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism             -0.544     1.149    
                         clock uncertainty           -0.069     1.080    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     0.282    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.456ns (18.624%)  route 1.993ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 1.694 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.993    -0.185    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     1.694    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism             -0.544     1.149    
                         clock uncertainty           -0.069     1.080    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     0.282    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.456ns (18.767%)  route 1.974ns (81.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.974    -0.204    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     0.284    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.456ns (18.781%)  route 1.972ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.972    -0.206    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         f  oddr_dac_dat[8]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     0.284    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755    -2.634    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456    -2.178 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.976    -0.202    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.156 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         f  oddr_dac_sel/C
                         clock pessimism             -0.544     1.155    
                         clock uncertainty           -0.069     1.086    
    OLOGIC_X0Y57         ODDR (Setup_oddr_C_R)       -0.798     0.288    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.141ns (15.450%)  route 0.772ns (84.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.772     0.635    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853    -0.206    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism              0.189    -0.017    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     0.459    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.705%)  route 0.818ns (85.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.818     0.682    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847    -0.212    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism              0.189    -0.023    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     0.453    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.596%)  route 0.825ns (85.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.825     0.689    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853    -0.206    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism              0.189    -0.017    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     0.459    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.141ns (14.112%)  route 0.858ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.858     0.722    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     0.457    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (13.995%)  route 0.866ns (86.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.866     0.730    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847    -0.212    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism              0.189    -0.023    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     0.453    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.586%)  route 0.897ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.897     0.760    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     0.457    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.141ns (13.371%)  route 0.914ns (86.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.914     0.777    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849    -0.210    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/C
                         clock pessimism              0.189    -0.021    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     0.455    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.141ns (13.348%)  route 0.915ns (86.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.915     0.779    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849    -0.210    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/C
                         clock pessimism              0.189    -0.021    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     0.455    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.273%)  route 0.921ns (86.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.921     0.785    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847    -0.212    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
                         clock pessimism              0.189    -0.023    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     0.453    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.141ns (12.917%)  route 0.951ns (87.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593    -0.277    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.136 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.951     0.814    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853    -0.206    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism              0.189    -0.017    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     0.459    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y86    dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y73    dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y73    dac_dat_a_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y85    dac_dat_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y67    dac_dat_a_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y67    dac_dat_a_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y67    dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y73    dac_dat_a_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y85    dac_dat_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y73    dac_dat_b_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y86    dac_dat_a_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    dac_dat_a_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    dac_dat_a_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y85    dac_dat_a_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y80    dac_dat_a_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y80    dac_dat_a_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y80    dac_dat_a_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y78    dac_dat_a_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 2.675ns (57.297%)  route 1.994ns (42.703%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.714     3.022    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y61          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.441     3.981    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.105 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.430     4.535    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.124     4.659 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=26, routed)          0.649     5.308    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.124     5.432 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     5.432    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16_n_6
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.830 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.830    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_6
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.052 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.474     6.526    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[4]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.299     6.825 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     6.825    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_6
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.357 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.691 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.691    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_12
    SLICE_X1Y63          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.532     7.724    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y63          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230     7.954    
                         clock uncertainty           -0.083     7.871    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.062     7.933    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 2.654ns (57.104%)  route 1.994ns (42.896%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.714     3.022    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y61          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.441     3.981    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.124     4.105 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.430     4.535    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.124     4.659 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_2/O
                         net (fo=26, routed)          0.649     5.308    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.124     5.432 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     5.432    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16_n_6
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.830 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.830    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_6
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.052 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.474     6.526    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[4]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.299     6.825 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     6.825    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_6
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.357 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.670 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.670    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_10
    SLICE_X1Y63          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.532     7.724    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y63          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.954    
                         clock uncertainty           -0.083     7.871    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.062     7.933    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.266ns (30.302%)  route 2.912ns (69.698%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.666     2.974    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y62          FDSE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDSE (Prop_fdse_C_Q)         0.518     3.492 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          0.983     4.475    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_6
    SLICE_X6Y63          SRL16E (Prop_srl16e_A0_Q)    0.152     4.627 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.612     5.239    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_6
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.348     5.587 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.639     6.226    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_6
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.350 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.185     6.535    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X7Y63          LUT2 (Prop_lut2_I1_O)        0.124     6.659 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.493     7.152    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X7Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.492     7.684    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.268     7.952    
                         clock uncertainty           -0.083     7.869    
    SLICE_X7Y62          FDRE (Setup_fdre_C_R)       -0.429     7.440    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.440    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.266ns (30.302%)  route 2.912ns (69.698%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.666     2.974    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y62          FDSE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDSE (Prop_fdse_C_Q)         0.518     3.492 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          0.983     4.475    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_6
    SLICE_X6Y63          SRL16E (Prop_srl16e_A0_Q)    0.152     4.627 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.612     5.239    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_6
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.348     5.587 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.639     6.226    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_6
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.350 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.185     6.535    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X7Y63          LUT2 (Prop_lut2_I1_O)        0.124     6.659 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.493     7.152    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X7Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.492     7.684    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y62          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.268     7.952    
                         clock uncertainty           -0.083     7.869    
    SLICE_X7Y62          FDRE (Setup_fdre_C_R)       -0.429     7.440    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.440    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.656ns (58.065%)  route 1.918ns (41.935%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.714     3.022    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y61          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.621     4.161    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.285 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_arready_INST_0/O
                         net (fo=15, routed)          0.714     4.999    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124     5.123 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.123    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17_n_6
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.656 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.656    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_6
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.971 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.583     6.554    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6_n_10
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.307     6.861 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     6.861    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_6
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.262 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.262    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_6
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.596 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.596    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_12
    SLICE_X7Y56          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.496     7.688    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y56          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.062     7.897    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 2.635ns (57.872%)  route 1.918ns (42.128%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.714     3.022    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y61          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.621     4.161    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X6Y60          LUT2 (Prop_lut2_I0_O)        0.124     4.285 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_arready_INST_0/O
                         net (fo=15, routed)          0.714     4.999    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124     5.123 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.123    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17_n_6
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.656 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.656    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_6
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.971 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[3]
                         net (fo=1, routed)           0.583     6.554    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6_n_10
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.307     6.861 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0/O
                         net (fo=1, routed)           0.000     6.861    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2__0_n_6
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.262 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.262    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_6
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.575 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.575    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_10
    SLICE_X7Y56          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.496     7.688    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y56          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.062     7.897    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.266ns (31.361%)  route 2.771ns (68.639%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.666     2.974    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y62          FDSE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDSE (Prop_fdse_C_Q)         0.518     3.492 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          0.983     4.475    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_6
    SLICE_X6Y63          SRL16E (Prop_srl16e_A0_Q)    0.152     4.627 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.612     5.239    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_6
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.348     5.587 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.639     6.226    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_6
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.350 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.185     6.535    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X7Y63          LUT2 (Prop_lut2_I1_O)        0.124     6.659 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.352     7.011    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X6Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.491     7.683    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.265     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     7.341    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.266ns (31.361%)  route 2.771ns (68.639%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.666     2.974    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y62          FDSE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDSE (Prop_fdse_C_Q)         0.518     3.492 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          0.983     4.475    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_6
    SLICE_X6Y63          SRL16E (Prop_srl16e_A0_Q)    0.152     4.627 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.612     5.239    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_6
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.348     5.587 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.639     6.226    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_6
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.350 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.185     6.535    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X7Y63          LUT2 (Prop_lut2_I1_O)        0.124     6.659 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.352     7.011    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X6Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.491     7.683    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.265     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     7.341    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.266ns (31.361%)  route 2.771ns (68.639%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.666     2.974    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y62          FDSE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDSE (Prop_fdse_C_Q)         0.518     3.492 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          0.983     4.475    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_6
    SLICE_X6Y63          SRL16E (Prop_srl16e_A0_Q)    0.152     4.627 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.612     5.239    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_6
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.348     5.587 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.639     6.226    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_6
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.350 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.185     6.535    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X7Y63          LUT2 (Prop_lut2_I1_O)        0.124     6.659 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.352     7.011    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X6Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.491     7.683    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.265     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     7.341    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.266ns (31.361%)  route 2.771ns (68.639%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.666     2.974    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y62          FDSE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDSE (Prop_fdse_C_Q)         0.518     3.492 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=10, routed)          0.983     4.475    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_6
    SLICE_X6Y63          SRL16E (Prop_srl16e_A0_Q)    0.152     4.627 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/Q
                         net (fo=2, routed)           0.612     5.239    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4_n_6
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.348     5.587 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.639     6.226    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_6
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.124     6.350 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.185     6.535    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X7Y63          LUT2 (Prop_lut2_I1_O)        0.124     6.659 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.352     7.011    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X6Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         1.491     7.683    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.265     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524     7.341    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  0.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.585     0.926    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.113     1.167    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y45          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.853     1.223    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.069    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1RID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.508%)  route 0.280ns (66.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.586     0.927    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[35]/Q
                         net (fo=1, routed)           0.280     1.347    i_ps/system_i/system_i/processing_system7/inst/M_AXI_GP1_RID[0]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1RID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.892     1.262    i_ps/system_i/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                         clock pessimism             -0.029     1.233    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP1ACLK_MAXIGP1RID[0])
                                                      0.000     1.233    i_ps/system_i/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.585     0.926    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.122    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.853     1.223    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.078     1.004    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.583     0.924    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y46          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.120    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X1Y46          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.851     1.221    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y46          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.078     1.002    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.121    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X1Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.852     1.222    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.078     1.003    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.585     0.926    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.122    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.853     1.223    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.076     1.002    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.583     0.924    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y46          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.120    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X1Y46          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.851     1.221    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y46          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.076     1.000    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.584     0.925    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.121    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X1Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.852     1.222    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y48          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.076     1.001    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1RID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.990%)  route 0.286ns (67.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.586     0.927    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.286     1.354    i_ps/system_i/system_i/processing_system7/inst/M_AXI_GP1_RID[3]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1RID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.892     1.262    i_ps/system_i/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                         clock pessimism             -0.029     1.233    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP1ACLK_MAXIGP1RID[3])
                                                      0.000     1.233    i_ps/system_i/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.585     0.926    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.122    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=850, routed)         0.853     1.223    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y45          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.075     1.001    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X6Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X6Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X6Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X6Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y54    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y56    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y56    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y54    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y50    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y49    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y50    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y50    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y49    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y52    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line961/inst/clk_in1
  To Clock:  nolabel_line961/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line961/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line961/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10MHz_sync
  To Clock:  clk_out1_clk_10MHz_sync

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10MHz_sync
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { nolabel_line961/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5    nolabel_line961/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10MHz_sync
  To Clock:  clkfbout_clk_10MHz_sync

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10MHz_sync
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line961/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y7    nolabel_line961/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  nolabel_line961/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     4.470 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     4.470    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.550     5.705    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.166     5.540    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.010     5.530    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     4.468 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     4.468    adc_dat_a_i_IBUF[6]
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.550     5.705    adc_clk
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_a_reg[4]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.166     5.540    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.010     5.530    adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     4.454 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     4.454    adc_dat_a_i_IBUF[13]
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.546     5.701    adc_clk
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_a_reg[11]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.166     5.536    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.010     5.526    adc_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                          5.526    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     4.448 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     4.448    adc_dat_a_i_IBUF[5]
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.546     5.701    adc_clk
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_a_reg[3]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.166     5.536    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.010     5.526    adc_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                          5.526    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     4.452 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     4.452    adc_dat_a_i_IBUF[4]
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.551     5.706    adc_clk
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_a_reg[2]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.166     5.541    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.010     5.531    adc_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                          5.531    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     4.445 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     4.445    adc_dat_a_i_IBUF[2]
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.551     5.706    adc_clk
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_a_reg[0]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.166     5.541    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.010     5.531    adc_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                          5.531    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     4.424 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     4.424    adc_dat_a_i_IBUF[8]
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.555     5.710    adc_clk
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_a_reg[6]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.166     5.545    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.010     5.535    adc_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     4.413 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     4.413    adc_dat_a_i_IBUF[14]
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.549     5.704    adc_clk
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_a_reg[12]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.166     5.539    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.010     5.529    adc_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     4.418 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     4.418    adc_dat_a_i_IBUF[9]
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.555     5.710    adc_clk
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_a_reg[7]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.166     5.545    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.010     5.535    adc_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     4.404 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     4.404    adc_dat_a_i_IBUF[10]
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.555     5.710    adc_clk
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_a_reg[8]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.166     5.545    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.010     5.535    adc_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  1.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.537ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.168ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.168     3.568 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     3.568    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.856    -0.203    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000    -0.203    
                         clock uncertainty            0.166    -0.037    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.068     0.031    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.544ns  (arrival time - required time)
  Source:                 adc_dat_b_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.173ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R18                                               0.000     3.400 r  adc_dat_b_i[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     3.573 r  adc_dat_b_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     3.573    adc_dat_b_i_IBUF[2]
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.854    -0.205    adc_clk
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_b_reg[0]/C
                         clock pessimism              0.000    -0.205    
                         clock uncertainty            0.166    -0.039    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.068     0.029    adc_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.548ns  (arrival time - required time)
  Source:                 adc_dat_b_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.179ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 r  adc_dat_b_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[8]
    T19                  IBUF (Prop_ibuf_I_O)         0.179     3.579 r  adc_dat_b_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     3.579    adc_dat_b_i_IBUF[8]
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.856    -0.203    adc_clk
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_b_reg[6]/C
                         clock pessimism              0.000    -0.203    
                         clock uncertainty            0.166    -0.037    
    ILOGIC_X0Y0          FDRE (Hold_fdre_C_D)         0.068     0.031    adc_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.557ns  (arrival time - required time)
  Source:                 adc_dat_b_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.185ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 r  adc_dat_b_i[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[12]
    W19                  IBUF (Prop_ibuf_I_O)         0.185     3.585 r  adc_dat_b_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     3.585    adc_dat_b_i_IBUF[12]
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.854    -0.205    adc_clk
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_b_reg[10]/C
                         clock pessimism              0.000    -0.205    
                         clock uncertainty            0.166    -0.039    
    ILOGIC_X0Y5          FDRE (Hold_fdre_C_D)         0.068     0.029    adc_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.558ns  (arrival time - required time)
  Source:                 adc_dat_b_i[14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.187ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 r  adc_dat_b_i[14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[14]
    W18                  IBUF (Prop_ibuf_I_O)         0.187     3.587 r  adc_dat_b_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     3.587    adc_dat_b_i_IBUF[14]
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.854    -0.205    adc_clk
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_b_reg[12]/C
                         clock pessimism              0.000    -0.205    
                         clock uncertainty            0.166    -0.039    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.068     0.029    adc_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.558ns  (arrival time - required time)
  Source:                 adc_dat_a_i[15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.185ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_a_i[15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[15]
    V16                  IBUF (Prop_ibuf_I_O)         0.185     3.585 r  adc_dat_a_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.000     3.585    adc_dat_a_i_IBUF[15]
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.852    -0.207    adc_clk
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_a_reg[13]/C
                         clock pessimism              0.000    -0.207    
                         clock uncertainty            0.166    -0.041    
    ILOGIC_X0Y14         FDRE (Hold_fdre_C_D)         0.068     0.027    adc_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.563ns  (arrival time - required time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.190ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 r  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.190     3.590 r  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     3.590    adc_dat_a_i_IBUF[3]
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.852    -0.207    adc_clk
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_a_reg[1]/C
                         clock pessimism              0.000    -0.207    
                         clock uncertainty            0.166    -0.041    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.068     0.027    adc_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.570ns  (arrival time - required time)
  Source:                 adc_dat_b_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.193ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 r  adc_dat_b_i[9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[9]
    U20                  IBUF (Prop_ibuf_I_O)         0.193     3.593 r  adc_dat_b_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     3.593    adc_dat_b_i_IBUF[9]
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.848    -0.211    adc_clk
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_b_reg[7]/C
                         clock pessimism              0.000    -0.211    
                         clock uncertainty            0.166    -0.045    
    ILOGIC_X0Y19         FDRE (Hold_fdre_C_D)         0.068     0.023    adc_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.571ns  (arrival time - required time)
  Source:                 adc_dat_b_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.201ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 r  adc_dat_b_i[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.201     3.601 r  adc_dat_b_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     3.601    adc_dat_b_i_IBUF[4]
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.855    -0.204    adc_clk
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_b_reg[2]/C
                         clock pessimism              0.000    -0.204    
                         clock uncertainty            0.166    -0.038    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.068     0.030    adc_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.574ns  (arrival time - required time)
  Source:                 adc_dat_b_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.196ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T20                                               0.000     3.400 r  adc_dat_b_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[7]
    T20                  IBUF (Prop_ibuf_I_O)         0.196     3.596 r  adc_dat_b_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.596    adc_dat_b_i_IBUF[7]
    ILOGIC_X0Y20         FDRE                                         r  adc_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.848    -0.211    adc_clk
    ILOGIC_X0Y20         FDRE                                         r  adc_dat_b_reg[5]/C
                         clock pessimism              0.000    -0.211    
                         clock uncertainty            0.166    -0.045    
    ILOGIC_X0Y20         FDRE (Hold_fdre_C_D)         0.068     0.023    adc_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  3.574    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_adc_2x
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.255ns  (logic 0.456ns (20.226%)  route 1.799ns (79.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 5.638 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.739ns = ( 1.261 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.650     1.261    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y66         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_fdre_C_Q)         0.456     1.717 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/Q
                         net (fo=1, routed)           1.799     3.516    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[2]
    SLICE_X33Y66         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.483     5.638    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X33Y66         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]/C
                         clock pessimism             -0.714     4.924    
                         clock uncertainty           -0.189     4.735    
    SLICE_X33Y66         FDRE (Setup_fdre_C_D)       -0.058     4.677    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.214ns  (logic 0.456ns (20.600%)  route 1.758ns (79.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.345ns = ( 5.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.720ns = ( 1.280 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.669     1.280    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y6          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     1.736 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[7]/Q
                         net (fo=1, routed)           1.758     3.494    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[7]
    SLICE_X26Y6          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.499     5.655    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X26Y6          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[7]/C
                         clock pessimism             -0.714     4.941    
                         clock uncertainty           -0.189     4.752    
    SLICE_X26Y6          FDRE (Setup_fdre_C_D)       -0.067     4.685    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.685    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.201ns  (logic 0.456ns (20.722%)  route 1.745ns (79.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.722ns = ( 1.278 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.667     1.278    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456     1.734 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/Q
                         net (fo=1, routed)           1.745     3.479    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]
    SLICE_X26Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.498     5.654    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X26Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.751    
    SLICE_X26Y8          FDRE (Setup_fdre_C_D)       -0.081     4.670    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.190ns  (logic 0.518ns (23.648%)  route 1.672ns (76.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.722ns = ( 1.278 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.667     1.278    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y10         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.518     1.796 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[13]/Q
                         net (fo=1, routed)           1.672     3.469    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[13]
    SLICE_X27Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.497     5.653    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X27Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]/C
                         clock pessimism             -0.714     4.939    
                         clock uncertainty           -0.189     4.750    
    SLICE_X27Y9          FDRE (Setup_fdre_C_D)       -0.081     4.669    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[13]
  -------------------------------------------------------------------
                         required time                          4.669    
                         arrival time                          -3.469    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.197ns  (logic 0.456ns (20.760%)  route 1.741ns (79.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 5.638 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.739ns = ( 1.261 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.650     1.261    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y66         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_fdre_C_Q)         0.456     1.717 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/Q
                         net (fo=1, routed)           1.741     3.458    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[12]
    SLICE_X33Y66         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.483     5.638    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X33Y66         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/C
                         clock pessimism             -0.714     4.924    
                         clock uncertainty           -0.189     4.735    
    SLICE_X33Y66         FDRE (Setup_fdre_C_D)       -0.061     4.674    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        1.996ns  (logic 0.419ns (20.995%)  route 1.577ns (79.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.352ns = ( 5.648 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.724ns = ( 1.276 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.665     1.276    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X31Y17         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.419     1.695 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/Q
                         net (fo=1, routed)           1.577     3.272    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[3]
    SLICE_X29Y16         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.492     5.648    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X29Y16         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/C
                         clock pessimism             -0.714     4.934    
                         clock uncertainty           -0.189     4.745    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)       -0.220     4.525    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.525    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.140ns  (logic 0.456ns (21.307%)  route 1.684ns (78.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.721ns = ( 1.279 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.668     1.279    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.456     1.735 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[0]/Q
                         net (fo=1, routed)           1.684     3.419    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[0]
    SLICE_X27Y7          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.498     5.654    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X27Y7          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.751    
    SLICE_X27Y7          FDRE (Setup_fdre_C_D)       -0.067     4.684    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.684    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.133ns  (logic 0.518ns (24.286%)  route 1.615ns (75.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.722ns = ( 1.278 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.667     1.278    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.518     1.796 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/Q
                         net (fo=1, routed)           1.615     3.411    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[10]
    SLICE_X26Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.498     5.654    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X26Y8          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.751    
    SLICE_X26Y8          FDRE (Setup_fdre_C_D)       -0.067     4.684    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.684    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.595%)  route 1.656ns (78.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 5.641 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.732ns = ( 1.268 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.657     1.268    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X27Y64         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.456     1.724 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[9]/Q
                         net (fo=1, routed)           1.656     3.380    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[9]
    SLICE_X29Y61         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.486     5.641    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X29Y61         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[9]/C
                         clock pessimism             -0.714     4.927    
                         clock uncertainty           -0.189     4.738    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)       -0.075     4.663    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[9]
  -------------------------------------------------------------------
                         required time                          4.663    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_adc_clk rise@8.000ns - pll_clk_adc_2x rise@4.000ns)
  Data Path Delay:        2.121ns  (logic 0.518ns (24.422%)  route 1.603ns (75.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.347ns = ( 5.653 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.722ns = ( 1.278 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 r  i_clk/O
                         net (fo=1, routed)           1.306     6.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.533    -2.244 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.754    -0.490    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.667     1.278    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y10         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.518     1.796 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/Q
                         net (fo=1, routed)           1.603     3.399    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[12]
    SLICE_X27Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.497     5.653    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X27Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/C
                         clock pessimism             -0.714     4.939    
                         clock uncertainty           -0.189     4.750    
    SLICE_X27Y9          FDRE (Setup_fdre_C_D)       -0.067     4.683    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  1.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.164ns (23.820%)  route 0.525ns (76.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.556    -0.314    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X28Y66         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.150 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[10]/Q
                         net (fo=1, routed)           0.525     0.374    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[10]
    SLICE_X29Y57         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.829    -0.230    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X29Y57         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]/C
                         clock pessimism              0.239     0.009    
                         clock uncertainty            0.189     0.198    
    SLICE_X29Y57         FDRE (Hold_fdre_C_D)         0.057     0.255    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.350%)  route 0.552ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.558    -0.312    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X26Y62         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.171 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[0]/Q
                         net (fo=1, routed)           0.552     0.381    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[0]
    SLICE_X29Y57         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.829    -0.230    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X29Y57         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]/C
                         clock pessimism              0.239     0.009    
                         clock uncertainty            0.189     0.198    
    SLICE_X29Y57         FDRE (Hold_fdre_C_D)         0.055     0.253    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.253    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.001%)  route 0.601ns (80.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.588    -0.282    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X40Y35         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.141 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[9]/Q
                         net (fo=1, routed)           0.601     0.460    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[9]
    SLICE_X40Y37         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.857    -0.202    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X40Y37         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[9]/C
                         clock pessimism              0.239     0.037    
                         clock uncertainty            0.189     0.226    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.066     0.292    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.876%)  route 0.606ns (81.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.588    -0.282    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X41Y34         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.141 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[12]/Q
                         net (fo=1, routed)           0.606     0.465    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[12]
    SLICE_X40Y36         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.856    -0.203    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X40Y36         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]/C
                         clock pessimism              0.239     0.036    
                         clock uncertainty            0.189     0.225    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.070     0.295    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.850%)  route 0.587ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.559    -0.311    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y9          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.147 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[8]/Q
                         net (fo=1, routed)           0.587     0.439    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[8]
    SLICE_X27Y7          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.830    -0.229    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X27Y7          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]/C
                         clock pessimism              0.239     0.010    
                         clock uncertainty            0.189     0.199    
    SLICE_X27Y7          FDRE (Hold_fdre_C_D)         0.070     0.269    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.797%)  route 0.588ns (78.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.588    -0.282    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X42Y36         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.118 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[6]/Q
                         net (fo=1, routed)           0.588     0.470    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[6]
    SLICE_X43Y36         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.856    -0.203    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X43Y36         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[6]/C
                         clock pessimism              0.239     0.036    
                         clock uncertainty            0.189     0.225    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.072     0.297    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.128ns (18.189%)  route 0.576ns (81.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.557    -0.313    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X31Y17         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.185 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[3]/Q
                         net (fo=1, routed)           0.576     0.390    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[3]
    SLICE_X29Y16         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.824    -0.235    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X29Y16         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]/C
                         clock pessimism              0.239     0.004    
                         clock uncertainty            0.189     0.193    
    SLICE_X29Y16         FDRE (Hold_fdre_C_D)         0.022     0.215    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.982%)  route 0.602ns (81.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.557    -0.313    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X31Y17         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.172 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[2]/Q
                         net (fo=1, routed)           0.602     0.429    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[2]
    SLICE_X28Y16         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.824    -0.235    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X28Y16         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]/C
                         clock pessimism              0.239     0.004    
                         clock uncertainty            0.189     0.193    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.060     0.253    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.253    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.693%)  route 0.613ns (81.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.555    -0.315    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X35Y30         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[1]/Q
                         net (fo=1, routed)           0.613     0.439    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[1]
    SLICE_X32Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.827    -0.232    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X32Y12         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]/C
                         clock pessimism              0.239     0.007    
                         clock uncertainty            0.189     0.196    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.064     0.260    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_clk_adc_2x rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.812%)  route 0.609ns (81.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.497    -0.896    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.557    -0.313    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X31Y17         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.172 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg_reg[0]/Q
                         net (fo=1, routed)           0.609     0.436    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_N_reg[0]
    SLICE_X30Y10         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.829    -0.230    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X30Y10         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]/C
                         clock pessimism              0.239     0.009    
                         clock uncertainty            0.189     0.198    
    SLICE_X30Y10         FDRE (Hold_fdre_C_D)         0.059     0.257    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_out_times_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_clk_adc_2x

Setup :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.434%)  route 2.126ns (78.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.296    -0.013    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X24Y48         FDRE (Setup_fdre_C_CE)      -0.169     0.580    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.434%)  route 2.126ns (78.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.296    -0.013    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X24Y48         FDRE (Setup_fdre_C_CE)      -0.169     0.580    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.434%)  route 2.126ns (78.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.296    -0.013    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X24Y48         FDRE (Setup_fdre_C_CE)      -0.169     0.580    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.434%)  route 2.126ns (78.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.296    -0.013    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X24Y48         FDRE (Setup_fdre_C_CE)      -0.169     0.580    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.166    -0.144    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X23Y48         FDRE (Setup_fdre_C_CE)      -0.205     0.544    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[10]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.166    -0.144    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X23Y48         FDRE (Setup_fdre_C_CE)      -0.205     0.544    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.166    -0.144    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X23Y48         FDRE (Setup_fdre_C_CE)      -0.205     0.544    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.166    -0.144    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[15]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X23Y48         FDRE (Setup_fdre_C_CE)      -0.205     0.544    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[15]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.166    -0.144    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[5]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X23Y48         FDRE (Setup_fdre_C_CE)      -0.205     0.544    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[5]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_clk_adc_2x rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.348ns = ( 1.652 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.719ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.670    -2.719    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X23Y47         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.263 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.830    -1.433    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124    -1.309 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1/O
                         net (fo=17, routed)          1.166    -0.144    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1_n_6
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.650    -1.530 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           1.594     0.065    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 r  bufg_ser_clk/O
                         net (fo=796, routed)         1.496     1.652    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X23Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[7]/C
                         clock pessimism             -0.714     0.938    
                         clock uncertainty           -0.189     0.749    
    SLICE_X23Y48         FDRE (Setup_fdre_C_CE)      -0.205     0.544    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[7]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.089%)  route 0.598ns (80.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.560    -0.310    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X25Y46         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.169 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[2]/Q
                         net (fo=1, routed)           0.598     0.428    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/Q[2]
    SLICE_X24Y46         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828    -0.231    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y46         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]/C
                         clock pessimism              0.239     0.008    
                         clock uncertainty            0.189     0.197    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.063     0.260    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.096%)  route 0.597ns (80.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.563    -0.307    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X27Y5          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.166 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[8]/Q
                         net (fo=1, routed)           0.597     0.431    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/Q[8]
    SLICE_X24Y5          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.828    -0.231    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y5          FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/C
                         clock pessimism              0.239     0.008    
                         clock uncertainty            0.189     0.197    
    SLICE_X24Y5          FDRE (Hold_fdre_C_D)         0.063     0.260    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.259%)  route 0.591ns (80.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.561    -0.309    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X25Y49         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/boxcar_2_pts_filter_inst3/sum_register_reg[14]/Q
                         net (fo=1, routed)           0.591     0.423    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/Q[14]
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.829    -0.230    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X24Y48         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/C
                         clock pessimism              0.239     0.009    
                         clock uncertainty            0.189     0.198    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.052     0.250    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_I/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.765%)  route 0.610ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.589    -0.281    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X36Y40         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.140 r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[14]/Q
                         net (fo=1, routed)           0.610     0.470    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/Q[14]
    SLICE_X37Y35         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.854    -0.205    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X37Y35         FDRE                                         r  dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/C
                         clock pessimism              0.239     0.034    
                         clock uncertainty            0.189     0.223    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.072     0.295    dpll_wrapper_inst/DDC1_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.765%)  route 0.610ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.555    -0.315    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X33Y30         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.174 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[11]/Q
                         net (fo=1, routed)           0.610     0.436    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/Q[11]
    SLICE_X35Y29         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.821    -0.238    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X35Y29         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]/C
                         clock pessimism              0.239     0.001    
                         clock uncertainty            0.189     0.190    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.070     0.260    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.060%)  route 0.640ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.556    -0.314    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/adc_clk
    SLICE_X33Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.173 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/boxcar_2_pts_filter_inst3/sum_register_reg[14]/Q
                         net (fo=1, routed)           0.640     0.466    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/Q[14]
    SLICE_X37Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.850    -0.209    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X37Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]/C
                         clock pessimism              0.239     0.030    
                         clock uncertainty            0.189     0.219    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070     0.289    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.503%)  route 0.467ns (71.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.584    -0.286    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X39Y32         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.277     0.131    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.176 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2/O
                         net (fo=17, routed)          0.190     0.366    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2_n_6
    SLICE_X40Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.852    -0.207    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X40Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]/C
                         clock pessimism              0.239     0.032    
                         clock uncertainty            0.189     0.221    
    SLICE_X40Y31         FDRE (Hold_fdre_C_CE)       -0.039     0.182    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.503%)  route 0.467ns (71.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.584    -0.286    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X39Y32         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.277     0.131    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.176 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2/O
                         net (fo=17, routed)          0.190     0.366    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2_n_6
    SLICE_X40Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.852    -0.207    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X40Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]/C
                         clock pessimism              0.239     0.032    
                         clock uncertainty            0.189     0.221    
    SLICE_X40Y31         FDRE (Hold_fdre_C_CE)       -0.039     0.182    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.503%)  route 0.467ns (71.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.584    -0.286    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X39Y32         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.277     0.131    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.176 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2/O
                         net (fo=17, routed)          0.190     0.366    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2_n_6
    SLICE_X40Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.852    -0.207    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X40Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]/C
                         clock pessimism              0.239     0.032    
                         clock uncertainty            0.189     0.221    
    SLICE_X40Y31         FDRE (Hold_fdre_C_CE)       -0.039     0.182    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pll_clk_adc_2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_clk_adc_2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_adc_2x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.503%)  route 0.467ns (71.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.584    -0.286    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/adc_clk
    SLICE_X39Y32         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1_reg/Q
                         net (fo=3, routed)           0.277     0.131    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/flag_times_1
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.176 r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2/O
                         net (fo=17, routed)          0.190     0.366    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_clk_enable_i_1__2_n_6
    SLICE_X40Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_adc_2x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT4
                         net (fo=1, routed)           0.544    -1.088    pll_clk_adc_2x
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_ser_clk/O
                         net (fo=796, routed)         0.852    -0.207    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/CLK
    SLICE_X40Y31         FDRE                                         r  dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]/C
                         clock pessimism              0.239     0.032    
                         clock uncertainty            0.189     0.221    
    SLICE_X40Y31         FDRE (Hold_fdre_C_CE)       -0.039     0.182    dpll_wrapper_inst/DDC0_inst/ddc_frontend_lowpass_filter_inst_Q/N_times_clk_FIR_wrapper_inst/data_times_N_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        5.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.456ns (19.196%)  route 1.919ns (80.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.284ns = ( 5.716 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.744ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.645    -2.744    mux_vco/adc_clk
    SLICE_X22Y79         FDRE                                         r  mux_vco/mux_a_out_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.456    -2.288 r  mux_vco/mux_a_out_reg[1]_inv/Q
                         net (fo=1, routed)           1.919    -0.368    mux_vco_n_47
    SLICE_X40Y85         FDRE                                         r  dac_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.561     5.716    dac_clk_1x
    SLICE_X40Y85         FDRE                                         r  dac_dat_a_reg[1]/C
                         clock pessimism             -0.714     5.002    
                         clock uncertainty           -0.189     4.813    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)       -0.067     4.746    dac_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                          4.746    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[11]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.419ns (18.806%)  route 1.809ns (81.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.751ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.638    -2.751    mux_vco/adc_clk
    SLICE_X22Y74         FDRE                                         r  mux_vco/mux_b_out_reg[11]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_fdre_C_Q)         0.419    -2.332 r  mux_vco/mux_b_out_reg[11]_inv/Q
                         net (fo=1, routed)           1.809    -0.523    mux_vco_n_51
    SLICE_X42Y73         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.551     5.706    dac_clk_1x
    SLICE_X42Y73         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism             -0.714     4.992    
                         clock uncertainty           -0.189     4.803    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)       -0.200     4.603    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                          4.603    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[10]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.419ns (20.990%)  route 1.577ns (79.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.751ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.638    -2.751    mux_vco/adc_clk
    SLICE_X22Y74         FDRE                                         r  mux_vco/mux_b_out_reg[10]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_fdre_C_Q)         0.419    -2.332 r  mux_vco/mux_b_out_reg[10]_inv/Q
                         net (fo=1, routed)           1.577    -0.755    mux_vco_n_52
    SLICE_X42Y73         FDRE                                         r  dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.551     5.706    dac_clk_1x
    SLICE_X42Y73         FDRE                                         r  dac_dat_b_reg[10]/C
                         clock pessimism             -0.714     4.992    
                         clock uncertainty           -0.189     4.803    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)       -0.203     4.600    dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                          4.600    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.456ns (22.169%)  route 1.601ns (77.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.744ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.645    -2.744    mux_vco/adc_clk
    SLICE_X19Y76         FDRE                                         r  mux_vco/mux_a_out_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.288 r  mux_vco/mux_a_out_reg[2]_inv/Q
                         net (fo=1, routed)           1.601    -0.687    mux_vco_n_46
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.555     5.710    dac_clk_1x
    SLICE_X43Y80         FDRE                                         r  dac_dat_a_reg[2]/C
                         clock pessimism             -0.714     4.996    
                         clock uncertainty           -0.189     4.807    
    SLICE_X43Y80         FDRE (Setup_fdre_C_D)       -0.067     4.740    dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                          4.740    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.456ns (22.522%)  route 1.569ns (77.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.284ns = ( 5.716 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.748ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.641    -2.748    mux_vco/adc_clk
    SLICE_X22Y77         FDRE                                         r  mux_vco/mux_a_out_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y77         FDRE (Prop_fdre_C_Q)         0.456    -2.292 r  mux_vco/mux_a_out_reg[0]_inv/Q
                         net (fo=1, routed)           1.569    -0.723    mux_vco_n_48
    SLICE_X41Y86         FDRE                                         r  dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.561     5.716    dac_clk_1x
    SLICE_X41Y86         FDRE                                         r  dac_dat_a_reg[0]/C
                         clock pessimism             -0.714     5.002    
                         clock uncertainty           -0.189     4.813    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)       -0.103     4.710    dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                          4.710    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[8]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.456ns (22.549%)  route 1.566ns (77.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.287ns = ( 5.713 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.646    -2.743    mux_vco/adc_clk
    SLICE_X22Y69         FDRE                                         r  mux_vco/mux_a_out_reg[8]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.456    -2.287 r  mux_vco/mux_a_out_reg[8]_inv/Q
                         net (fo=1, routed)           1.566    -0.721    mux_vco_n_40
    SLICE_X41Y67         FDRE                                         r  dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.558     5.713    dac_clk_1x
    SLICE_X41Y67         FDRE                                         r  dac_dat_a_reg[8]/C
                         clock pessimism             -0.714     4.999    
                         clock uncertainty           -0.189     4.810    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)       -0.093     4.717    dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                          4.717    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.419ns (22.335%)  route 1.457ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.744ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.645    -2.744    mux_vco/adc_clk
    SLICE_X19Y76         FDRE                                         r  mux_vco/mux_b_out_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y76         FDRE (Prop_fdre_C_Q)         0.419    -2.325 r  mux_vco/mux_b_out_reg[2]_inv/Q
                         net (fo=1, routed)           1.457    -0.868    mux_vco_n_60
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.555     5.710    dac_clk_1x
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[2]/C
                         clock pessimism             -0.714     4.996    
                         clock uncertainty           -0.189     4.807    
    SLICE_X42Y80         FDRE (Setup_fdre_C_D)       -0.220     4.587    dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                          4.587    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.419ns (22.877%)  route 1.413ns (77.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.287ns = ( 5.713 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.738ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.651    -2.738    mux_vco/adc_clk
    SLICE_X19Y69         FDRE                                         r  mux_vco/mux_b_out_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_fdre_C_Q)         0.419    -2.319 r  mux_vco/mux_b_out_reg[6]_inv/Q
                         net (fo=1, routed)           1.413    -0.906    mux_vco_n_56
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.558     5.713    dac_clk_1x
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[6]/C
                         clock pessimism             -0.714     4.999    
                         clock uncertainty           -0.189     4.810    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)       -0.230     4.580    dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                          4.580    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 mux_vco/mux_b_out_reg[9]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.419ns (22.596%)  route 1.435ns (77.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.287ns = ( 5.713 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.749ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.640    -2.749    mux_vco/adc_clk
    SLICE_X22Y73         FDRE                                         r  mux_vco/mux_b_out_reg[9]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.330 r  mux_vco/mux_b_out_reg[9]_inv/Q
                         net (fo=1, routed)           1.435    -0.895    mux_vco_n_53
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.558     5.713    dac_clk_1x
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism             -0.714     4.999    
                         clock uncertainty           -0.189     4.810    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)       -0.218     4.592    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                          4.592    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 mux_vco/mux_a_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.456ns (22.521%)  route 1.569ns (77.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.281ns = ( 5.719 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.744ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  bufg_adc_clk/O
                         net (fo=10898, routed)       1.645    -2.744    mux_vco/adc_clk
    SLICE_X22Y79         FDRE                                         r  mux_vco/mux_a_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.456    -2.288 r  mux_vco/mux_a_out_reg[13]/Q
                         net (fo=1, routed)           1.569    -0.719    to_DAC0[13]
    SLICE_X42Y90         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.156 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.564     5.719    dac_clk_1x
    SLICE_X42Y90         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.714     5.005    
                         clock uncertainty           -0.189     4.816    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)       -0.045     4.771    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                          4.771    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  5.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[12]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.081%)  route 0.639ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.549    -0.321    mux_vco/adc_clk
    SLICE_X22Y79         FDRE                                         r  mux_vco/mux_a_out_reg[12]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.180 r  mux_vco/mux_a_out_reg[12]_inv/Q
                         net (fo=1, routed)           0.639     0.459    mux_vco_n_36
    SLICE_X42Y90         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859    -0.200    dac_clk_1x
    SLICE_X42Y90         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.239     0.039    
                         clock uncertainty            0.189     0.228    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.059     0.287    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.567%)  route 0.618ns (81.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.553    -0.317    mux_vco/adc_clk
    SLICE_X19Y69         FDRE                                         r  mux_vco/mux_a_out_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.176 r  mux_vco/mux_a_out_reg[6]_inv/Q
                         net (fo=1, routed)           0.618     0.442    mux_vco_n_42
    SLICE_X41Y67         FDRE                                         r  dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852    -0.207    dac_clk_1x
    SLICE_X41Y67         FDRE                                         r  dac_dat_a_reg[6]/C
                         clock pessimism              0.239     0.032    
                         clock uncertainty            0.189     0.221    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.046     0.267    dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mux_vco/mux_b_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.183%)  route 0.617ns (82.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.553    -0.317    mux_vco/adc_clk
    SLICE_X19Y69         FDRE                                         r  mux_vco/mux_b_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.189 r  mux_vco/mux_b_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.617     0.428    mux_vco_n_55
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852    -0.207    dac_clk_1x
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[7]/C
                         clock pessimism              0.239     0.032    
                         clock uncertainty            0.189     0.221    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.022     0.243    dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.074%)  route 0.639ns (81.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.551    -0.319    mux_vco/adc_clk
    SLICE_X19Y77         FDRE                                         r  mux_vco/mux_a_out_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  mux_vco/mux_a_out_reg[5]_inv/Q
                         net (fo=1, routed)           0.639     0.461    mux_vco_n_43
    SLICE_X42Y78         FDRE                                         r  dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.848    -0.211    dac_clk_1x
    SLICE_X42Y78         FDRE                                         r  dac_dat_a_reg[5]/C
                         clock pessimism              0.239     0.028    
                         clock uncertainty            0.189     0.217    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.059     0.276    dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mux_vco/mux_b_out_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.128ns (17.293%)  route 0.612ns (82.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.546    -0.324    mux_vco/adc_clk
    SLICE_X22Y76         FDRE                                         r  mux_vco/mux_b_out_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.196 r  mux_vco/mux_b_out_reg[3]_inv/Q
                         net (fo=1, routed)           0.612     0.416    mux_vco_n_59
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.850    -0.209    dac_clk_1x
    SLICE_X42Y80         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism              0.239     0.030    
                         clock uncertainty            0.189     0.219    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.010     0.229    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[10]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.658%)  route 0.657ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.545    -0.325    mux_vco/adc_clk
    SLICE_X22Y74         FDRE                                         r  mux_vco/mux_a_out_reg[10]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  mux_vco/mux_a_out_reg[10]_inv/Q
                         net (fo=1, routed)           0.657     0.473    mux_vco_n_38
    SLICE_X43Y73         FDRE                                         r  dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.845    -0.214    dac_clk_1x
    SLICE_X43Y73         FDRE                                         r  dac_dat_a_reg[10]/C
                         clock pessimism              0.239     0.025    
                         clock uncertainty            0.189     0.214    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.070     0.284    dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mux_vco/mux_a_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.071%)  route 0.639ns (81.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.553    -0.317    mux_vco/adc_clk
    SLICE_X19Y69         FDRE                                         r  mux_vco/mux_a_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.176 r  mux_vco/mux_a_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.639     0.463    mux_vco_n_41
    SLICE_X41Y67         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852    -0.207    dac_clk_1x
    SLICE_X41Y67         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism              0.239     0.032    
                         clock uncertainty            0.189     0.221    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.047     0.268    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mux_vco/mux_b_out_reg[8]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.992%)  route 0.625ns (83.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.550    -0.320    mux_vco/adc_clk
    SLICE_X22Y69         FDRE                                         r  mux_vco/mux_b_out_reg[8]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.192 r  mux_vco/mux_b_out_reg[8]_inv/Q
                         net (fo=1, routed)           0.625     0.433    mux_vco_n_54
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852    -0.207    dac_clk_1x
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[8]/C
                         clock pessimism              0.239     0.032    
                         clock uncertainty            0.189     0.221    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.017     0.238    dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mux_vco/mux_b_out_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.128ns (16.803%)  route 0.634ns (83.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.549    -0.321    mux_vco/adc_clk
    SLICE_X22Y79         FDRE                                         r  mux_vco/mux_b_out_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.193 r  mux_vco/mux_b_out_reg[1]_inv/Q
                         net (fo=1, routed)           0.634     0.441    mux_vco_n_61
    SLICE_X40Y85         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.855    -0.204    dac_clk_1x
    SLICE_X40Y85         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism              0.239     0.035    
                         clock uncertainty            0.189     0.224    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.017     0.241    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mux_vco/mux_b_out_reg[9]_inv/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.128ns (16.446%)  route 0.650ns (83.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  bufg_adc_clk/O
                         net (fo=10898, routed)       0.546    -0.324    mux_vco/adc_clk
    SLICE_X22Y73         FDRE                                         r  mux_vco/mux_b_out_reg[9]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.196 r  mux_vco/mux_b_out_reg[9]_inv/Q
                         net (fo=1, routed)           0.650     0.454    mux_vco_n_53
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll_dac_clk_1x
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.852    -0.207    dac_clk_1x
    SLICE_X41Y67         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism              0.239     0.032    
                         clock uncertainty            0.189     0.221    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.022     0.243    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.211    





