// Seed: 1512910876
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(posedge id_4) id_4 ? id_4 : id_1)
  else $display(1'b0 == id_4, 1'b0);
  assign id_2 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    inout wor id_1,
    output wor id_2,
    output tri0 id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6
);
  generate
    wire id_8;
    assign id_5 = 1;
  endgenerate
  module_0(
      id_8, id_8, id_8
  );
endmodule
