\hypertarget{group___s_p_i___flags__definition}{}\doxysection{SPI Flags Definition}
\label{group___s_p_i___flags__definition}\index{SPI Flags Definition@{SPI Flags Definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga7bd627ae57160a2f0aad1736194b5999}{SPI\+\_\+\+FLAG\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}   /$\ast$ SPI status flag\+: Rx buffer not empty flag       $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gaf84a1e6af2739a6be58e1b23d9e6b914}{SPI\+\_\+\+FLAG\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}    /$\ast$ SPI status flag\+: Tx buffer empty flag           $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gaf19c77ee876a3598d616ac07d136fc46}{SPI\+\_\+\+FLAG\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}    /$\ast$ SPI status flag\+: Busy flag                      $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}{SPI\+\_\+\+FLAG\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}} /$\ast$ SPI Error flag\+: \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}} error flag                  $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gac7d3525ab98cc18f02270a4dba685897}{SPI\+\_\+\+FLAG\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}   /$\ast$ SPI Error flag\+: Mode fault flag                 $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gab45264da2296c75495a7437a045513ea}{SPI\+\_\+\+FLAG\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}    /$\ast$ SPI Error flag\+: Overrun flag                    $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga27dd114d8adc70f1439c054289f9313a}{SPI\+\_\+\+FLAG\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}    /$\ast$ SPI Error flag\+: TI mode frame format error flag $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_gac8148197385a872c6f996a78928d1c20}{SPI\+\_\+\+FLAG\+\_\+\+FTLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{SPI\+\_\+\+SR\+\_\+\+FTLVL}}  /$\ast$ SPI fifo transmission level                     $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga4406c904711e73f41bfbc930bfc92d58}{SPI\+\_\+\+FLAG\+\_\+\+FRLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{SPI\+\_\+\+SR\+\_\+\+FRLVL}}  /$\ast$ SPI fifo reception level                        $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c}{SPI\+\_\+\+FLAG\+\_\+\+MASK}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i___flags__definition_gaf19c77ee876a3598d616ac07d136fc46}\label{group___s_p_i___flags__definition_gaf19c77ee876a3598d616ac07d136fc46}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_BSY@{SPI\_FLAG\_BSY}}
\index{SPI\_FLAG\_BSY@{SPI\_FLAG\_BSY}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_BSY}{SPI\_FLAG\_BSY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+BSY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}    /$\ast$ SPI status flag\+: Busy flag                      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00378}{378}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}\label{group___s_p_i___flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_CRCERR@{SPI\_FLAG\_CRCERR}}
\index{SPI\_FLAG\_CRCERR@{SPI\_FLAG\_CRCERR}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_CRCERR}{SPI\_FLAG\_CRCERR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+CRCERR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}} /$\ast$ SPI Error flag\+: \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}} error flag                  $\ast$/}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00379}{379}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___flags__definition_ga27dd114d8adc70f1439c054289f9313a}\label{group___s_p_i___flags__definition_ga27dd114d8adc70f1439c054289f9313a}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_FRE@{SPI\_FLAG\_FRE}}
\index{SPI\_FLAG\_FRE@{SPI\_FLAG\_FRE}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_FRE}{SPI\_FLAG\_FRE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+FRE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}    /$\ast$ SPI Error flag\+: TI mode frame format error flag $\ast$/}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00382}{382}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___flags__definition_ga4406c904711e73f41bfbc930bfc92d58}\label{group___s_p_i___flags__definition_ga4406c904711e73f41bfbc930bfc92d58}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_FRLVL@{SPI\_FLAG\_FRLVL}}
\index{SPI\_FLAG\_FRLVL@{SPI\_FLAG\_FRLVL}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_FRLVL}{SPI\_FLAG\_FRLVL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+FRLVL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{SPI\+\_\+\+SR\+\_\+\+FRLVL}}  /$\ast$ SPI fifo reception level                        $\ast$/}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00384}{384}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___flags__definition_gac8148197385a872c6f996a78928d1c20}\label{group___s_p_i___flags__definition_gac8148197385a872c6f996a78928d1c20}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_FTLVL@{SPI\_FLAG\_FTLVL}}
\index{SPI\_FLAG\_FTLVL@{SPI\_FLAG\_FTLVL}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_FTLVL}{SPI\_FLAG\_FTLVL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+FTLVL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{SPI\+\_\+\+SR\+\_\+\+FTLVL}}  /$\ast$ SPI fifo transmission level                     $\ast$/}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00383}{383}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c}\label{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_MASK@{SPI\_FLAG\_MASK}}
\index{SPI\_FLAG\_MASK@{SPI\_FLAG\_MASK}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_MASK}{SPI\_FLAG\_MASK}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+MASK}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\_SR\_RXNE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\_SR\_TXE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\_SR\_BSY}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\_SR\_CRCERR}}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\_SR\_MODF}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\_SR\_OVR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\_SR\_FRE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{SPI\_SR\_FTLVL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{SPI\_SR\_FRLVL}})}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00385}{385}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___flags__definition_gac7d3525ab98cc18f02270a4dba685897}\label{group___s_p_i___flags__definition_gac7d3525ab98cc18f02270a4dba685897}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_MODF@{SPI\_FLAG\_MODF}}
\index{SPI\_FLAG\_MODF@{SPI\_FLAG\_MODF}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_MODF}{SPI\_FLAG\_MODF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+MODF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}   /$\ast$ SPI Error flag\+: Mode fault flag                 $\ast$/}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00380}{380}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___flags__definition_gab45264da2296c75495a7437a045513ea}\label{group___s_p_i___flags__definition_gab45264da2296c75495a7437a045513ea}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_OVR@{SPI\_FLAG\_OVR}}
\index{SPI\_FLAG\_OVR@{SPI\_FLAG\_OVR}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_OVR}{SPI\_FLAG\_OVR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+OVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}    /$\ast$ SPI Error flag\+: Overrun flag                    $\ast$/}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00381}{381}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___flags__definition_ga7bd627ae57160a2f0aad1736194b5999}\label{group___s_p_i___flags__definition_ga7bd627ae57160a2f0aad1736194b5999}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_RXNE@{SPI\_FLAG\_RXNE}}
\index{SPI\_FLAG\_RXNE@{SPI\_FLAG\_RXNE}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_RXNE}{SPI\_FLAG\_RXNE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+RXNE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}   /$\ast$ SPI status flag\+: Rx buffer not empty flag       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00376}{376}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___flags__definition_gaf84a1e6af2739a6be58e1b23d9e6b914}\label{group___s_p_i___flags__definition_gaf84a1e6af2739a6be58e1b23d9e6b914}} 
\index{SPI Flags Definition@{SPI Flags Definition}!SPI\_FLAG\_TXE@{SPI\_FLAG\_TXE}}
\index{SPI\_FLAG\_TXE@{SPI\_FLAG\_TXE}!SPI Flags Definition@{SPI Flags Definition}}
\doxysubsubsection{\texorpdfstring{SPI\_FLAG\_TXE}{SPI\_FLAG\_TXE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FLAG\+\_\+\+TXE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}    /$\ast$ SPI status flag\+: Tx buffer empty flag           $\ast$/}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00377}{377}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

