// Seed: 2779301984
`default_nettype wire
`define pp_2 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = 1;
  assign id_2 = id_2;
  logic id_2 = id_2;
  logic id_4;
endmodule
