#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000275761c5c00 .scope module, "tb_seq_detector_mealy" "tb_seq_detector_mealy" 2 7;
 .timescale -9 -12;
v00000275761a2960_0 .var "clk_tb", 0 0;
v00000275761a2a00_0 .var "din_tb", 0 0;
v00000275761d4380_0 .net "dout_tb", 0 0, L_00000275761c5950;  1 drivers
v00000275761d3660_0 .var "rst_n_tb", 0 0;
S_00000275761c6e30 .scope task, "drive_bits" "drive_bits" 2 57, 2 57 0, S_00000275761c5c00;
 .timescale -9 -12;
v00000275761a2d80_0 .var/i "i", 31 0;
v00000275761a2fa0_0 .var/i "n", 31 0;
v00000275761c4c00_0 .var "seq", 31 0;
E_00000275762fa130 .event posedge, v00000275761c76c0_0;
TD_tb_seq_detector_mealy.drive_bits ;
    %load/vec4 v00000275761a2fa0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000275761a2d80_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000275761a2d80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000275761c4c00_0;
    %load/vec4 v00000275761a2d80_0;
    %part/s 1;
    %store/vec4 v00000275761a2a00_0, 0, 1;
    %wait E_00000275762fa130;
    %load/vec4 v00000275761a2d80_0;
    %subi 1, 0, 32;
    %store/vec4 v00000275761a2d80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000275761c6fc0 .scope module, "uut" "seq_detector_mealy" 2 15, 3 8 0, S_00000275761c5c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_00000275761c7490 .param/l "S0" 0 3 16, C4<00>;
P_00000275761c74c8 .param/l "S1" 0 3 17, C4<01>;
P_00000275761c7500 .param/l "S2" 0 3 18, C4<10>;
P_00000275761c7538 .param/l "S3" 0 3 19, C4<11>;
L_00000275761c5950 .functor AND 1, L_00000275761d35c0, v00000275761a2a00_0, C4<1>, C4<1>;
L_0000027576225048 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000275761c7580_0 .net/2u *"_ivl_0", 1 0, L_0000027576225048;  1 drivers
v00000275761c7620_0 .net *"_ivl_2", 0 0, L_00000275761d35c0;  1 drivers
v00000275761c76c0_0 .net "clk", 0 0, v00000275761a2960_0;  1 drivers
v00000275761c7760_0 .var "cur_state", 1 0;
v00000275761a26e0_0 .net "din", 0 0, v00000275761a2a00_0;  1 drivers
v00000275761a2780_0 .net "dout", 0 0, L_00000275761c5950;  alias, 1 drivers
v00000275761a2820_0 .var "nxt_state", 1 0;
v00000275761a28c0_0 .net "rst_n", 0 0, v00000275761d3660_0;  1 drivers
E_00000275762fa570 .event anyedge, v00000275761c7760_0, v00000275761a26e0_0;
L_00000275761d35c0 .cmp/eq 2, v00000275761c7760_0, L_0000027576225048;
    .scope S_00000275761c6fc0;
T_1 ;
    %wait E_00000275762fa130;
    %load/vec4 v00000275761a28c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000275761c7760_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000275761a2820_0;
    %assign/vec4 v00000275761c7760_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000275761c6fc0;
T_2 ;
    %wait E_00000275762fa570;
    %load/vec4 v00000275761c7760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000275761a2820_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000275761a26e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v00000275761a2820_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000275761a26e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v00000275761a2820_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000275761a26e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v00000275761a2820_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v00000275761a26e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v00000275761a2820_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000275761c5c00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275761a2960_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000275761c5c00;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v00000275761a2960_0;
    %inv;
    %store/vec4 v00000275761a2960_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000275761c5c00;
T_5 ;
    %vpi_call 2 29 "$dumpfile", "tb_seq_detector_mealy.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000275761c5c00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275761d3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275761a2a00_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000275762fa130;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275761d3660_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000275761a2fa0_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v00000275761c4c00_0, 0, 32;
    %fork TD_tb_seq_detector_mealy.drive_bits, S_00000275761c6e30;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000275761a2fa0_0, 0, 32;
    %pushi/vec4 109, 0, 32;
    %store/vec4 v00000275761c4c00_0, 0, 32;
    %fork TD_tb_seq_detector_mealy.drive_bits, S_00000275761c6e30;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000275761a2fa0_0, 0, 32;
    %pushi/vec4 109, 0, 32;
    %store/vec4 v00000275761c4c00_0, 0, 32;
    %fork TD_tb_seq_detector_mealy.drive_bits, S_00000275761c6e30;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000275761a2fa0_0, 0, 32;
    %pushi/vec4 61, 0, 32;
    %store/vec4 v00000275761c4c00_0, 0, 32;
    %fork TD_tb_seq_detector_mealy.drive_bits, S_00000275761c6e30;
    %join;
    %delay 50000, 0;
    %vpi_call 2 52 "$display", "\012[TB] Testbench completed.\012" {0 0 0};
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_seq_detector_mealy.v";
    "seq_detector_mealy.v";
