// Seed: 71266774
module module_0 (
    input  uwire id_0,
    output tri0  id_1
);
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output uwire id_4
);
  assign id_2 = id_3;
  assign id_0 = 1;
  assign id_4 = 1;
  reg  id_6;
  tri0 id_7;
  assign id_6 = 1;
  module_0(
      id_3, id_2
  );
  always begin
    if ({id_6, id_7, ""}) id_6 <= 1;
    repeat (id_3) @(posedge 1'h0);
  end
endmodule
