<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///E:/Xilinx/12.1/ISE_DS/ISE/acr2/data/xmlReportxbr.dtd">
<document><ascFile>BBv2JTAGKEY.rpt</ascFile><devFile>E:/Xilinx/12.1/ISE_DS/ISE/acr2/data/xa2c32a.chp</devFile><mfdFile>BBv2JTAGKEY.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="12-30-2010" design="BBv2JTAGKEY" device="XA2C32A" eqnType="1" pkg="VQ44" speed="-7" status="1" statusStr="Successful" swVersion="M.53d" time="  2:45PM" version="1.0"/><inputs id="DBGACK"/><inputs id="FT_DBGRQ"/><inputs id="FT_JTAG_BUF"/><inputs id="RTCK"/><inputs id="TARGET_PRESENT"/><inputs id="FT_TCK"/><inputs id="FT_TDI"/><inputs id="TDO"/><inputs id="FT_TMS"/><inputs id="FT_nSRST_BUF"/><inputs id="nSRSTPIN_SPECSIG"/><inputs id="FT_nSRST_OUT"/><inputs id="FT_nTRST"/><inputs id="FT_nTRST_BUF"/><pin id="FB1_MC1_PIN38" iostd="LVCMOS18" iostyle="KPR" pinnum="38" signal="nTRST" use="O"/><pin id="FB1_MC2_PIN37" iostd="LVCMOS18" iostyle="KPR" pinnum="37" signal="TDI" use="O"/><pin id="FB1_MC3_PIN36" iostd="LVCMOS18" iostyle="KPR" pinnum="36" signal="TMS" use="O"/><pin id="FB1_MC4_PIN34" iostd="LVCMOS18" iostyle="KPR" pinnum="34" signal="TCK" use="O"/><pin id="FB1_MC5_PIN33" iostd="LVCMOS18" iostyle="KPR" pinnum="33" signal="RTCK" use="I"/><pin id="FB1_MC6_PIN32" iostd="LVCMOS18" iostyle="KPR" pinnum="32" signal="TDO" use="I"/><pin id="FB1_MC7_PIN31" iostd="LVCMOS18" iostyle="KPR" pinnum="31" signal="nSRST" use="IO_SPECSIG"/><pin id="FB1_MC8_PIN30" iostd="LVCMOS18" iostyle="KPR" pinnum="30" signal="DBGRQ" use="O"/><pin id="FB1_MC9_PIN29" iostd="LVCMOS18" iostyle="KPR" pinnum="29" signal="DBGACK" use="I"/><pin id="FB1_MC10_PIN28" pinnum="28"/><pin id="FB1_MC11_PIN27" pinnum="27"/><pin id="FB1_MC12_PIN23" pinnum="23"/><pin id="FB1_MC13_PIN22" pinnum="22"/><pin id="FB1_MC14_PIN21" pinnum="21"/><pin id="FB1_MC15_PIN20" pinnum="20"/><pin id="FB1_MC16_PIN19" pinnum="19"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC3_PIN41" iostd="LVCMOS18" pinnum="41" signal="FT_DBGACK" use="O"/><pin id="FB2_MC4_PIN42" iostd="LVCMOS18" iostyle="KPR" pinnum="42" signal="FT_DBGRQ" use="I"/><pin id="FB2_MC5_PIN43" iostd="LVCMOS18" iostyle="KPR" pinnum="43" signal="FT_nSRST_BUF" use="I"/><pin id="FB2_MC6_PIN44" iostd="LVCMOS18" iostyle="KPR" pinnum="44" signal="FT_nTRST_BUF" use="I"/><pin id="FB2_MC7_PIN1" iostd="LVCMOS18" iostyle="KPR" pinnum="1" signal="FT_nSRST_OUT" use="I"/><pin id="FB2_MC8_PIN2" iostd="LVCMOS18" iostyle="KPR" pinnum="2" signal="FT_nTRST" use="I"/><pin id="FB2_MC9_PIN3" iostd="LVCMOS18" pinnum="3" signal="FT_RTCK" use="O"/><pin id="FB2_MC10_PIN5" iostd="LVCMOS18" pinnum="5" signal="FT_nSRST_IN" use="O"/><pin id="FB2_MC11_PIN6" iostd="LVCMOS18" pinnum="6" signal="FT_TARGET_PRESENT" use="O"/><pin id="FB2_MC12_PIN8" iostd="LVCMOS18" iostyle="KPR" pinnum="8" signal="FT_JTAG_BUF" use="I"/><pin id="FB2_MC13_PIN12" iostd="LVCMOS18" iostyle="KPR" pinnum="12" signal="FT_TMS" use="I"/><pin id="FB2_MC14_PIN13" iostd="LVCMOS18" pinnum="13" signal="FT_TDO" use="O"/><pin id="FB2_MC15_PIN14" iostd="LVCMOS18" iostyle="KPR" pinnum="14" signal="FT_TDI" use="I"/><pin id="FB2_MC16_PIN16" iostd="LVCMOS18" iostyle="KPR" pinnum="16" signal="FT_TCK" use="I"/><pin id="NOFB_NOMC_PIN18" iostyle="KPR" pinnum="18" signal="TARGET_PRESENT" use="I"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-1.8"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-1.8"/><fblock id="FB1" pinUse="9"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="2" signal="nTRST"><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_9"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37" sigUse="2" signal="TDI"><eq_pterm ptindx="FB1_13"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36" sigUse="2" signal="TMS"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34" sigUse="2" signal="TCK"><eq_pterm ptindx="FB1_19"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31" sigUse="2" signal="nSRST"><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_27"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30" sigUse="2" signal="DBGRQ"><eq_pterm ptindx="FB1_31"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19"/><fbinput id="FB1_I1" signal="FT_DBGRQ"/><fbinput id="FB1_I2" signal="FT_JTAG_BUF"/><fbinput id="FB1_I3" signal="FT_TCK"/><fbinput id="FB1_I4" signal="FT_TDI"/><fbinput id="FB1_I5" signal="FT_TMS"/><fbinput id="FB1_I6" signal="FT_nSRST_BUF"/><fbinput id="FB1_I7" signal="FT_nSRST_OUT"/><fbinput id="FB1_I8" signal="FT_nTRST_BUF"/><fbinput id="FB1_I9" signal="FT_nTRST"/><PAL><pterm id="FB1_7"><signal id="FT_JTAG_BUF" negated="ON"/></pterm><pterm id="FB1_9"><signal id="FT_nTRST_BUF" negated="ON"/></pterm><pterm id="FB1_10"><signal id="FT_nTRST"/></pterm><pterm id="FB1_13"><signal id="FT_TDI"/></pterm><pterm id="FB1_16"><signal id="FT_TMS"/></pterm><pterm id="FB1_19"><signal id="FT_TCK"/></pterm><pterm id="FB1_27"><signal id="FT_nSRST_BUF" negated="ON"/></pterm><pterm id="FB1_28"><signal id="FT_nSRST_OUT"/></pterm><pterm id="FB1_31"><signal id="FT_DBGRQ"/></pterm></PAL><bct id="FB1_bct7" use="CTE"><eq_pterm ptindx="FB1_7"/></bct><equation id="nTRST"><d1><eq_pterm ptindx="FB1_10"/></d1><oe><eq_pterm ptindx="FB1_9"/></oe></equation><equation id="TDI"><d1><eq_pterm ptindx="FB1_13"/></d1><oe><eq_pterm ptindx="FB1_7"/></oe></equation><equation id="TMS"><d1><eq_pterm ptindx="FB1_16"/></d1><oe><eq_pterm ptindx="FB1_7"/></oe></equation><equation id="TCK"><d1><eq_pterm ptindx="FB1_19"/></d1><oe><eq_pterm ptindx="FB1_7"/></oe></equation><equation id="nSRST"><d1><eq_pterm ptindx="FB1_28"/></d1><oe><eq_pterm ptindx="FB1_27"/></oe></equation><equation id="DBGRQ"><d1><eq_pterm ptindx="FB1_31"/></d1><oe><eq_pterm ptindx="FB1_7"/></oe></equation></fblock><fblock id="FB2" pinUse="14"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41" sigUse="1" signal="FT_DBGACK"><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3" sigUse="1" signal="FT_RTCK"><eq_pterm ptindx="FB2_34"/></macrocell><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5" sigUse="1" signal="FT_nSRST_IN"><eq_pterm ptindx="FB2_37"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6" sigUse="1" signal="FT_TARGET_PRESENT"><eq_pterm ptindx="FB2_40"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13" sigUse="1" signal="FT_TDO"><eq_pterm ptindx="FB2_49"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16"/><fbinput id="FB2_I1" signal="DBGACK"/><fbinput id="FB2_I2" signal="RTCK"/><fbinput id="FB2_I3" signal="TARGET_PRESENT"/><fbinput id="FB2_I4" signal="TDO"/><fbinput fbk="PIN" id="FB2_I5" signal="nSRSTPIN_SPECSIG"/><PAL><pterm id="FB2_16"><signal id="DBGACK"/></pterm><pterm id="FB2_34"><signal id="RTCK"/></pterm><pterm id="FB2_37"><signal id="nSRSTPIN_SPECSIG"/></pterm><pterm id="FB2_40"><signal id="TARGET_PRESENT"/></pterm><pterm id="FB2_49"><signal id="TDO"/></pterm></PAL><equation id="FT_DBGACK"><d1><eq_pterm ptindx="FB2_16"/></d1></equation><equation id="FT_RTCK"><d1><eq_pterm ptindx="FB2_34"/></d1></equation><equation id="FT_nSRST_IN"><d1><eq_pterm ptindx="FB2_37"/></d1></equation><equation id="FT_TARGET_PRESENT"><d1><eq_pterm ptindx="FB2_40"/></d1></equation><equation id="FT_TDO"><d1><eq_pterm ptindx="FB2_49"/></d1></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'BBv2JTAGKEY.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'FT_nSRST_BUF' based upon the   LOC constraint 'P43'. It is recommended that you declare this BUFG   explicitedly in your design. Note that for certain device families the output   of a BUFG constraint can not drive a gated clock, and the BUFG constraint   will be ignored.INFO:Cpld - Inferring BUFG constraint for signal 'FT_nSRST_OUT' based upon the   LOC constraint 'P1'. It is recommended that you declare this BUFG   explicitedly in your design. Note that for certain device families the output   of a BUFG constraint can not drive a gated clock, and the BUFG constraint   will be ignored.INFO:Cpld - Inferring BUFG constraint for signal 'FT_nTRST_BUF' based upon the   LOC constraint 'P44'. It is recommended that you declare this BUFG   explicitedly in your design. Note that for certain device families the output   of a BUFG constraint can not drive a gated clock, and the BUFG constraint   will be ignored.</warning><warning>Cpld:945 - The component 'XLXI_56' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_57' has no outputs and will be deleted.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_61' is   ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_48' is   ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_47' is   ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xa2c32a-7-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="nSRSTPIN_SPECSIG" value="nSRST.PIN"/><specSig signal="IO_SPECSIG" value="I/O"/></document>
