
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003713                       # Number of seconds simulated
sim_ticks                                  3713388000                       # Number of ticks simulated
final_tick                                 3713388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40040                       # Simulator instruction rate (inst/s)
host_op_rate                                    89335                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31228651                       # Simulator tick rate (ticks/s)
host_mem_usage                                 667224                       # Number of bytes of host memory used
host_seconds                                   118.91                       # Real time elapsed on the host
sim_insts                                     4761144                       # Number of instructions simulated
sim_ops                                      10622764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           87744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          157824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             245568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        87744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87744                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3837                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           23629096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           42501349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66130445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      23629096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23629096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          23629096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          42501349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66130445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3837                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3837                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 245568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  245568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3713304500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3837                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    411.151515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.846685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.410959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          171     28.79%     28.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          120     20.20%     48.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           64     10.77%     59.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      6.40%     66.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      4.55%     70.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      2.69%     73.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      3.20%     76.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      2.19%     78.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          126     21.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          594                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     52911750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               124855500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19185000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13789.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32539.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     967762.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2449020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1290300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                15122520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             27114900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               714720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        89374290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5773440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        826952580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              990942900                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            266.856816                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3651907500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       749500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       9372000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3440978500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     15031750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      51254750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    196001500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1863540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   963930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12273660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             22198080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1521600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        77673330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9623520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        832788180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              979188960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            263.691529                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3660700250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2836500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8592000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3465348250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     25062750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      41212000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    170336500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3646477                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3646477                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            353406                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2493443                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  101559                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                528                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2493443                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2328191                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           165252                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        16550                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2299143                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      906296                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1624                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      754770                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           216                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7426777                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             846293                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       15974788                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3646477                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2429750                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6127001                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  706996                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           559                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          421                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    754662                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 25489                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7327966                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.908689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.182165                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1645330     22.45%     22.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   142346      1.94%     24.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   334344      4.56%     28.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   204836      2.80%     31.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   131590      1.80%     33.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   956178     13.05%     46.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1009267     13.77%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    50286      0.69%     61.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2853789     38.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7327966                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.490991                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.150972                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   939546                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1718637                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3784885                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                531400                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 353498                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               31886821                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 353498                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1251960                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1667155                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2017                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3743069                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                310267                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               29634614                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2837                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10701                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1068                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  36237                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            39465985                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              61811284                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         36691386                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             22325                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              13974886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 25491099                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                106                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             77                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1942679                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3032142                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1378392                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             19637                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16101                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   24699706                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 160                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20106740                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            598673                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        14077101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     17401781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            127                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7327966                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.743836                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.957108                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3504448     47.82%     47.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176115      2.40%     50.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              187259      2.56%     52.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              293840      4.01%     56.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              656568      8.96%     65.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              521334      7.11%     72.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              933293     12.74%     85.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              598985      8.17%     93.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              456124      6.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7327966                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1056137     94.07%     94.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    58      0.01%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1919      0.17%     94.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 64466      5.74%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                33      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               53      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11844      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16482319     81.97%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   45      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2925      0.01%     82.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5479      0.03%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2576353     12.81%     94.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1024549      5.10%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2758      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            468      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20106740                       # Type of FU issued
system.cpu.iq.rate                           2.707331                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1122666                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.055835                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           49244734                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          38757900                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18586239                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               18051                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              19131                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7971                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21208553                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    9009                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            37095                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1759478                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       829708                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 353498                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1608061                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 13166                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            24699866                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               253                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3032142                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1378392                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 99                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    776                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12089                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            122                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         204295                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       249017                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               453312                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              19098076                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2299040                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1008664                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3205333                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1439505                       # Number of branches executed
system.cpu.iew.exec_stores                     906293                       # Number of stores executed
system.cpu.iew.exec_rate                     2.571516                       # Inst execution rate
system.cpu.iew.wb_sent                       18815456                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      18594210                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14102030                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17509705                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.503672                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.805384                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        14077857                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            353448                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5425544                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.957917                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.813352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2869056     52.88%     52.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       642130     11.84%     64.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       286265      5.28%     69.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       476705      8.79%     78.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       146011      2.69%     81.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        92686      1.71%     83.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        81743      1.51%     84.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       207527      3.82%     88.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       623421     11.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5425544                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4761144                       # Number of instructions committed
system.cpu.commit.committedOps               10622764                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1821348                       # Number of memory references committed
system.cpu.commit.loads                       1272664                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1085480                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4971                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10583195                       # Number of committed integer instructions.
system.cpu.commit.function_calls                36647                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1852      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8793799     82.78%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              22      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2450      0.02%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3293      0.03%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1271484     11.97%     94.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         548268      5.16%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1180      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10622764                       # Class of committed instruction
system.cpu.commit.bw_lim_events                623421                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     29502744                       # The number of ROB reads
system.cpu.rob.rob_writes                    51317031                       # The number of ROB writes
system.cpu.timesIdled                             843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           98811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4761144                       # Number of Instructions Simulated
system.cpu.committedOps                      10622764                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.559872                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.559872                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.641078                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.641078                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21531158                       # number of integer regfile reads
system.cpu.int_regfile_writes                16420717                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     12254                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6976                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   6257735                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8650067                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7512162                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1807                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1008.291277                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2795501                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            987.460615                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1008.291277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          967                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5620533                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5620533                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2247362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2247362                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       548139                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548139                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2795501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2795501                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2795501                       # number of overall hits
system.cpu.dcache.overall_hits::total         2795501                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        12804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12804                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          546                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          546                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13350                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13350                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13350                       # number of overall misses
system.cpu.dcache.overall_misses::total         13350                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    812541500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    812541500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     42306000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42306000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    854847500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    854847500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    854847500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    854847500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2260166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2260166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       548685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2808851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2808851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2808851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2808851                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005665                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000995                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004753                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63459.973446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63459.973446                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77483.516484                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77483.516484                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64033.520599                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64033.520599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64033.520599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64033.520599                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16440                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               253                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.980237                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    38.142857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          592                       # number of writebacks
system.cpu.dcache.writebacks::total               592                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        10515                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10515                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10519                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10519                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2289                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          542                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2831                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2831                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    172729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    172729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     41486000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     41486000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    214215000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    214215000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    214215000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    214215000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001008                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75460.463084                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75460.463084                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76542.435424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76542.435424                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75667.608619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75667.608619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75667.608619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75667.608619                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1045                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.091852                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              752526                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1555                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            483.939550                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.091852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.988461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1510873                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1510873                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       752526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          752526                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        752526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           752526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       752526                       # number of overall hits
system.cpu.icache.overall_hits::total          752526                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2133                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2133                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2133                       # number of overall misses
system.cpu.icache.overall_misses::total          2133                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    155242492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155242492                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    155242492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155242492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    155242492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155242492                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       754659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       754659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       754659                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       754659                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       754659                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       754659                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002826                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002826                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002826                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002826                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002826                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002826                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72781.290202                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72781.290202                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72781.290202                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72781.290202                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72781.290202                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72781.290202                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2381                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.760870                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1045                       # number of writebacks
system.cpu.icache.writebacks::total              1045                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          577                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          577                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          577                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          577                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          577                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          577                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1556                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1556                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1556                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1556                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1556                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    119271493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119271493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    119271493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119271493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    119271493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119271493                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002062                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002062                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002062                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002062                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76652.630463                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76652.630463                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76652.630463                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76652.630463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76652.630463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76652.630463                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3645.167453                       # Cycle average of tags in use
system.l2.tags.total_refs                        3388                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.882981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1269.716184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2375.451269                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.038749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.072493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.111242                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3837                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3757                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.117096                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     61661                       # Number of tag accesses
system.l2.tags.data_accesses                    61661                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          592                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              592                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1040                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1040                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    49                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                183                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               315                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   183                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   364                       # number of demand (read+write) hits
system.l2.demand_hits::total                      547                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  183                       # number of overall hits
system.l2.overall_hits::cpu.data                  364                       # number of overall hits
system.l2.overall_hits::total                     547                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 493                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1373                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1974                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1373                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2467                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3840                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1373                       # number of overall misses
system.l2.overall_misses::cpu.data               2467                       # number of overall misses
system.l2.overall_misses::total                  3840                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     40146500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      40146500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    114962500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114962500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    165925500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    165925500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     114962500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     206072000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        321034500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    114962500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    206072000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       321034500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1040                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1040                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1556                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2831                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4387                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1556                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2831                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4387                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.909594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909594                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.882391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882391                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.862385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.862385                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.882391                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.871424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.875313                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.882391                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.871424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.875313                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81433.062880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81433.062880                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83730.881282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83730.881282                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84055.471125                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84055.471125                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83730.881282                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83531.414674                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83602.734375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83730.881282                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83531.414674                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83602.734375                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            493                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1372                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1973                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3838                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3838                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     35216500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35216500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    101173500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101173500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    146122000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    146122000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    101173500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    181338500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    282512000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    101173500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    181338500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    282512000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.909594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.881748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.861948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.861948                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.881748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.871070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.881748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.871070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874858                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71433.062880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71433.062880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73741.618076                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73741.618076                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74060.821085                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74060.821085                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73741.618076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73535.482563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73609.171443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73741.618076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73535.482563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73609.171443                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3344                       # Transaction distribution
system.membus.trans_dist::ReadExReq               493                       # Transaction distribution
system.membus.trans_dist::ReadExResp              493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3344                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       245568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       245568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  245568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3837                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3837    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3837                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4676000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20295500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3713388000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1045                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             542                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1556                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2289                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       166400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       219072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 385472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4387                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002735                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052235                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4375     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4387                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5256500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2333498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4246999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
