
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : ram0
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

Modified Files: 44
FID:  path (prevtimestamp, timestamp)
16       C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\ram00\coder00.vhdl (2019-03-20 17:16:20, N/A)
19       C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\ram00\contRead00.vhdl (2019-03-20 11:15:21, N/A)
15       C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\ram00\contring00.vhdl (2019-03-20 11:07:53, N/A)
18       C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\ram00\mux00.vhdl (2019-03-12 11:55:43, N/A)
20       C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\ram00\packageram00.vhdl (2019-03-13 10:45:18, N/A)
17       C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\ram00\ram00.vhdl (2019-03-20 11:35:05, N/A)
21       C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\ram00\topram00.vhdl (2019-03-20 10:55:14, N/A)
0        C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\topdiv00VHDL\div00.vhdl (2019-02-19 20:01:42, N/A)
1        C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\topdiv00VHDL\osc00.vhdl (2019-02-19 19:04:48, N/A)
2        C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\topdiv00VHDL\packagediv00.vhdl (2019-02-19 20:07:20, N/A)
3        C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\topdiv00VHDL\topdiv00.vhdl (2019-03-11 22:51:13, N/A)
4        C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd (2017-04-27 17:11:44, N/A)
5        C:\lscc\diamond\3.10_x64\synpbase\lib\cpld\lattice.vhd (2017-08-05 02:23:36, N/A)
6        C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\arith.vhd (2017-08-05 01:03:44, N/A)
7        C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\hyperents.vhd (2017-08-05 01:03:44, N/A)
8        C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\location.map (2017-08-05 07:43:28, N/A)
9        C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\numeric.vhd (2017-08-05 01:03:44, N/A)
10       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (2017-08-05 01:03:44, N/A)
11       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd (2017-08-05 01:03:44, N/A)
12       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std1164.vhd (2017-08-05 01:03:44, N/A)
13       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\umr_capim.vhd (2017-08-05 01:03:44, N/A)
14       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\unsigned.vhd (2017-08-05 01:03:44, N/A)
22       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\coder00.vhdl (N/A, 2020-04-21 17:07:07)
23       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\contRead00.vhdl (N/A, 2019-03-20 11:15:21)
24       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\contring00.vhdl (N/A, 2019-03-20 11:07:53)
25       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\mux00.vhdl (N/A, 2019-03-12 11:55:43)
26       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\packageram00.vhdl (N/A, 2019-03-13 10:45:18)
27       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\ram00.vhdl (N/A, 2019-03-20 11:35:05)
28       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14)
29       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\div00.vhdl (N/A, 2019-02-19 20:01:42)
30       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\osc00.vhdl (N/A, 2019-02-19 19:04:48)
31       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\packagediv00.vhdl (N/A, 2019-02-19 20:07:20)
32       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\topdiv00.vhdl (N/A, 2019-03-11 22:51:13)
33       C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd (N/A, 2018-11-15 01:32:12)
34       C:\lscc\diamond\3.11_x64\synpbase\lib\cpld\lattice.vhd (N/A, 2019-04-01 09:08:08)
35       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\arith.vhd (N/A, 2019-04-01 09:07:44)
36       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\hyperents.vhd (N/A, 2019-04-01 09:07:44)
37       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\location.map (N/A, 2019-04-01 16:01:20)
38       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\numeric.vhd (N/A, 2019-04-01 09:07:44)
39       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (N/A, 2019-04-01 09:07:44)
40       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std.vhd (N/A, 2019-04-01 09:07:44)
41       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std1164.vhd (N/A, 2019-04-01 09:07:44)
42       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\umr_capim.vhd (N/A, 2019-04-01 09:07:44)
43       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\unsigned.vhd (N/A, 2019-04-01 09:07:44)

*******************************************************************
Modules that may have changed as a result of file changes: 9
MID:  lib.cell.view
8        work.coder00.coder0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\coder00.vhdl (N/A, 2020-04-21 17:07:07) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14) <-- (may instantiate this module)
14       work.contread00.contread0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\contRead00.vhdl (N/A, 2019-03-20 11:15:21) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14) <-- (may instantiate this module)
6        work.contring00.contring0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\contring00.vhdl (N/A, 2019-03-20 11:07:53) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14) <-- (may instantiate this module)
0        work.div00.div0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14) <-- (may instantiate this module)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\div00.vhdl (N/A, 2019-02-19 20:01:42) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\topdiv00.vhdl (N/A, 2019-03-11 22:51:13) <-- (may instantiate this module)
12       work.mux00.mux0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\mux00.vhdl (N/A, 2019-03-12 11:55:43) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14) <-- (may instantiate this module)
2        work.osc00.osc0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14) <-- (may instantiate this module)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\osc00.vhdl (N/A, 2019-02-19 19:04:48) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\topdiv00.vhdl (N/A, 2019-03-11 22:51:13) <-- (may instantiate this module)
10       work.ram00.ram0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\ram00.vhdl (N/A, 2019-03-20 11:35:05) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14) <-- (may instantiate this module)
4        work.topdiv00.topdiv0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14) <-- (may instantiate this module)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\topdiv00.vhdl (N/A, 2019-03-11 22:51:13) <-- (architecture and entity definition)
16       work.topram00.topram0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\ram00\topram00.vhdl (N/A, 2019-03-20 10:55:14) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
