

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Thu Jan 29 13:57:07 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   128002|   128002|  1.280 ms|  1.280 ms|  128003|  128003|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214  |top_kernel_Pipeline_VITIS_LOOP_15_2  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222  |top_kernel_Pipeline_VITIS_LOOP_24_3  |      109|      109|  1.090 us|  1.090 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1   |    45824|    45824|       179|          -|          -|   256|        no|
        |- VITIS_LOOP_31_4   |    82176|    82176|      1284|          -|          -|    64|        no|
        | + VITIS_LOOP_35_5  |      512|      512|         2|          -|          -|   256|        no|
        | + VITIS_LOOP_43_6  |      768|      768|         3|          -|          -|   256|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    738|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|    3739|   3169|    -|
|Memory           |       22|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    179|    -|
|Register         |        -|    -|     241|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|    7|    3980|   4086|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |mul_24s_24s_48_1_1_U10                          |mul_24s_24s_48_1_1                   |        0|   2|     0|    39|    0|
    |mul_40s_42ns_81_1_1_U11                         |mul_40s_42ns_81_1_1                  |        0|   5|     0|    22|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214  |top_kernel_Pipeline_VITIS_LOOP_15_2  |        0|   0|    34|   214|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222  |top_kernel_Pipeline_VITIS_LOOP_24_3  |        0|   0|  3705|  2894|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|   7|  3739|  3169|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |tmp_U  |tmp_RAM_AUTO_1R1W  |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                   |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_255_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln21_fu_291_p2       |         +|   0|  0|  32|          25|          17|
    |add_ln31_fu_361_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln35_fu_377_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln36_1_fu_510_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln36_2_fu_395_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln36_fu_504_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln43_fu_654_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln44_1_fu_672_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln44_fu_729_p2       |         +|   0|  0|  31|          24|          24|
    |sub_ln40_1_fu_474_p2     |         -|   0|  0|  25|           1|          18|
    |sub_ln40_fu_418_p2       |         -|   0|  0|  88|           1|          81|
    |and_ln21_fu_323_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln36_fu_538_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln40_1_fu_616_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_2_fu_605_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_599_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln44_1_fu_811_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_2_fu_825_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_3_fu_849_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_4_fu_855_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_5_fu_873_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_749_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_249_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln31_fu_355_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln35_fu_371_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln43_fu_648_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln44_1_fu_785_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln44_2_fu_791_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln44_fu_771_p2      |      icmp|   0|  0|  14|           7|           2|
    |or_ln40_1_fu_630_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln40_fu_588_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln44_1_fu_887_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_2_fu_861_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_837_p2        |        or|   0|  0|   2|           1|           1|
    |col_sum_fu_558_p3        |    select|   0|  0|  24|           1|          24|
    |denom_1_fu_343_p3        |    select|   0|  0|  24|           1|          24|
    |scale_1_fu_636_p3        |    select|   0|  0|  24|           1|          24|
    |scale_fu_480_p3          |    select|   0|  0|  18|           1|          18|
    |select_ln21_fu_335_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln36_fu_550_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln40_1_fu_462_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln40_fu_622_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln44_1_fu_817_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln44_2_fu_879_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln44_3_fu_893_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln44_fu_797_p3    |    select|   0|  0|   2|           1|           1|
    |xor_ln21_1_fu_329_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln21_fu_317_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_1_fu_544_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_fu_532_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_1_fu_610_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln40_fu_593_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_1_fu_805_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_2_fu_831_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_3_fu_843_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_4_fu_867_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_743_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 738|         259|         524|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |A_address0          |  14|          3|   14|         42|
    |A_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  65|         13|    1|         13|
    |empty_reg_191       |   9|          2|   24|         48|
    |i_1_reg_180         |   9|          2|    9|         18|
    |i_2_reg_203         |   9|          2|    9|         18|
    |i_fu_134            |   9|          2|    9|         18|
    |j_fu_142            |   9|          2|    7|         14|
    |tmp_address0        |   9|          2|   14|         28|
    |tmp_address0_local  |  14|          3|   14|         42|
    |tmp_ce0             |   9|          2|    1|          2|
    |tmp_we0             |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 179|         38|  104|        248|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln31_reg_938                                             |   7|   0|    7|          0|
    |add_ln35_reg_952                                             |   9|   0|    9|          0|
    |add_ln43_reg_987                                             |   9|   0|    9|          0|
    |ap_CS_fsm                                                    |  12|   0|   12|          0|
    |conv7_i_reg_979                                              |  48|   0|   48|          0|
    |denom_1_reg_930                                              |  24|   0|   24|          0|
    |empty_reg_191                                                |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_15_2_fu_214_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_24_3_fu_222_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_180                                                  |   9|   0|    9|          0|
    |i_2_reg_203                                                  |   9|   0|    9|          0|
    |i_fu_134                                                     |   9|   0|    9|          0|
    |j_fu_142                                                     |   7|   0|    7|          0|
    |scale_reg_962                                                |  18|   0|   18|          0|
    |select_ln44_3_reg_1002                                       |  24|   0|   24|          0|
    |tmp_7_reg_968                                                |   1|   0|    1|          0|
    |tmp_s_reg_917                                                |   8|   0|   14|          6|
    |zext_ln31_reg_943                                            |   7|   0|   14|          7|
    |zext_ln44_1_reg_992                                          |  14|   0|   64|         50|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 241|   0|  304|         63|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   24|   ap_memory|             A|         array|
|C_address0  |  out|   14|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   24|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

