{"vcs1":{"timestamp_begin":1747552852.299381556, "rt":9.81, "ut":9.88, "st":0.65}}
{"vcselab":{"timestamp_begin":1747552862.187944649, "rt":0.39, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1747552862.642740834, "rt":0.44, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747552851.654818437}
{"VCS_COMP_START_TIME": 1747552851.654818437}
{"VCS_COMP_END_TIME": 1747552863.236192301}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 490164}}
{"vcselab": {"peak_mem": 183884}}
