
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /opt/verilog/verilog-ripple-counter/pa.fromNcd.tcl
# create_project -name verilog-ripple-counter -dir "/opt/verilog/verilog-ripple-counter/planAhead_run_1" -part xc6slx16csg324-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/opt/verilog/verilog-ripple-counter/ripple_carry_counter.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/opt/verilog/verilog-ripple-counter} }
# set_property target_constrs_file "ripple_carry_counter.ucf" [current_fileset -constrset]
Adding file '/opt/verilog/verilog-ripple-counter/ripple_carry_counter.ucf' to fileset 'constrs_1'
# add_files [list {ripple_carry_counter.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ripple_carry_counter.ngc ...
WARNING:NetListWriters:298 - No output is written to ripple_carry_counter.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ripple_carry_counter.edif ...
ngc2edif: Total memory usage is 91928 kilobytes

Parsing EDIF File [./planAhead_run_1/verilog-ripple-counter.data/cache/ripple_carry_counter_ngc_2d278b90.edif]
Finished Parsing EDIF File [./planAhead_run_1/verilog-ripple-counter.data/cache/ripple_carry_counter_ngc_2d278b90.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from /opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/XilinxEmbedded/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/opt/verilog/verilog-ripple-counter/ripple_carry_counter.ucf]
Finished Parsing UCF File [/opt/verilog/verilog-ripple-counter/ripple_carry_counter.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 9716987c
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2957.551 ; gain = 173.918
# read_xdl -file "/opt/verilog/verilog-ripple-counter/ripple_carry_counter.ncd"
Release 14.6 - xdl P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx16.nph' in environment /opt/XilinxEmbedded/14.6/ISE_DS/ISE/.
   "ripple_carry_counter" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Successfully converted design '/opt/verilog/verilog-ripple-counter/ripple_carry_counter.ncd' to '/opt/verilog/verilog-ripple-counter/ripple_carry_counter.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : /opt/verilog/verilog-ripple-counter/ripple_carry_counter.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : /opt/verilog/verilog-ripple-counter/ripple_carry_counter.ncd
INFO: [Designutils 20-671] Placed 15 instances
read_xdl: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2957.539 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "/opt/verilog/verilog-ripple-counter/ripple_carry_counter.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/opt/verilog/verilog-ripple-counter/ripple_carry_counter.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Nov  3 12:46:24 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
