<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p271" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_271{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_271{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_271{left:407px;bottom:1141px;letter-spacing:-0.13px;}
#t4_271{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.41px;}
#t5_271{left:96px;bottom:1071px;letter-spacing:-0.35px;}
#t6_271{left:70px;bottom:1045px;}
#t7_271{left:96px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t8_271{left:228px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t9_271{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_271{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_271{left:70px;bottom:988px;}
#tc_271{left:96px;bottom:991px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_271{left:320px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#te_271{left:96px;bottom:975px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_271{left:96px;bottom:958px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tg_271{left:96px;bottom:941px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#th_271{left:70px;bottom:915px;}
#ti_271{left:96px;bottom:918px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tj_271{left:242px;bottom:918px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tk_271{left:96px;bottom:901px;letter-spacing:-0.15px;}
#tl_271{left:70px;bottom:843px;letter-spacing:0.13px;}
#tm_271{left:152px;bottom:843px;letter-spacing:0.15px;word-spacing:0.01px;}
#tn_271{left:70px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_271{left:70px;bottom:802px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_271{left:70px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tq_271{left:70px;bottom:753px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tr_271{left:70px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_271{left:70px;bottom:678px;letter-spacing:0.14px;}
#tt_271{left:152px;bottom:678px;letter-spacing:0.15px;word-spacing:0.01px;}
#tu_271{left:152px;bottom:656px;letter-spacing:0.17px;word-spacing:0.01px;}
#tv_271{left:70px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tw_271{left:70px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_271{left:70px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#ty_271{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_271{left:70px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#t10_271{left:70px;bottom:541px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t11_271{left:70px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_271{left:70px;bottom:499px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#t13_271{left:70px;bottom:483px;letter-spacing:-0.14px;}
#t14_271{left:70px;bottom:424px;letter-spacing:0.13px;}
#t15_271{left:152px;bottom:424px;letter-spacing:0.15px;word-spacing:0.01px;}
#t16_271{left:70px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_271{left:70px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t18_271{left:70px;bottom:315px;letter-spacing:0.16px;}
#t19_271{left:151px;bottom:315px;letter-spacing:0.2px;}
#t1a_271{left:70px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1b_271{left:70px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.35px;}
#t1c_271{left:70px;bottom:247px;}
#t1d_271{left:96px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_271{left:415px;bottom:250px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1f_271{left:96px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t1g_271{left:605px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1h_271{left:96px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_271{left:96px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1j_271{left:70px;bottom:174px;}
#t1k_271{left:96px;bottom:177px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#t1l_271{left:301px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1m_271{left:96px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_271{left:96px;bottom:144px;letter-spacing:-0.16px;word-spacing:-0.43px;}

.s1_271{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_271{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_271{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_271{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_271{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_271{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_271{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts271" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg271Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg271" style="-webkit-user-select: none;"><object width="935" height="1210" data="271/271.svg" type="image/svg+xml" id="pdf271" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_271" class="t s1_271">Vol. 1 </span><span id="t2_271" class="t s1_271">11-3 </span>
<span id="t3_271" class="t s2_271">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_271" class="t s3_271">information on the functions of these flags see Section 10.2.3.4, “Denormals-Are-Zeros,” and Section 10.2.3.3, </span>
<span id="t5_271" class="t s3_271">“Flush-To-Zero.” </span>
<span id="t6_271" class="t s4_271">• </span><span id="t7_271" class="t s5_271">MMX registers — </span><span id="t8_271" class="t s3_271">These eight registers (see Figure 9-2) are used to perform operations on 64-bit packed </span>
<span id="t9_271" class="t s3_271">integer data. They are also used to hold operands for some operations performed between MMX and XMM </span>
<span id="ta_271" class="t s3_271">registers. MMX registers are referenced by the names MM0 through MM7. </span>
<span id="tb_271" class="t s4_271">• </span><span id="tc_271" class="t s5_271">General-purpose registers — </span><span id="td_271" class="t s3_271">The eight general-purpose registers (see Figure 3-5) are used along with the </span>
<span id="te_271" class="t s3_271">existing IA-32 addressing modes to address operands in memory. MMX and XMM registers cannot be used to </span>
<span id="tf_271" class="t s3_271">address memory. The general-purpose registers are also used to hold operands for some SSE2 instructions. </span>
<span id="tg_271" class="t s3_271">These registers are referenced by the names EAX, EBX, ECX, EDX, EBP, ESI, EDI, and ESP. </span>
<span id="th_271" class="t s4_271">• </span><span id="ti_271" class="t s5_271">EFLAGS register — </span><span id="tj_271" class="t s3_271">This 32-bit register (see Figure 3-8) is used to record the results of some compare </span>
<span id="tk_271" class="t s3_271">operations. </span>
<span id="tl_271" class="t s6_271">11.2.1 </span><span id="tm_271" class="t s6_271">Intel® SSE2 in 64-Bit Mode and Compatibility Mode </span>
<span id="tn_271" class="t s3_271">In compatibility mode, Intel SSE2 functions like it does in protected mode. In 64-bit mode, eight additional XMM </span>
<span id="to_271" class="t s3_271">registers are accessible. Registers XMM8-XMM15 are accessed by using REX prefixes. </span>
<span id="tp_271" class="t s3_271">Memory operands are specified using the ModR/M, SIB encoding described in Section 3.7.5. </span>
<span id="tq_271" class="t s3_271">Some Intel SSE2 instructions may be used to operate on general-purpose registers. Use the REX.W prefix to access </span>
<span id="tr_271" class="t s3_271">64-bit general-purpose registers. Note that if a REX prefix is used when it has no meaning, the prefix is ignored. </span>
<span id="ts_271" class="t s6_271">11.2.2 </span><span id="tt_271" class="t s6_271">Compatibility of Intel® SSE2 with Intel® SSE, MMX Technology, and x87 FPU </span>
<span id="tu_271" class="t s6_271">Programming Environment </span>
<span id="tv_271" class="t s3_271">Intel SSE2 does not introduce any new state to the IA-32 execution environment beyond that of Intel SSE. Intel </span>
<span id="tw_271" class="t s3_271">SSE2 represents an enhancement of Intel SSE; they are fully compatible and share the same state information. </span>
<span id="tx_271" class="t s3_271">Intel SSE and SSE2 instructions can be executed together in the same instruction stream without the need to save </span>
<span id="ty_271" class="t s3_271">state when switching between instruction sets. </span>
<span id="tz_271" class="t s3_271">XMM registers are independent of the x87 FPU and MMX registers; so Intel SSE and SSE2 operations performed on </span>
<span id="t10_271" class="t s3_271">XMM registers can be performed in parallel with x87 FPU or MMX technology operations; see Section 11.6.7, “Inter- </span>
<span id="t11_271" class="t s3_271">action of Intel® SSE and SSE2 Instructions with x87 FPU and MMX Instructions.” </span>
<span id="t12_271" class="t s3_271">The FXSAVE and FXRSTOR instructions save and restore the SSE and SSE2 states along with the x87 FPU and MMX </span>
<span id="t13_271" class="t s3_271">states. </span>
<span id="t14_271" class="t s6_271">11.2.3 </span><span id="t15_271" class="t s6_271">Denormals-Are-Zeros Flag </span>
<span id="t16_271" class="t s3_271">The denormals-are-zeros flag (bit 6 in the MXCSR register) was introduced into the IA-32 architecture with Intel </span>
<span id="t17_271" class="t s3_271">SSE2. See Section 10.2.3.4, “Denormals-Are-Zeros,” for a description of this flag. </span>
<span id="t18_271" class="t s7_271">11.3 </span><span id="t19_271" class="t s7_271">INTEL® SSE2 DATA TYPES </span>
<span id="t1a_271" class="t s3_271">Intel SSE2 introduced one 128-bit packed floating-point data type and four 128-bit SIMD integer data types to the </span>
<span id="t1b_271" class="t s3_271">IA-32 architecture (see Figure 11-2). </span>
<span id="t1c_271" class="t s4_271">• </span><span id="t1d_271" class="t s5_271">Packed double precision floating-point — </span><span id="t1e_271" class="t s3_271">This 128-bit data type consists of two IEEE 64-bit double </span>
<span id="t1f_271" class="t s3_271">precision floating-point values packed into a double quadword. See Figure </span><span id="t1g_271" class="t s3_271">4-3 for the layout of a 64-bit double </span>
<span id="t1h_271" class="t s3_271">precision floating-point value; refer to Section 4.2.2, “Floating-Point Data Types,” for a detailed description of </span>
<span id="t1i_271" class="t s3_271">double precision floating-point values. </span>
<span id="t1j_271" class="t s4_271">• </span><span id="t1k_271" class="t s5_271">128-bit packed integers — </span><span id="t1l_271" class="t s3_271">The four 128-bit packed integer data types can contain 16 byte integers, 8 word </span>
<span id="t1m_271" class="t s3_271">integers, 4 doubleword integers, or 2 quadword integers. Refer to Section 4.6.2, “128-Bit Packed SIMD Data </span>
<span id="t1n_271" class="t s3_271">Types,” for a detailed description of the 128-bit packed integers. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
