$date
	Mon Feb 08 19:14:08 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RegisterTestBench $end
$var wire 32 ! test_out [31:0] $end
$var reg 1 " Clk $end
$var reg 1 # test_clk $end
$var reg 32 $ test_in [31:0] $end
$var reg 1 % test_load $end
$var reg 1 & test_reset $end
$scope module test_reg $end
$var wire 1 # Clk $end
$var wire 32 ' IN [31:0] $end
$var wire 1 % Load $end
$var wire 32 ( OUT [31:0] $end
$var wire 1 & Reset $end
$var reg 32 ) d [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
1&
0%
b0 $
0#
x"
b0 !
$end
#1
b1 $
b1 '
1#
0&
1%
#2
b1 !
b1 (
b1 )
0#
#3
b0 $
b0 '
1#
0%
#1500
