# Reading pref.tcl
# do Z:/github/dvl/code/fpga/sim/sim.mdo
# Loading project sim
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 14:27:28 on Mar 28,2024
# vlog -reportprogress 300 "+incdir+Z:/github/dvl/code/fpga/sysclk_pll/rtl" -work work Z:/github/dvl/code/fpga/sysclk_pll/rtl/sysclk_pll.v -suppress 2388 
# -- Compiling module sysclk_pll
# -- Compiling module sysclk_pll_ipgen_lscc_pll
# 
# Top level modules:
# 	sysclk_pll
# End time: 14:27:29 on Mar 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 14:27:29 on Mar 28,2024
# vlog -reportprogress 300 -sv -mfcu "+incdir+Z:/github/dvl/code/fpga/source/impl_1" -work work Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv Z:/github/dvl/code/fpga/source/impl_1/h_bridge.sv Z:/github/dvl/code/fpga/source/impl_1/dvl_top.sv Z:/github/dvl/code/fpga/source/impl_1/dff.sv Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_clk.sv 
# -- Compiling module i2c_peripheral
# -- Compiling module h_bridge
# -- Compiling module dvl_top
# -- Compiling module dff
# -- Compiling module i2c_peripheral_tb
# -- Compiling module i2c_peripheral_clk
# 
# Top level modules:
# 	i2c_peripheral
# 	dvl_top
# 	dff
# 	i2c_peripheral_tb
# End time: 14:27:29 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -lib work -L pmi_work -L ovi_ice40up -suppress vsim-7033,vsim-8630,3009,3389 i2c_peripheral_tb 
# Start time: 14:27:29 on Mar 28,2024
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.i2c_peripheral_tb
# Loading work.i2c_peripheral_clk
# .main_pane.wave.interior.cs.body.pw.wf
# Starting Testbench...
add wave -position end  sim:/i2c_peripheral_tb/DUT/ADDRESS
add wave -position end  sim:/i2c_peripheral_tb/DUT/rst
add wave -position end  sim:/i2c_peripheral_tb/DUT/clk
add wave -position end  sim:/i2c_peripheral_tb/DUT/tx
add wave -position end  sim:/i2c_peripheral_tb/DUT/scl
add wave -position end  sim:/i2c_peripheral_tb/DUT/sda
add wave -position end  sim:/i2c_peripheral_tb/DUT/rx
add wave -position end  sim:/i2c_peripheral_tb/DUT/debug
add wave -position end  sim:/i2c_peripheral_tb/DUT/rw
add wave -position end  sim:/i2c_peripheral_tb/DUT/state
add wave -position end  sim:/i2c_peripheral_tb/DUT/next_state
add wave -position end  sim:/i2c_peripheral_tb/DUT/startstop
add wave -position end  sim:/i2c_peripheral_tb/DUT/next_startstop
add wave -position end  sim:/i2c_peripheral_tb/DUT/counter
add wave -position end  sim:/i2c_peripheral_tb/DUT/next_counter
add wave -position end  sim:/i2c_peripheral_tb/DUT/counter_p1
add wave -position end  sim:/i2c_peripheral_tb/DUT/counter_n1
add wave -position end  sim:/i2c_peripheral_tb/DUT/rx_reg
add wave -position end  sim:/i2c_peripheral_tb/DUT/next_rx_reg
add wave -position end  sim:/i2c_peripheral_tb/DUT/next_rx
add wave -position end  sim:/i2c_peripheral_tb/DUT/next_rw
add wave -position end  sim:/i2c_peripheral_tb/DUT/sda_out
add wave -position end  sim:/i2c_peripheral_tb/DUT/next_sda_out
add wave -position end  sim:/i2c_peripheral_tb/DUT/output_enable
add wave -position end  sim:/i2c_peripheral_tb/DUT/next_output_enable
add wave -position end  sim:/i2c_peripheral_tb/DUT/sda_negedge
add wave -position end  sim:/i2c_peripheral_tb/DUT/sda_posedge
add wave -position end  sim:/i2c_peripheral_tb/DUT/scl_posedge
add wave -position end  sim:/i2c_peripheral_tb/DUT/scl_negedge
add wave -position end  sim:/i2c_peripheral_tb/DUT/sda_last
add wave -position end  sim:/i2c_peripheral_tb/DUT/sda_curr
add wave -position end  sim:/i2c_peripheral_tb/DUT/scl_last
add wave -position end  sim:/i2c_peripheral_tb/DUT/scl_curr
restart -f; run 300000
# Closing VCD file "i2c_peripheral_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Starting Testbench...
restart -f; run 3000000
# Closing VCD file "i2c_peripheral_tb.vcd"
# Starting Testbench...
restart -f; run 700000
# Closing VCD file "i2c_peripheral_tb.vcd"
# Starting Testbench...
restart -f; run 500000
# Closing VCD file "i2c_peripheral_tb.vcd"
# Starting Testbench...
# Compile of i2c_peripheral.sv was successful.
# Compile of h_bridge.sv was successful.
# Compile of dvl_top.sv was successful.
# Compile of dff.sv was successful.
# Compile of i2c_peripheral_tb.sv was successful.
# Compile of sysclk_pll.v was successful.
# Compile of i2c_peripheral_clk.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f; run 500000
# Closing VCD file "i2c_peripheral_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.i2c_peripheral_tb
# Loading work.i2c_peripheral_clk
# Starting Testbench...
# Compile of i2c_peripheral.sv was successful.
# Compile of h_bridge.sv was successful.
# Compile of dvl_top.sv was successful.
# Compile of dff.sv was successful.
# Compile of i2c_peripheral_tb.sv was successful.
# Compile of sysclk_pll.v was successful.
# Compile of i2c_peripheral_clk.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f; run 500000
# Closing VCD file "i2c_peripheral_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.i2c_peripheral_tb
# Loading work.i2c_peripheral_clk
# Starting Testbench...
# Compile of i2c_peripheral.sv was successful.
# Compile of h_bridge.sv was successful.
# Compile of dvl_top.sv was successful.
# Compile of dff.sv was successful.
# Compile of i2c_peripheral_tb.sv was successful.
# Compile of sysclk_pll.v was successful.
# Compile of i2c_peripheral_clk.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f; run 500000
# Closing VCD file "i2c_peripheral_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.i2c_peripheral_tb
# Loading work.i2c_peripheral_clk
# Starting Testbench...
# End time: 20:41:06 on Mar 28,2024, Elapsed time: 6:13:37
# Errors: 0, Warnings: 1
