\t (00:00:00) allegro 16.6-2015 S087 (v16-6-112GT) Windows 32
\t (00:00:00)     Journal start - Sat Jan 06 20:00:30 2018
\t (00:00:00)         Host=DESKTOP-1H319N6 User=jifeng Pid=123624 CPUs=4
\t (00:00:00) CmdLine= C:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe F:\008.newproject\000.配件\002.ACDC开关电源-12V\MiniACDC-12V-V001.brd
\t (00:00:00) 
\t (00:00:00) Opening existing design...
\d (00:00:00) Design opened: F:/008.newproject/000.配件/002.ACDC开关电源-12V/MiniACDC-12V-V001.brd
\i (00:00:00) trapsize 1483
\i (00:00:00) trapsize 1456
\i (00:00:00) trapsize 1487
\i (00:00:00) trapsize 1500
\i (00:00:01) trapsize 1323
\i (00:00:01) trapsize 1323
\i (00:00:02) etchedit 
\i (00:00:03) pick grid 42.6291 14.3706
\t (00:00:03) last pick:  42.6000 14.4000
\i (00:00:03) zoom out 1 
\i (00:00:03) setwindow pcb
\i (00:00:03) zoom out 39.1616 16.0912
\i (00:00:03) trapsize 2647
\i (00:00:04) roam y -96 
\i (00:00:04) roam y -96
\i (00:00:32) drag_start grid -12.5073 31.6554
\i (00:00:32) drag_stop -3.2429 13.6560
\i (00:00:41) xhilite 
\i (00:00:41) xname_flush 
\i (00:00:41) done 
\i (00:00:41) etchedit 
\i (00:00:51) exit 
\e (00:00:51) Do you want to save the changes you made to MiniACDC-12V-V001.brd?
\i (00:00:54) fillin menu_cancel 
\i (00:00:54) etchedit 
\i (00:01:37) xhilite 
\i (00:01:37) xname_flush 
\i (00:01:37) done 
\i (00:01:37) etchedit 
\i (00:01:52) xhilite 
\i (00:01:52) xname_flush 
\i (00:01:52) done 
\i (00:01:52) etchedit 
\i (00:02:04) exit 
\e (00:02:04) Do you want to save the changes you made to MiniACDC-12V-V001.brd?
\i (00:02:05) fillin no 
\t (00:02:06)     Journal end - Sat Jan 06 20:02:36 2018
