;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit RISCV_core : 
  module RISCV_decoder : 
    input clock : Clock
    input reset : Reset
    output io : {flip instr_data_i : UInt<32>, instr_type_o : UInt<6>, rs1_addr_o : UInt<5>, rs2_addr_o : UInt<5>, rs3_addr_o : UInt<5>, rd_addr_o : UInt<5>, imm_o : UInt<32>, csr_raddr_o : UInt<32>, csr_waddr_o : UInt<32>}
    
    io.instr_type_o <= UInt<1>("h00") @[RISCV_decoder.scala 20:19]
    node _T = bits(io.instr_data_i, 6, 0) @[RISCV_decoder.scala 21:25]
    node _T_1 = eq(UInt<6>("h033"), _T) @[Conditional.scala 37:30]
    when _T_1 : @[Conditional.scala 40:58]
      node _T_2 = bits(io.instr_data_i, 14, 12) @[RISCV_decoder.scala 23:30]
      node _T_3 = eq(UInt<1>("h00"), _T_2) @[Conditional.scala 37:30]
      when _T_3 : @[Conditional.scala 40:58]
        node _T_4 = bits(io.instr_data_i, 31, 25) @[RISCV_decoder.scala 25:32]
        node _T_5 = eq(_T_4, UInt<1>("h00")) @[RISCV_decoder.scala 25:41]
        when _T_5 : @[RISCV_decoder.scala 25:50]
          io.instr_type_o <= UInt<5>("h01c") @[RISCV_decoder.scala 26:29]
          skip @[RISCV_decoder.scala 25:50]
        else : @[RISCV_decoder.scala 27:57]
          node _T_6 = bits(io.instr_data_i, 31, 25) @[RISCV_decoder.scala 27:38]
          node _T_7 = eq(_T_6, UInt<6>("h020")) @[RISCV_decoder.scala 27:47]
          when _T_7 : @[RISCV_decoder.scala 27:57]
            io.instr_type_o <= UInt<5>("h01d") @[RISCV_decoder.scala 28:29]
            skip @[RISCV_decoder.scala 27:57]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_8 = eq(UInt<1>("h01"), _T_2) @[Conditional.scala 37:30]
        when _T_8 : @[Conditional.scala 39:67]
          io.instr_type_o <= UInt<5>("h01e") @[RISCV_decoder.scala 32:27]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_9 = eq(UInt<2>("h02"), _T_2) @[Conditional.scala 37:30]
          when _T_9 : @[Conditional.scala 39:67]
            io.instr_type_o <= UInt<5>("h01f") @[RISCV_decoder.scala 35:27]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_10 = eq(UInt<2>("h03"), _T_2) @[Conditional.scala 37:30]
            when _T_10 : @[Conditional.scala 39:67]
              io.instr_type_o <= UInt<6>("h020") @[RISCV_decoder.scala 38:27]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_11 = eq(UInt<3>("h04"), _T_2) @[Conditional.scala 37:30]
              when _T_11 : @[Conditional.scala 39:67]
                io.instr_type_o <= UInt<6>("h021") @[RISCV_decoder.scala 41:27]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_12 = eq(UInt<3>("h05"), _T_2) @[Conditional.scala 37:30]
                when _T_12 : @[Conditional.scala 39:67]
                  node _T_13 = bits(io.instr_data_i, 31, 25) @[RISCV_decoder.scala 44:32]
                  node _T_14 = eq(_T_13, UInt<1>("h00")) @[RISCV_decoder.scala 44:41]
                  when _T_14 : @[RISCV_decoder.scala 44:50]
                    io.instr_type_o <= UInt<6>("h022") @[RISCV_decoder.scala 45:29]
                    skip @[RISCV_decoder.scala 44:50]
                  else : @[RISCV_decoder.scala 46:58]
                    node _T_15 = bits(io.instr_data_i, 31, 25) @[RISCV_decoder.scala 46:39]
                    node _T_16 = eq(_T_15, UInt<6>("h020")) @[RISCV_decoder.scala 46:48]
                    when _T_16 : @[RISCV_decoder.scala 46:58]
                      io.instr_type_o <= UInt<6>("h023") @[RISCV_decoder.scala 47:29]
                      skip @[RISCV_decoder.scala 46:58]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_17 = eq(UInt<3>("h06"), _T_2) @[Conditional.scala 37:30]
                  when _T_17 : @[Conditional.scala 39:67]
                    io.instr_type_o <= UInt<6>("h024") @[RISCV_decoder.scala 51:27]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_18 = eq(UInt<3>("h07"), _T_2) @[Conditional.scala 37:30]
                    when _T_18 : @[Conditional.scala 39:67]
                      io.instr_type_o <= UInt<6>("h025") @[RISCV_decoder.scala 54:27]
                      skip @[Conditional.scala 39:67]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_19 = eq(UInt<5>("h013"), _T) @[Conditional.scala 37:30]
      when _T_19 : @[Conditional.scala 39:67]
        node _T_20 = bits(io.instr_data_i, 14, 12) @[RISCV_decoder.scala 59:29]
        node _T_21 = eq(UInt<1>("h00"), _T_20) @[Conditional.scala 37:30]
        when _T_21 : @[Conditional.scala 40:58]
          io.instr_type_o <= UInt<5>("h013") @[RISCV_decoder.scala 61:27]
          skip @[Conditional.scala 40:58]
        else : @[Conditional.scala 39:67]
          node _T_22 = eq(UInt<1>("h01"), _T_20) @[Conditional.scala 37:30]
          when _T_22 : @[Conditional.scala 39:67]
            io.instr_type_o <= UInt<5>("h019") @[RISCV_decoder.scala 64:27]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_23 = eq(UInt<2>("h02"), _T_20) @[Conditional.scala 37:30]
            when _T_23 : @[Conditional.scala 39:67]
              io.instr_type_o <= UInt<5>("h014") @[RISCV_decoder.scala 67:27]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_24 = eq(UInt<2>("h03"), _T_20) @[Conditional.scala 37:30]
              when _T_24 : @[Conditional.scala 39:67]
                io.instr_type_o <= UInt<5>("h015") @[RISCV_decoder.scala 70:27]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_25 = eq(UInt<3>("h04"), _T_20) @[Conditional.scala 37:30]
                when _T_25 : @[Conditional.scala 39:67]
                  io.instr_type_o <= UInt<5>("h016") @[RISCV_decoder.scala 73:27]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_26 = eq(UInt<3>("h05"), _T_20) @[Conditional.scala 37:30]
                  when _T_26 : @[Conditional.scala 39:67]
                    node _T_27 = bits(io.instr_data_i, 31, 25) @[RISCV_decoder.scala 76:32]
                    node _T_28 = eq(_T_27, UInt<1>("h00")) @[RISCV_decoder.scala 76:41]
                    when _T_28 : @[RISCV_decoder.scala 76:50]
                      io.instr_type_o <= UInt<5>("h01a") @[RISCV_decoder.scala 77:29]
                      skip @[RISCV_decoder.scala 76:50]
                    else : @[RISCV_decoder.scala 78:58]
                      node _T_29 = bits(io.instr_data_i, 31, 25) @[RISCV_decoder.scala 78:39]
                      node _T_30 = eq(_T_29, UInt<6>("h020")) @[RISCV_decoder.scala 78:48]
                      when _T_30 : @[RISCV_decoder.scala 78:58]
                        io.instr_type_o <= UInt<5>("h01b") @[RISCV_decoder.scala 79:29]
                        skip @[RISCV_decoder.scala 78:58]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_31 = eq(UInt<3>("h06"), _T_20) @[Conditional.scala 37:30]
                    when _T_31 : @[Conditional.scala 39:67]
                      io.instr_type_o <= UInt<5>("h017") @[RISCV_decoder.scala 83:27]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_32 = eq(UInt<3>("h07"), _T_20) @[Conditional.scala 37:30]
                      when _T_32 : @[Conditional.scala 39:67]
                        io.instr_type_o <= UInt<5>("h018") @[RISCV_decoder.scala 86:27]
                        skip @[Conditional.scala 39:67]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_33 = eq(UInt<6>("h023"), _T) @[Conditional.scala 37:30]
        when _T_33 : @[Conditional.scala 39:67]
          node _T_34 = bits(io.instr_data_i, 14, 12) @[RISCV_decoder.scala 91:29]
          node _T_35 = eq(UInt<1>("h00"), _T_34) @[Conditional.scala 37:30]
          when _T_35 : @[Conditional.scala 40:58]
            io.instr_type_o <= UInt<5>("h010") @[RISCV_decoder.scala 93:27]
            skip @[Conditional.scala 40:58]
          else : @[Conditional.scala 39:67]
            node _T_36 = eq(UInt<1>("h01"), _T_34) @[Conditional.scala 37:30]
            when _T_36 : @[Conditional.scala 39:67]
              io.instr_type_o <= UInt<5>("h011") @[RISCV_decoder.scala 96:27]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_37 = eq(UInt<2>("h02"), _T_34) @[Conditional.scala 37:30]
              when _T_37 : @[Conditional.scala 39:67]
                io.instr_type_o <= UInt<5>("h012") @[RISCV_decoder.scala 99:27]
                skip @[Conditional.scala 39:67]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_38 = eq(UInt<2>("h03"), _T) @[Conditional.scala 37:30]
          when _T_38 : @[Conditional.scala 39:67]
            node _T_39 = bits(io.instr_data_i, 14, 12) @[RISCV_decoder.scala 104:29]
            node _T_40 = eq(UInt<1>("h00"), _T_39) @[Conditional.scala 37:30]
            when _T_40 : @[Conditional.scala 40:58]
              io.instr_type_o <= UInt<4>("h0b") @[RISCV_decoder.scala 106:27]
              skip @[Conditional.scala 40:58]
            else : @[Conditional.scala 39:67]
              node _T_41 = eq(UInt<1>("h01"), _T_39) @[Conditional.scala 37:30]
              when _T_41 : @[Conditional.scala 39:67]
                io.instr_type_o <= UInt<4>("h0c") @[RISCV_decoder.scala 109:27]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_42 = eq(UInt<2>("h02"), _T_39) @[Conditional.scala 37:30]
                when _T_42 : @[Conditional.scala 39:67]
                  io.instr_type_o <= UInt<4>("h0d") @[RISCV_decoder.scala 112:27]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_43 = eq(UInt<3>("h04"), _T_39) @[Conditional.scala 37:30]
                  when _T_43 : @[Conditional.scala 39:67]
                    io.instr_type_o <= UInt<4>("h0e") @[RISCV_decoder.scala 115:27]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_44 = eq(UInt<3>("h05"), _T_39) @[Conditional.scala 37:30]
                    when _T_44 : @[Conditional.scala 39:67]
                      io.instr_type_o <= UInt<4>("h0f") @[RISCV_decoder.scala 118:27]
                      skip @[Conditional.scala 39:67]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_45 = eq(UInt<7>("h063"), _T) @[Conditional.scala 37:30]
            when _T_45 : @[Conditional.scala 39:67]
              node _T_46 = bits(io.instr_data_i, 14, 12) @[RISCV_decoder.scala 123:30]
              node _T_47 = eq(UInt<1>("h00"), _T_46) @[Conditional.scala 37:30]
              when _T_47 : @[Conditional.scala 40:58]
                io.instr_type_o <= UInt<3>("h05") @[RISCV_decoder.scala 125:27]
                skip @[Conditional.scala 40:58]
              else : @[Conditional.scala 39:67]
                node _T_48 = eq(UInt<1>("h01"), _T_46) @[Conditional.scala 37:30]
                when _T_48 : @[Conditional.scala 39:67]
                  io.instr_type_o <= UInt<3>("h06") @[RISCV_decoder.scala 128:27]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_49 = eq(UInt<3>("h04"), _T_46) @[Conditional.scala 37:30]
                  when _T_49 : @[Conditional.scala 39:67]
                    io.instr_type_o <= UInt<3>("h07") @[RISCV_decoder.scala 131:27]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_50 = eq(UInt<3>("h05"), _T_46) @[Conditional.scala 37:30]
                    when _T_50 : @[Conditional.scala 39:67]
                      io.instr_type_o <= UInt<4>("h08") @[RISCV_decoder.scala 134:27]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_51 = eq(UInt<3>("h06"), _T_46) @[Conditional.scala 37:30]
                      when _T_51 : @[Conditional.scala 39:67]
                        io.instr_type_o <= UInt<4>("h09") @[RISCV_decoder.scala 137:27]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_52 = eq(UInt<3>("h07"), _T_46) @[Conditional.scala 37:30]
                        when _T_52 : @[Conditional.scala 39:67]
                          io.instr_type_o <= UInt<4>("h0a") @[RISCV_decoder.scala 140:27]
                          skip @[Conditional.scala 39:67]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_53 = eq(UInt<7>("h067"), _T) @[Conditional.scala 37:30]
              when _T_53 : @[Conditional.scala 39:67]
                io.instr_type_o <= UInt<3>("h04") @[RISCV_decoder.scala 145:23]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_54 = eq(UInt<7>("h06f"), _T) @[Conditional.scala 37:30]
                when _T_54 : @[Conditional.scala 39:67]
                  io.instr_type_o <= UInt<2>("h03") @[RISCV_decoder.scala 148:23]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_55 = eq(UInt<5>("h017"), _T) @[Conditional.scala 37:30]
                  when _T_55 : @[Conditional.scala 39:67]
                    io.instr_type_o <= UInt<2>("h02") @[RISCV_decoder.scala 151:23]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_56 = eq(UInt<6>("h037"), _T) @[Conditional.scala 37:30]
                    when _T_56 : @[Conditional.scala 39:67]
                      io.instr_type_o <= UInt<1>("h01") @[RISCV_decoder.scala 154:23]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_57 = eq(UInt<7>("h073"), _T) @[Conditional.scala 37:30]
                      when _T_57 : @[Conditional.scala 39:67]
                        node _T_58 = bits(io.instr_data_i, 14, 12) @[RISCV_decoder.scala 157:30]
                        node _T_59 = eq(UInt<1>("h01"), _T_58) @[Conditional.scala 37:30]
                        when _T_59 : @[Conditional.scala 40:58]
                          io.instr_type_o <= UInt<6>("h026") @[RISCV_decoder.scala 159:27]
                          skip @[Conditional.scala 40:58]
                        else : @[Conditional.scala 39:67]
                          node _T_60 = eq(UInt<2>("h02"), _T_58) @[Conditional.scala 37:30]
                          when _T_60 : @[Conditional.scala 39:67]
                            io.instr_type_o <= UInt<6>("h027") @[RISCV_decoder.scala 162:27]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_61 = eq(UInt<2>("h03"), _T_58) @[Conditional.scala 37:30]
                            when _T_61 : @[Conditional.scala 39:67]
                              io.instr_type_o <= UInt<6>("h028") @[RISCV_decoder.scala 165:27]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_62 = eq(UInt<3>("h05"), _T_58) @[Conditional.scala 37:30]
                              when _T_62 : @[Conditional.scala 39:67]
                                io.instr_type_o <= UInt<6>("h029") @[RISCV_decoder.scala 168:27]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_63 = eq(UInt<3>("h06"), _T_58) @[Conditional.scala 37:30]
                                when _T_63 : @[Conditional.scala 39:67]
                                  io.instr_type_o <= UInt<6>("h02a") @[RISCV_decoder.scala 171:27]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_64 = eq(UInt<3>("h07"), _T_58) @[Conditional.scala 37:30]
                                  when _T_64 : @[Conditional.scala 39:67]
                                    io.instr_type_o <= UInt<6>("h02b") @[RISCV_decoder.scala 174:27]
                                    skip @[Conditional.scala 39:67]
                        skip @[Conditional.scala 39:67]
    node _io_rs1_addr_o_T = bits(io.instr_data_i, 19, 15) @[RISCV_decoder.scala 179:35]
    io.rs1_addr_o <= _io_rs1_addr_o_T @[RISCV_decoder.scala 179:17]
    node _io_rs2_addr_o_T = bits(io.instr_data_i, 24, 20) @[RISCV_decoder.scala 180:35]
    io.rs2_addr_o <= _io_rs2_addr_o_T @[RISCV_decoder.scala 180:17]
    io.rs3_addr_o <= UInt<1>("h00") @[RISCV_decoder.scala 181:17]
    node _io_rd_addr_o_T = bits(io.instr_data_i, 11, 7) @[RISCV_decoder.scala 182:34]
    io.rd_addr_o <= _io_rd_addr_o_T @[RISCV_decoder.scala 182:16]
    io.csr_raddr_o <= UInt<1>("h00") @[RISCV_decoder.scala 183:18]
    io.csr_waddr_o <= UInt<1>("h00") @[RISCV_decoder.scala 184:18]
    node _T_65 = bits(io.instr_data_i, 6, 0) @[RISCV_decoder.scala 185:24]
    node _T_66 = eq(_T_65, UInt<7>("h073")) @[RISCV_decoder.scala 185:31]
    when _T_66 : @[RISCV_decoder.scala 185:49]
      node io_csr_raddr_o_hi = mux(UInt<1>("h00"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node io_csr_raddr_o_lo = bits(io.instr_data_i, 31, 20) @[RISCV_decoder.scala 186:57]
      node _io_csr_raddr_o_T = cat(io_csr_raddr_o_hi, io_csr_raddr_o_lo) @[Cat.scala 30:58]
      io.csr_raddr_o <= _io_csr_raddr_o_T @[RISCV_decoder.scala 186:20]
      node io_csr_waddr_o_hi = mux(UInt<1>("h00"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node io_csr_waddr_o_lo = bits(io.instr_data_i, 31, 20) @[RISCV_decoder.scala 187:57]
      node _io_csr_waddr_o_T = cat(io_csr_waddr_o_hi, io_csr_waddr_o_lo) @[Cat.scala 30:58]
      io.csr_waddr_o <= _io_csr_waddr_o_T @[RISCV_decoder.scala 187:20]
      skip @[RISCV_decoder.scala 185:49]
    io.imm_o <= UInt<32>("h0deadbeef") @[RISCV_decoder.scala 190:12]
    node _T_67 = eq(io.instr_type_o, UInt<1>("h01")) @[RISCV_decoder.scala 191:25]
    node _T_68 = eq(io.instr_type_o, UInt<2>("h02")) @[RISCV_decoder.scala 192:25]
    node _T_69 = or(_T_67, _T_68) @[RISCV_decoder.scala 191:44]
    when _T_69 : @[RISCV_decoder.scala 192:47]
      node _io_imm_o_T = and(io.instr_data_i, UInt<32>("h0fffff000")) @[RISCV_decoder.scala 193:33]
      io.imm_o <= _io_imm_o_T @[RISCV_decoder.scala 193:14]
      skip @[RISCV_decoder.scala 192:47]
    else : @[RISCV_decoder.scala 194:52]
      node _T_70 = eq(io.instr_type_o, UInt<2>("h03")) @[RISCV_decoder.scala 194:32]
      when _T_70 : @[RISCV_decoder.scala 194:52]
        node _io_imm_o_T_1 = bits(io.instr_data_i, 31, 31) @[RISCV_decoder.scala 195:45]
        node _io_imm_o_T_2 = bits(_io_imm_o_T_1, 0, 0) @[Bitwise.scala 72:15]
        node io_imm_o_hi_hi_hi = mux(_io_imm_o_T_2, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
        node io_imm_o_hi_hi_lo = bits(io.instr_data_i, 19, 12) @[RISCV_decoder.scala 195:67]
        node io_imm_o_hi_lo = bits(io.instr_data_i, 20, 20) @[RISCV_decoder.scala 195:92]
        node io_imm_o_lo_hi = bits(io.instr_data_i, 31, 21) @[RISCV_decoder.scala 195:113]
        node io_imm_o_lo = cat(io_imm_o_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
        node io_imm_o_hi_hi = cat(io_imm_o_hi_hi_hi, io_imm_o_hi_hi_lo) @[Cat.scala 30:58]
        node io_imm_o_hi = cat(io_imm_o_hi_hi, io_imm_o_hi_lo) @[Cat.scala 30:58]
        node _io_imm_o_T_3 = cat(io_imm_o_hi, io_imm_o_lo) @[Cat.scala 30:58]
        io.imm_o <= _io_imm_o_T_3 @[RISCV_decoder.scala 195:14]
        skip @[RISCV_decoder.scala 194:52]
      else : @[RISCV_decoder.scala 196:53]
        node _T_71 = eq(io.instr_type_o, UInt<3>("h04")) @[RISCV_decoder.scala 196:32]
        when _T_71 : @[RISCV_decoder.scala 196:53]
          node _io_imm_o_T_4 = bits(io.instr_data_i, 31, 31) @[RISCV_decoder.scala 197:45]
          node _io_imm_o_T_5 = bits(_io_imm_o_T_4, 0, 0) @[Bitwise.scala 72:15]
          node io_imm_o_hi_1 = mux(_io_imm_o_T_5, UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12]
          node io_imm_o_lo_1 = bits(io.instr_data_i, 31, 20) @[RISCV_decoder.scala 197:67]
          node _io_imm_o_T_6 = cat(io_imm_o_hi_1, io_imm_o_lo_1) @[Cat.scala 30:58]
          io.imm_o <= _io_imm_o_T_6 @[RISCV_decoder.scala 197:14]
          skip @[RISCV_decoder.scala 196:53]
        else : @[RISCV_decoder.scala 203:53]
          node _T_72 = eq(io.instr_type_o, UInt<3>("h05")) @[RISCV_decoder.scala 198:32]
          node _T_73 = eq(io.instr_type_o, UInt<3>("h06")) @[RISCV_decoder.scala 199:32]
          node _T_74 = or(_T_72, _T_73) @[RISCV_decoder.scala 198:51]
          node _T_75 = eq(io.instr_type_o, UInt<3>("h07")) @[RISCV_decoder.scala 200:32]
          node _T_76 = or(_T_74, _T_75) @[RISCV_decoder.scala 199:51]
          node _T_77 = eq(io.instr_type_o, UInt<4>("h08")) @[RISCV_decoder.scala 201:32]
          node _T_78 = or(_T_76, _T_77) @[RISCV_decoder.scala 200:51]
          node _T_79 = eq(io.instr_type_o, UInt<4>("h09")) @[RISCV_decoder.scala 202:32]
          node _T_80 = or(_T_78, _T_79) @[RISCV_decoder.scala 201:51]
          node _T_81 = eq(io.instr_type_o, UInt<4>("h0a")) @[RISCV_decoder.scala 203:32]
          node _T_82 = or(_T_80, _T_81) @[RISCV_decoder.scala 202:52]
          when _T_82 : @[RISCV_decoder.scala 203:53]
            node _io_imm_o_T_7 = bits(io.instr_data_i, 31, 31) @[RISCV_decoder.scala 204:45]
            node _io_imm_o_T_8 = bits(_io_imm_o_T_7, 0, 0) @[Bitwise.scala 72:15]
            node io_imm_o_hi_hi_hi_1 = mux(_io_imm_o_T_8, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
            node io_imm_o_hi_hi_lo_1 = bits(io.instr_data_i, 7, 7) @[RISCV_decoder.scala 204:67]
            node io_imm_o_hi_lo_1 = bits(io.instr_data_i, 30, 25) @[RISCV_decoder.scala 204:87]
            node io_imm_o_lo_hi_1 = bits(io.instr_data_i, 11, 8) @[RISCV_decoder.scala 204:112]
            node io_imm_o_lo_2 = cat(io_imm_o_lo_hi_1, UInt<1>("h00")) @[Cat.scala 30:58]
            node io_imm_o_hi_hi_1 = cat(io_imm_o_hi_hi_hi_1, io_imm_o_hi_hi_lo_1) @[Cat.scala 30:58]
            node io_imm_o_hi_2 = cat(io_imm_o_hi_hi_1, io_imm_o_hi_lo_1) @[Cat.scala 30:58]
            node _io_imm_o_T_9 = cat(io_imm_o_hi_2, io_imm_o_lo_2) @[Cat.scala 30:58]
            io.imm_o <= _io_imm_o_T_9 @[RISCV_decoder.scala 204:14]
            skip @[RISCV_decoder.scala 203:53]
          else : @[RISCV_decoder.scala 218:53]
            node _T_83 = eq(io.instr_type_o, UInt<4>("h0b")) @[RISCV_decoder.scala 205:32]
            node _T_84 = eq(io.instr_type_o, UInt<4>("h0c")) @[RISCV_decoder.scala 206:32]
            node _T_85 = or(_T_83, _T_84) @[RISCV_decoder.scala 205:50]
            node _T_86 = eq(io.instr_type_o, UInt<4>("h0d")) @[RISCV_decoder.scala 207:32]
            node _T_87 = or(_T_85, _T_86) @[RISCV_decoder.scala 206:50]
            node _T_88 = eq(io.instr_type_o, UInt<4>("h0e")) @[RISCV_decoder.scala 208:32]
            node _T_89 = or(_T_87, _T_88) @[RISCV_decoder.scala 207:50]
            node _T_90 = eq(io.instr_type_o, UInt<4>("h0f")) @[RISCV_decoder.scala 209:32]
            node _T_91 = or(_T_89, _T_90) @[RISCV_decoder.scala 208:51]
            node _T_92 = eq(io.instr_type_o, UInt<5>("h013")) @[RISCV_decoder.scala 210:32]
            node _T_93 = or(_T_91, _T_92) @[RISCV_decoder.scala 209:51]
            node _T_94 = eq(io.instr_type_o, UInt<5>("h014")) @[RISCV_decoder.scala 211:32]
            node _T_95 = or(_T_93, _T_94) @[RISCV_decoder.scala 210:52]
            node _T_96 = eq(io.instr_type_o, UInt<5>("h015")) @[RISCV_decoder.scala 212:32]
            node _T_97 = or(_T_95, _T_96) @[RISCV_decoder.scala 211:52]
            node _T_98 = eq(io.instr_type_o, UInt<5>("h016")) @[RISCV_decoder.scala 213:32]
            node _T_99 = or(_T_97, _T_98) @[RISCV_decoder.scala 212:53]
            node _T_100 = eq(io.instr_type_o, UInt<5>("h017")) @[RISCV_decoder.scala 214:32]
            node _T_101 = or(_T_99, _T_100) @[RISCV_decoder.scala 213:52]
            node _T_102 = eq(io.instr_type_o, UInt<5>("h018")) @[RISCV_decoder.scala 215:32]
            node _T_103 = or(_T_101, _T_102) @[RISCV_decoder.scala 214:51]
            node _T_104 = eq(io.instr_type_o, UInt<5>("h019")) @[RISCV_decoder.scala 216:32]
            node _T_105 = or(_T_103, _T_104) @[RISCV_decoder.scala 215:52]
            node _T_106 = eq(io.instr_type_o, UInt<5>("h01a")) @[RISCV_decoder.scala 217:32]
            node _T_107 = or(_T_105, _T_106) @[RISCV_decoder.scala 216:52]
            node _T_108 = eq(io.instr_type_o, UInt<5>("h01b")) @[RISCV_decoder.scala 218:32]
            node _T_109 = or(_T_107, _T_108) @[RISCV_decoder.scala 217:52]
            when _T_109 : @[RISCV_decoder.scala 218:53]
              node _io_imm_o_T_10 = bits(io.instr_data_i, 31, 31) @[RISCV_decoder.scala 219:45]
              node _io_imm_o_T_11 = bits(_io_imm_o_T_10, 0, 0) @[Bitwise.scala 72:15]
              node io_imm_o_hi_3 = mux(_io_imm_o_T_11, UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12]
              node io_imm_o_lo_3 = bits(io.instr_data_i, 30, 20) @[RISCV_decoder.scala 219:67]
              node _io_imm_o_T_12 = cat(io_imm_o_hi_3, io_imm_o_lo_3) @[Cat.scala 30:58]
              io.imm_o <= _io_imm_o_T_12 @[RISCV_decoder.scala 219:14]
              skip @[RISCV_decoder.scala 218:53]
            else : @[RISCV_decoder.scala 222:51]
              node _T_110 = eq(io.instr_type_o, UInt<5>("h010")) @[RISCV_decoder.scala 220:32]
              node _T_111 = eq(io.instr_type_o, UInt<5>("h011")) @[RISCV_decoder.scala 221:32]
              node _T_112 = or(_T_110, _T_111) @[RISCV_decoder.scala 220:50]
              node _T_113 = eq(io.instr_type_o, UInt<5>("h012")) @[RISCV_decoder.scala 222:32]
              node _T_114 = or(_T_112, _T_113) @[RISCV_decoder.scala 221:50]
              when _T_114 : @[RISCV_decoder.scala 222:51]
                node _io_imm_o_T_13 = bits(io.instr_data_i, 31, 31) @[RISCV_decoder.scala 223:45]
                node _io_imm_o_T_14 = bits(_io_imm_o_T_13, 0, 0) @[Bitwise.scala 72:15]
                node io_imm_o_hi_hi_2 = mux(_io_imm_o_T_14, UInt<21>("h01fffff"), UInt<21>("h00")) @[Bitwise.scala 72:12]
                node io_imm_o_hi_lo_2 = bits(io.instr_data_i, 30, 25) @[RISCV_decoder.scala 223:67]
                node io_imm_o_lo_4 = bits(io.instr_data_i, 11, 7) @[RISCV_decoder.scala 223:92]
                node io_imm_o_hi_4 = cat(io_imm_o_hi_hi_2, io_imm_o_hi_lo_2) @[Cat.scala 30:58]
                node _io_imm_o_T_15 = cat(io_imm_o_hi_4, io_imm_o_lo_4) @[Cat.scala 30:58]
                io.imm_o <= _io_imm_o_T_15 @[RISCV_decoder.scala 223:14]
                skip @[RISCV_decoder.scala 222:51]
              else : @[RISCV_decoder.scala 229:55]
                node _T_115 = eq(io.instr_type_o, UInt<6>("h026")) @[RISCV_decoder.scala 224:32]
                node _T_116 = eq(io.instr_type_o, UInt<6>("h027")) @[RISCV_decoder.scala 225:32]
                node _T_117 = or(_T_115, _T_116) @[RISCV_decoder.scala 224:53]
                node _T_118 = eq(io.instr_type_o, UInt<6>("h028")) @[RISCV_decoder.scala 226:32]
                node _T_119 = or(_T_117, _T_118) @[RISCV_decoder.scala 225:53]
                node _T_120 = eq(io.instr_type_o, UInt<6>("h029")) @[RISCV_decoder.scala 227:32]
                node _T_121 = or(_T_119, _T_120) @[RISCV_decoder.scala 226:53]
                node _T_122 = eq(io.instr_type_o, UInt<6>("h02a")) @[RISCV_decoder.scala 228:32]
                node _T_123 = or(_T_121, _T_122) @[RISCV_decoder.scala 227:54]
                node _T_124 = eq(io.instr_type_o, UInt<6>("h02b")) @[RISCV_decoder.scala 229:32]
                node _T_125 = or(_T_123, _T_124) @[RISCV_decoder.scala 228:54]
                when _T_125 : @[RISCV_decoder.scala 229:55]
                  node _io_imm_o_T_16 = bits(io.instr_data_i, 19, 15) @[RISCV_decoder.scala 230:32]
                  io.imm_o <= _io_imm_o_T_16 @[RISCV_decoder.scala 230:14]
                  skip @[RISCV_decoder.scala 229:55]
    
  module RISCV_register_file : 
    input clock : Clock
    input reset : Reset
    output io : {flip reg_raddr_a_i : UInt<5>, reg_rdata_a_o : UInt<32>, flip reg_raddr_b_i : UInt<5>, reg_rdata_b_o : UInt<32>, flip reg_raddr_c_i : UInt<5>, reg_rdata_c_o : UInt<32>, flip reg_waddr_a_i : UInt<5>, flip reg_wdata_a_i : UInt<32>, flip reg_we_a_i : UInt<1>}
    
    cmem regfile : UInt<32>[32] @[RISCV_register_file.scala 23:20]
    infer mport MPORT = regfile[UInt<1>("h00")], clock @[RISCV_register_file.scala 25:10]
    MPORT <= UInt<1>("h00") @[RISCV_register_file.scala 25:14]
    when io.reg_we_a_i : @[RISCV_register_file.scala 26:24]
      node _T = eq(io.reg_waddr_a_i, UInt<1>("h00")) @[RISCV_register_file.scala 27:28]
      when _T : @[RISCV_register_file.scala 27:37]
        skip @[RISCV_register_file.scala 27:37]
      else : @[RISCV_register_file.scala 29:18]
        infer mport MPORT_1 = regfile[io.reg_waddr_a_i], clock @[RISCV_register_file.scala 30:14]
        MPORT_1 <= io.reg_wdata_a_i @[RISCV_register_file.scala 30:33]
        skip @[RISCV_register_file.scala 29:18]
      skip @[RISCV_register_file.scala 26:24]
    node _T_1 = eq(io.reg_raddr_a_i, UInt<1>("h00")) @[RISCV_register_file.scala 34:26]
    when _T_1 : @[RISCV_register_file.scala 34:35]
      io.reg_rdata_a_o <= UInt<1>("h00") @[RISCV_register_file.scala 35:22]
      skip @[RISCV_register_file.scala 34:35]
    else : @[RISCV_register_file.scala 36:16]
      infer mport io_reg_rdata_a_o_MPORT = regfile[io.reg_raddr_a_i], clock @[RISCV_register_file.scala 37:32]
      io.reg_rdata_a_o <= io_reg_rdata_a_o_MPORT @[RISCV_register_file.scala 37:22]
      skip @[RISCV_register_file.scala 36:16]
    node _T_2 = eq(io.reg_raddr_b_i, UInt<1>("h00")) @[RISCV_register_file.scala 40:26]
    when _T_2 : @[RISCV_register_file.scala 40:35]
      io.reg_rdata_b_o <= UInt<1>("h00") @[RISCV_register_file.scala 41:22]
      skip @[RISCV_register_file.scala 40:35]
    else : @[RISCV_register_file.scala 42:16]
      infer mport io_reg_rdata_b_o_MPORT = regfile[io.reg_raddr_b_i], clock @[RISCV_register_file.scala 43:32]
      io.reg_rdata_b_o <= io_reg_rdata_b_o_MPORT @[RISCV_register_file.scala 43:22]
      skip @[RISCV_register_file.scala 42:16]
    node _T_3 = eq(io.reg_raddr_c_i, UInt<1>("h00")) @[RISCV_register_file.scala 46:26]
    when _T_3 : @[RISCV_register_file.scala 46:35]
      io.reg_rdata_c_o <= UInt<1>("h00") @[RISCV_register_file.scala 47:22]
      skip @[RISCV_register_file.scala 46:35]
    else : @[RISCV_register_file.scala 48:16]
      infer mport io_reg_rdata_c_o_MPORT = regfile[io.reg_raddr_c_i], clock @[RISCV_register_file.scala 49:32]
      io.reg_rdata_c_o <= io_reg_rdata_c_o_MPORT @[RISCV_register_file.scala 49:22]
      skip @[RISCV_register_file.scala 48:16]
    
  module RISCV_csr_register : 
    input clock : Clock
    input reset : Reset
    output io : {flip csr_we_i : UInt<1>, flip csr_waddr_i : UInt<32>, flip csr_wdata_i : UInt<32>, flip csr_raddr_i : UInt<32>, csr_rdata_o : UInt<32>, flip clint_csr_we_i : UInt<1>, flip clint_csr_waddr_i : UInt<32>, flip clint_csr_wdata_i : UInt<32>, clint_csr_mtvec_o : UInt<32>, clint_csr_mepc_o : UInt<32>, clint_scr_mstatus_o : UInt<32>}
    
    reg mtvec : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[RISCV_csr_register.scala 24:22]
    reg mcause : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[RISCV_csr_register.scala 25:23]
    reg mepc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[RISCV_csr_register.scala 26:21]
    reg mie : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[RISCV_csr_register.scala 27:20]
    reg mstatus : UInt<32>, clock with : (reset => (reset, UInt<32>("h08"))) @[RISCV_csr_register.scala 28:24]
    io.clint_csr_mtvec_o <= mtvec @[RISCV_csr_register.scala 30:24]
    io.clint_csr_mepc_o <= mepc @[RISCV_csr_register.scala 31:23]
    io.clint_scr_mstatus_o <= mstatus @[RISCV_csr_register.scala 32:26]
    when io.csr_we_i : @[RISCV_csr_register.scala 35:22]
      node _T = bits(io.csr_waddr_i, 11, 0) @[RISCV_csr_register.scala 36:27]
      node _T_1 = eq(UInt<10>("h0305"), _T) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 40:58]
        mtvec <= io.csr_wdata_i @[RISCV_csr_register.scala 38:15]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<10>("h0342"), _T) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          mcause <= io.csr_wdata_i @[RISCV_csr_register.scala 41:16]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_3 = eq(UInt<10>("h0341"), _T) @[Conditional.scala 37:30]
          when _T_3 : @[Conditional.scala 39:67]
            mepc <= io.csr_wdata_i @[RISCV_csr_register.scala 44:14]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_4 = eq(UInt<10>("h0304"), _T) @[Conditional.scala 37:30]
            when _T_4 : @[Conditional.scala 39:67]
              mie <= io.csr_wdata_i @[RISCV_csr_register.scala 47:13]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_5 = eq(UInt<10>("h0300"), _T) @[Conditional.scala 37:30]
              when _T_5 : @[Conditional.scala 39:67]
                mstatus <= io.csr_wdata_i @[RISCV_csr_register.scala 50:17]
                skip @[Conditional.scala 39:67]
      skip @[RISCV_csr_register.scala 35:22]
    else : @[RISCV_csr_register.scala 53:35]
      when io.clint_csr_we_i : @[RISCV_csr_register.scala 53:35]
        node _T_6 = bits(io.clint_csr_waddr_i, 11, 0) @[RISCV_csr_register.scala 54:33]
        node _T_7 = eq(UInt<10>("h0305"), _T_6) @[Conditional.scala 37:30]
        when _T_7 : @[Conditional.scala 40:58]
          mtvec <= io.clint_csr_wdata_i @[RISCV_csr_register.scala 56:15]
          skip @[Conditional.scala 40:58]
        else : @[Conditional.scala 39:67]
          node _T_8 = eq(UInt<10>("h0342"), _T_6) @[Conditional.scala 37:30]
          when _T_8 : @[Conditional.scala 39:67]
            mcause <= io.clint_csr_wdata_i @[RISCV_csr_register.scala 59:16]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_9 = eq(UInt<10>("h0341"), _T_6) @[Conditional.scala 37:30]
            when _T_9 : @[Conditional.scala 39:67]
              mepc <= io.clint_csr_wdata_i @[RISCV_csr_register.scala 62:14]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_10 = eq(UInt<10>("h0304"), _T_6) @[Conditional.scala 37:30]
              when _T_10 : @[Conditional.scala 39:67]
                mie <= io.clint_csr_wdata_i @[RISCV_csr_register.scala 65:13]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_11 = eq(UInt<10>("h0300"), _T_6) @[Conditional.scala 37:30]
                when _T_11 : @[Conditional.scala 39:67]
                  mstatus <= io.clint_csr_wdata_i @[RISCV_csr_register.scala 68:17]
                  skip @[Conditional.scala 39:67]
        skip @[RISCV_csr_register.scala 53:35]
    io.csr_rdata_o <= UInt<1>("h00") @[RISCV_csr_register.scala 74:18]
    node _T_12 = bits(io.csr_waddr_i, 11, 0) @[RISCV_csr_register.scala 75:24]
    node _T_13 = bits(io.csr_raddr_i, 11, 0) @[RISCV_csr_register.scala 75:50]
    node _T_14 = eq(_T_12, _T_13) @[RISCV_csr_register.scala 75:32]
    node _T_15 = and(_T_14, io.csr_we_i) @[RISCV_csr_register.scala 75:59]
    when _T_15 : @[RISCV_csr_register.scala 75:75]
      io.csr_rdata_o <= io.csr_wdata_i @[RISCV_csr_register.scala 76:20]
      skip @[RISCV_csr_register.scala 75:75]
    else : @[RISCV_csr_register.scala 77:16]
      node _T_16 = bits(io.csr_raddr_i, 11, 0) @[RISCV_csr_register.scala 78:27]
      node _T_17 = eq(UInt<10>("h0305"), _T_16) @[Conditional.scala 37:30]
      when _T_17 : @[Conditional.scala 40:58]
        io.csr_rdata_o <= mtvec @[RISCV_csr_register.scala 80:24]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_18 = eq(UInt<10>("h0342"), _T_16) @[Conditional.scala 37:30]
        when _T_18 : @[Conditional.scala 39:67]
          io.csr_rdata_o <= mcause @[RISCV_csr_register.scala 83:24]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_19 = eq(UInt<10>("h0341"), _T_16) @[Conditional.scala 37:30]
          when _T_19 : @[Conditional.scala 39:67]
            io.csr_rdata_o <= mepc @[RISCV_csr_register.scala 86:24]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_20 = eq(UInt<10>("h0304"), _T_16) @[Conditional.scala 37:30]
            when _T_20 : @[Conditional.scala 39:67]
              io.csr_rdata_o <= mie @[RISCV_csr_register.scala 89:24]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_21 = eq(UInt<10>("h0300"), _T_16) @[Conditional.scala 37:30]
              when _T_21 : @[Conditional.scala 39:67]
                io.csr_rdata_o <= mstatus @[RISCV_csr_register.scala 92:24]
                skip @[Conditional.scala 39:67]
      skip @[RISCV_csr_register.scala 77:16]
    
  module RISCV_ex_control : 
    input clock : Clock
    input reset : Reset
    output io : {flip instr_type_i : UInt<6>, jump_o : UInt<1>, branch_o : UInt<1>, alu_op1_src_o : UInt<1>, alu_op2_src_o : UInt<1>, alu_op_o : UInt<4>, comp_op_o : UInt<3>, mem_wirte_o : UInt<1>, mem_op_o : UInt<4>, reg_write_o : UInt<1>, reg_write_src_o : UInt<2>, csr_write_o : UInt<1>}
    
    node _io_jump_o_T = eq(io.instr_type_i, UInt<3>("h04")) @[RISCV_ex_control.scala 28:32]
    node _io_jump_o_T_1 = eq(io.instr_type_i, UInt<2>("h03")) @[RISCV_ex_control.scala 28:70]
    node _io_jump_o_T_2 = or(_io_jump_o_T, _io_jump_o_T_1) @[RISCV_ex_control.scala 28:52]
    io.jump_o <= _io_jump_o_T_2 @[RISCV_ex_control.scala 28:13]
    node _io_branch_o_T = eq(io.instr_type_i, UInt<3>("h05")) @[RISCV_ex_control.scala 29:34]
    node _io_branch_o_T_1 = eq(io.instr_type_i, UInt<3>("h06")) @[RISCV_ex_control.scala 30:34]
    node _io_branch_o_T_2 = or(_io_branch_o_T, _io_branch_o_T_1) @[RISCV_ex_control.scala 29:53]
    node _io_branch_o_T_3 = eq(io.instr_type_i, UInt<3>("h07")) @[RISCV_ex_control.scala 31:34]
    node _io_branch_o_T_4 = or(_io_branch_o_T_2, _io_branch_o_T_3) @[RISCV_ex_control.scala 30:53]
    node _io_branch_o_T_5 = eq(io.instr_type_i, UInt<4>("h08")) @[RISCV_ex_control.scala 32:34]
    node _io_branch_o_T_6 = or(_io_branch_o_T_4, _io_branch_o_T_5) @[RISCV_ex_control.scala 31:53]
    node _io_branch_o_T_7 = eq(io.instr_type_i, UInt<4>("h09")) @[RISCV_ex_control.scala 33:34]
    node _io_branch_o_T_8 = or(_io_branch_o_T_6, _io_branch_o_T_7) @[RISCV_ex_control.scala 32:53]
    node _io_branch_o_T_9 = eq(io.instr_type_i, UInt<4>("h0a")) @[RISCV_ex_control.scala 34:34]
    node _io_branch_o_T_10 = or(_io_branch_o_T_8, _io_branch_o_T_9) @[RISCV_ex_control.scala 33:54]
    io.branch_o <= _io_branch_o_T_10 @[RISCV_ex_control.scala 29:15]
    node _io_csr_write_o_T = eq(io.instr_type_i, UInt<6>("h026")) @[RISCV_ex_control.scala 36:37]
    node _io_csr_write_o_T_1 = eq(io.instr_type_i, UInt<6>("h027")) @[RISCV_ex_control.scala 37:37]
    node _io_csr_write_o_T_2 = or(_io_csr_write_o_T, _io_csr_write_o_T_1) @[RISCV_ex_control.scala 36:58]
    node _io_csr_write_o_T_3 = eq(io.instr_type_i, UInt<6>("h028")) @[RISCV_ex_control.scala 38:37]
    node _io_csr_write_o_T_4 = or(_io_csr_write_o_T_2, _io_csr_write_o_T_3) @[RISCV_ex_control.scala 37:58]
    node _io_csr_write_o_T_5 = eq(io.instr_type_i, UInt<6>("h029")) @[RISCV_ex_control.scala 39:37]
    node _io_csr_write_o_T_6 = or(_io_csr_write_o_T_4, _io_csr_write_o_T_5) @[RISCV_ex_control.scala 38:58]
    node _io_csr_write_o_T_7 = eq(io.instr_type_i, UInt<6>("h02a")) @[RISCV_ex_control.scala 40:37]
    node _io_csr_write_o_T_8 = or(_io_csr_write_o_T_6, _io_csr_write_o_T_7) @[RISCV_ex_control.scala 39:59]
    node _io_csr_write_o_T_9 = eq(io.instr_type_i, UInt<6>("h02b")) @[RISCV_ex_control.scala 41:37]
    node _io_csr_write_o_T_10 = or(_io_csr_write_o_T_8, _io_csr_write_o_T_9) @[RISCV_ex_control.scala 40:59]
    io.csr_write_o <= _io_csr_write_o_T_10 @[RISCV_ex_control.scala 36:18]
    node _T = eq(io.instr_type_i, UInt<2>("h02")) @[RISCV_ex_control.scala 44:25]
    node _T_1 = eq(io.instr_type_i, UInt<2>("h03")) @[RISCV_ex_control.scala 45:25]
    node _T_2 = or(_T, _T_1) @[RISCV_ex_control.scala 44:46]
    node _T_3 = eq(io.instr_type_i, UInt<3>("h05")) @[RISCV_ex_control.scala 46:25]
    node _T_4 = or(_T_2, _T_3) @[RISCV_ex_control.scala 45:44]
    node _T_5 = eq(io.instr_type_i, UInt<3>("h06")) @[RISCV_ex_control.scala 47:25]
    node _T_6 = or(_T_4, _T_5) @[RISCV_ex_control.scala 46:44]
    node _T_7 = eq(io.instr_type_i, UInt<3>("h07")) @[RISCV_ex_control.scala 48:25]
    node _T_8 = or(_T_6, _T_7) @[RISCV_ex_control.scala 47:44]
    node _T_9 = eq(io.instr_type_i, UInt<4>("h08")) @[RISCV_ex_control.scala 49:25]
    node _T_10 = or(_T_8, _T_9) @[RISCV_ex_control.scala 48:44]
    node _T_11 = eq(io.instr_type_i, UInt<4>("h09")) @[RISCV_ex_control.scala 50:25]
    node _T_12 = or(_T_10, _T_11) @[RISCV_ex_control.scala 49:44]
    node _T_13 = eq(io.instr_type_i, UInt<4>("h0a")) @[RISCV_ex_control.scala 51:25]
    node _T_14 = or(_T_12, _T_13) @[RISCV_ex_control.scala 50:45]
    when _T_14 : @[RISCV_ex_control.scala 51:46]
      io.alu_op1_src_o <= UInt<1>("h01") @[RISCV_ex_control.scala 52:22]
      skip @[RISCV_ex_control.scala 51:46]
    else : @[RISCV_ex_control.scala 53:16]
      io.alu_op1_src_o <= UInt<1>("h00") @[RISCV_ex_control.scala 54:22]
      skip @[RISCV_ex_control.scala 53:16]
    node _T_15 = eq(io.instr_type_i, UInt<5>("h01c")) @[RISCV_ex_control.scala 58:25]
    node _T_16 = eq(io.instr_type_i, UInt<5>("h01d")) @[RISCV_ex_control.scala 59:25]
    node _T_17 = or(_T_15, _T_16) @[RISCV_ex_control.scala 58:44]
    node _T_18 = eq(io.instr_type_i, UInt<5>("h01e")) @[RISCV_ex_control.scala 60:25]
    node _T_19 = or(_T_17, _T_18) @[RISCV_ex_control.scala 59:44]
    node _T_20 = eq(io.instr_type_i, UInt<5>("h01f")) @[RISCV_ex_control.scala 61:25]
    node _T_21 = or(_T_19, _T_20) @[RISCV_ex_control.scala 60:44]
    node _T_22 = eq(io.instr_type_i, UInt<6>("h020")) @[RISCV_ex_control.scala 62:25]
    node _T_23 = or(_T_21, _T_22) @[RISCV_ex_control.scala 61:44]
    node _T_24 = eq(io.instr_type_i, UInt<6>("h021")) @[RISCV_ex_control.scala 63:25]
    node _T_25 = or(_T_23, _T_24) @[RISCV_ex_control.scala 62:45]
    node _T_26 = eq(io.instr_type_i, UInt<6>("h022")) @[RISCV_ex_control.scala 64:25]
    node _T_27 = or(_T_25, _T_26) @[RISCV_ex_control.scala 63:44]
    node _T_28 = eq(io.instr_type_i, UInt<6>("h023")) @[RISCV_ex_control.scala 65:25]
    node _T_29 = or(_T_27, _T_28) @[RISCV_ex_control.scala 64:44]
    node _T_30 = eq(io.instr_type_i, UInt<6>("h024")) @[RISCV_ex_control.scala 66:25]
    node _T_31 = or(_T_29, _T_30) @[RISCV_ex_control.scala 65:44]
    node _T_32 = eq(io.instr_type_i, UInt<6>("h025")) @[RISCV_ex_control.scala 67:25]
    node _T_33 = or(_T_31, _T_32) @[RISCV_ex_control.scala 66:43]
    when _T_33 : @[RISCV_ex_control.scala 67:45]
      io.alu_op2_src_o <= UInt<1>("h00") @[RISCV_ex_control.scala 68:22]
      skip @[RISCV_ex_control.scala 67:45]
    else : @[RISCV_ex_control.scala 69:16]
      io.alu_op2_src_o <= UInt<1>("h01") @[RISCV_ex_control.scala 70:22]
      skip @[RISCV_ex_control.scala 69:16]
    io.alu_op_o <= UInt<1>("h00") @[RISCV_ex_control.scala 74:15]
    node _T_34 = asUInt(UInt<4>("h0b")) @[Conditional.scala 37:23]
    node _T_35 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
    node _T_36 = eq(_T_34, _T_35) @[Conditional.scala 37:30]
    when _T_36 : @[Conditional.scala 40:58]
      io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 77:19]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_37 = asUInt(UInt<4>("h0c")) @[Conditional.scala 37:23]
      node _T_38 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
      node _T_39 = eq(_T_37, _T_38) @[Conditional.scala 37:30]
      when _T_39 : @[Conditional.scala 39:67]
        io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 80:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_40 = asUInt(UInt<4>("h0d")) @[Conditional.scala 37:23]
        node _T_41 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
        node _T_42 = eq(_T_40, _T_41) @[Conditional.scala 37:30]
        when _T_42 : @[Conditional.scala 39:67]
          io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 83:19]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_43 = asUInt(UInt<4>("h0e")) @[Conditional.scala 37:23]
          node _T_44 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
          node _T_45 = eq(_T_43, _T_44) @[Conditional.scala 37:30]
          when _T_45 : @[Conditional.scala 39:67]
            io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 86:19]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_46 = asUInt(UInt<4>("h0f")) @[Conditional.scala 37:23]
            node _T_47 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
            node _T_48 = eq(_T_46, _T_47) @[Conditional.scala 37:30]
            when _T_48 : @[Conditional.scala 39:67]
              io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 89:19]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_49 = asUInt(UInt<5>("h010")) @[Conditional.scala 37:23]
              node _T_50 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
              node _T_51 = eq(_T_49, _T_50) @[Conditional.scala 37:30]
              when _T_51 : @[Conditional.scala 39:67]
                io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 92:19]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_52 = asUInt(UInt<5>("h011")) @[Conditional.scala 37:23]
                node _T_53 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                node _T_54 = eq(_T_52, _T_53) @[Conditional.scala 37:30]
                when _T_54 : @[Conditional.scala 39:67]
                  io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 95:19]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_55 = asUInt(UInt<5>("h012")) @[Conditional.scala 37:23]
                  node _T_56 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                  node _T_57 = eq(_T_55, _T_56) @[Conditional.scala 37:30]
                  when _T_57 : @[Conditional.scala 39:67]
                    io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 98:19]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_58 = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
                    node _T_59 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                    node _T_60 = eq(_T_58, _T_59) @[Conditional.scala 37:30]
                    when _T_60 : @[Conditional.scala 39:67]
                      io.alu_op_o <= UInt<4>("h09") @[RISCV_ex_control.scala 101:19]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_61 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
                      node _T_62 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                      node _T_63 = eq(_T_61, _T_62) @[Conditional.scala 37:30]
                      when _T_63 : @[Conditional.scala 39:67]
                        io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 104:19]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_64 = asUInt(UInt<3>("h04")) @[Conditional.scala 37:23]
                        node _T_65 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                        node _T_66 = eq(_T_64, _T_65) @[Conditional.scala 37:30]
                        when _T_66 : @[Conditional.scala 39:67]
                          io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 107:19]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_67 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
                          node _T_68 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                          node _T_69 = eq(_T_67, _T_68) @[Conditional.scala 37:30]
                          when _T_69 : @[Conditional.scala 39:67]
                            io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 110:19]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_70 = asUInt(UInt<5>("h01c")) @[Conditional.scala 37:23]
                            node _T_71 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                            node _T_72 = eq(_T_70, _T_71) @[Conditional.scala 37:30]
                            when _T_72 : @[Conditional.scala 39:67]
                              io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 113:19]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_73 = asUInt(UInt<5>("h013")) @[Conditional.scala 37:23]
                              node _T_74 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                              node _T_75 = eq(_T_73, _T_74) @[Conditional.scala 37:30]
                              when _T_75 : @[Conditional.scala 39:67]
                                io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 116:19]
                                skip @[Conditional.scala 39:67]
                              else : @[Conditional.scala 39:67]
                                node _T_76 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
                                node _T_77 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                node _T_78 = eq(_T_76, _T_77) @[Conditional.scala 37:30]
                                when _T_78 : @[Conditional.scala 39:67]
                                  io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 119:19]
                                  skip @[Conditional.scala 39:67]
                                else : @[Conditional.scala 39:67]
                                  node _T_79 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
                                  node _T_80 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                  node _T_81 = eq(_T_79, _T_80) @[Conditional.scala 37:30]
                                  when _T_81 : @[Conditional.scala 39:67]
                                    io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 122:19]
                                    skip @[Conditional.scala 39:67]
                                  else : @[Conditional.scala 39:67]
                                    node _T_82 = asUInt(UInt<3>("h07")) @[Conditional.scala 37:23]
                                    node _T_83 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                    node _T_84 = eq(_T_82, _T_83) @[Conditional.scala 37:30]
                                    when _T_84 : @[Conditional.scala 39:67]
                                      io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 125:19]
                                      skip @[Conditional.scala 39:67]
                                    else : @[Conditional.scala 39:67]
                                      node _T_85 = asUInt(UInt<4>("h08")) @[Conditional.scala 37:23]
                                      node _T_86 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                      node _T_87 = eq(_T_85, _T_86) @[Conditional.scala 37:30]
                                      when _T_87 : @[Conditional.scala 39:67]
                                        io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 128:19]
                                        skip @[Conditional.scala 39:67]
                                      else : @[Conditional.scala 39:67]
                                        node _T_88 = asUInt(UInt<4>("h09")) @[Conditional.scala 37:23]
                                        node _T_89 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                        node _T_90 = eq(_T_88, _T_89) @[Conditional.scala 37:30]
                                        when _T_90 : @[Conditional.scala 39:67]
                                          io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 131:19]
                                          skip @[Conditional.scala 39:67]
                                        else : @[Conditional.scala 39:67]
                                          node _T_91 = asUInt(UInt<4>("h0a")) @[Conditional.scala 37:23]
                                          node _T_92 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                          node _T_93 = eq(_T_91, _T_92) @[Conditional.scala 37:30]
                                          when _T_93 : @[Conditional.scala 39:67]
                                            io.alu_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 134:19]
                                            skip @[Conditional.scala 39:67]
                                          else : @[Conditional.scala 39:67]
                                            node _T_94 = asUInt(UInt<5>("h01d")) @[Conditional.scala 37:23]
                                            node _T_95 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                            node _T_96 = eq(_T_94, _T_95) @[Conditional.scala 37:30]
                                            when _T_96 : @[Conditional.scala 39:67]
                                              io.alu_op_o <= UInt<2>("h02") @[RISCV_ex_control.scala 137:19]
                                              skip @[Conditional.scala 39:67]
                                            else : @[Conditional.scala 39:67]
                                              node _T_97 = asUInt(UInt<5>("h01f")) @[Conditional.scala 37:23]
                                              node _T_98 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                              node _T_99 = eq(_T_97, _T_98) @[Conditional.scala 37:30]
                                              when _T_99 : @[Conditional.scala 39:67]
                                                io.alu_op_o <= UInt<4>("h0a") @[RISCV_ex_control.scala 140:19]
                                                skip @[Conditional.scala 39:67]
                                              else : @[Conditional.scala 39:67]
                                                node _T_100 = asUInt(UInt<5>("h014")) @[Conditional.scala 37:23]
                                                node _T_101 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                node _T_102 = eq(_T_100, _T_101) @[Conditional.scala 37:30]
                                                when _T_102 : @[Conditional.scala 39:67]
                                                  io.alu_op_o <= UInt<4>("h0a") @[RISCV_ex_control.scala 143:19]
                                                  skip @[Conditional.scala 39:67]
                                                else : @[Conditional.scala 39:67]
                                                  node _T_103 = asUInt(UInt<6>("h020")) @[Conditional.scala 37:23]
                                                  node _T_104 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                  node _T_105 = eq(_T_103, _T_104) @[Conditional.scala 37:30]
                                                  when _T_105 : @[Conditional.scala 39:67]
                                                    io.alu_op_o <= UInt<4>("h0b") @[RISCV_ex_control.scala 146:19]
                                                    skip @[Conditional.scala 39:67]
                                                  else : @[Conditional.scala 39:67]
                                                    node _T_106 = asUInt(UInt<5>("h015")) @[Conditional.scala 37:23]
                                                    node _T_107 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                    node _T_108 = eq(_T_106, _T_107) @[Conditional.scala 37:30]
                                                    when _T_108 : @[Conditional.scala 39:67]
                                                      io.alu_op_o <= UInt<4>("h0b") @[RISCV_ex_control.scala 149:19]
                                                      skip @[Conditional.scala 39:67]
                                                    else : @[Conditional.scala 39:67]
                                                      node _T_109 = asUInt(UInt<6>("h021")) @[Conditional.scala 37:23]
                                                      node _T_110 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                      node _T_111 = eq(_T_109, _T_110) @[Conditional.scala 37:30]
                                                      when _T_111 : @[Conditional.scala 39:67]
                                                        io.alu_op_o <= UInt<2>("h03") @[RISCV_ex_control.scala 152:19]
                                                        skip @[Conditional.scala 39:67]
                                                      else : @[Conditional.scala 39:67]
                                                        node _T_112 = asUInt(UInt<5>("h016")) @[Conditional.scala 37:23]
                                                        node _T_113 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                        node _T_114 = eq(_T_112, _T_113) @[Conditional.scala 37:30]
                                                        when _T_114 : @[Conditional.scala 39:67]
                                                          io.alu_op_o <= UInt<2>("h03") @[RISCV_ex_control.scala 155:19]
                                                          skip @[Conditional.scala 39:67]
                                                        else : @[Conditional.scala 39:67]
                                                          node _T_115 = asUInt(UInt<6>("h024")) @[Conditional.scala 37:23]
                                                          node _T_116 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                          node _T_117 = eq(_T_115, _T_116) @[Conditional.scala 37:30]
                                                          when _T_117 : @[Conditional.scala 39:67]
                                                            io.alu_op_o <= UInt<3>("h04") @[RISCV_ex_control.scala 158:19]
                                                            skip @[Conditional.scala 39:67]
                                                          else : @[Conditional.scala 39:67]
                                                            node _T_118 = asUInt(UInt<5>("h017")) @[Conditional.scala 37:23]
                                                            node _T_119 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                            node _T_120 = eq(_T_118, _T_119) @[Conditional.scala 37:30]
                                                            when _T_120 : @[Conditional.scala 39:67]
                                                              io.alu_op_o <= UInt<3>("h04") @[RISCV_ex_control.scala 161:19]
                                                              skip @[Conditional.scala 39:67]
                                                            else : @[Conditional.scala 39:67]
                                                              node _T_121 = asUInt(UInt<6>("h025")) @[Conditional.scala 37:23]
                                                              node _T_122 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                              node _T_123 = eq(_T_121, _T_122) @[Conditional.scala 37:30]
                                                              when _T_123 : @[Conditional.scala 39:67]
                                                                io.alu_op_o <= UInt<3>("h05") @[RISCV_ex_control.scala 164:19]
                                                                skip @[Conditional.scala 39:67]
                                                              else : @[Conditional.scala 39:67]
                                                                node _T_124 = asUInt(UInt<5>("h018")) @[Conditional.scala 37:23]
                                                                node _T_125 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                                node _T_126 = eq(_T_124, _T_125) @[Conditional.scala 37:30]
                                                                when _T_126 : @[Conditional.scala 39:67]
                                                                  io.alu_op_o <= UInt<3>("h05") @[RISCV_ex_control.scala 167:19]
                                                                  skip @[Conditional.scala 39:67]
                                                                else : @[Conditional.scala 39:67]
                                                                  node _T_127 = asUInt(UInt<5>("h01e")) @[Conditional.scala 37:23]
                                                                  node _T_128 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                                  node _T_129 = eq(_T_127, _T_128) @[Conditional.scala 37:30]
                                                                  when _T_129 : @[Conditional.scala 39:67]
                                                                    io.alu_op_o <= UInt<3>("h06") @[RISCV_ex_control.scala 170:19]
                                                                    skip @[Conditional.scala 39:67]
                                                                  else : @[Conditional.scala 39:67]
                                                                    node _T_130 = asUInt(UInt<5>("h019")) @[Conditional.scala 37:23]
                                                                    node _T_131 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                                    node _T_132 = eq(_T_130, _T_131) @[Conditional.scala 37:30]
                                                                    when _T_132 : @[Conditional.scala 39:67]
                                                                      io.alu_op_o <= UInt<3>("h06") @[RISCV_ex_control.scala 173:19]
                                                                      skip @[Conditional.scala 39:67]
                                                                    else : @[Conditional.scala 39:67]
                                                                      node _T_133 = asUInt(UInt<6>("h022")) @[Conditional.scala 37:23]
                                                                      node _T_134 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                                      node _T_135 = eq(_T_133, _T_134) @[Conditional.scala 37:30]
                                                                      when _T_135 : @[Conditional.scala 39:67]
                                                                        io.alu_op_o <= UInt<4>("h08") @[RISCV_ex_control.scala 176:19]
                                                                        skip @[Conditional.scala 39:67]
                                                                      else : @[Conditional.scala 39:67]
                                                                        node _T_136 = asUInt(UInt<5>("h01a")) @[Conditional.scala 37:23]
                                                                        node _T_137 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                                        node _T_138 = eq(_T_136, _T_137) @[Conditional.scala 37:30]
                                                                        when _T_138 : @[Conditional.scala 39:67]
                                                                          io.alu_op_o <= UInt<4>("h08") @[RISCV_ex_control.scala 179:19]
                                                                          skip @[Conditional.scala 39:67]
                                                                        else : @[Conditional.scala 39:67]
                                                                          node _T_139 = asUInt(UInt<6>("h023")) @[Conditional.scala 37:23]
                                                                          node _T_140 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                                          node _T_141 = eq(_T_139, _T_140) @[Conditional.scala 37:30]
                                                                          when _T_141 : @[Conditional.scala 39:67]
                                                                            io.alu_op_o <= UInt<3>("h07") @[RISCV_ex_control.scala 182:19]
                                                                            skip @[Conditional.scala 39:67]
                                                                          else : @[Conditional.scala 39:67]
                                                                            node _T_142 = asUInt(UInt<5>("h01b")) @[Conditional.scala 37:23]
                                                                            node _T_143 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                                                                            node _T_144 = eq(_T_142, _T_143) @[Conditional.scala 37:30]
                                                                            when _T_144 : @[Conditional.scala 39:67]
                                                                              io.alu_op_o <= UInt<3>("h07") @[RISCV_ex_control.scala 185:19]
                                                                              skip @[Conditional.scala 39:67]
    io.comp_op_o <= UInt<1>("h00") @[RISCV_ex_control.scala 190:16]
    node _T_145 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
    node _T_146 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
    node _T_147 = eq(_T_145, _T_146) @[Conditional.scala 37:30]
    when _T_147 : @[Conditional.scala 40:58]
      io.comp_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 193:20]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_148 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
      node _T_149 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
      node _T_150 = eq(_T_148, _T_149) @[Conditional.scala 37:30]
      when _T_150 : @[Conditional.scala 39:67]
        io.comp_op_o <= UInt<2>("h02") @[RISCV_ex_control.scala 196:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_151 = asUInt(UInt<3>("h07")) @[Conditional.scala 37:23]
        node _T_152 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
        node _T_153 = eq(_T_151, _T_152) @[Conditional.scala 37:30]
        when _T_153 : @[Conditional.scala 39:67]
          io.comp_op_o <= UInt<2>("h03") @[RISCV_ex_control.scala 199:20]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_154 = asUInt(UInt<4>("h08")) @[Conditional.scala 37:23]
          node _T_155 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
          node _T_156 = eq(_T_154, _T_155) @[Conditional.scala 37:30]
          when _T_156 : @[Conditional.scala 39:67]
            io.comp_op_o <= UInt<3>("h05") @[RISCV_ex_control.scala 202:20]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_157 = asUInt(UInt<4>("h09")) @[Conditional.scala 37:23]
            node _T_158 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
            node _T_159 = eq(_T_157, _T_158) @[Conditional.scala 37:30]
            when _T_159 : @[Conditional.scala 39:67]
              io.comp_op_o <= UInt<3>("h04") @[RISCV_ex_control.scala 205:20]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_160 = asUInt(UInt<4>("h0a")) @[Conditional.scala 37:23]
              node _T_161 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
              node _T_162 = eq(_T_160, _T_161) @[Conditional.scala 37:30]
              when _T_162 : @[Conditional.scala 39:67]
                io.comp_op_o <= UInt<3>("h06") @[RISCV_ex_control.scala 208:20]
                skip @[Conditional.scala 39:67]
    node _io_mem_wirte_o_T = eq(io.instr_type_i, UInt<5>("h010")) @[RISCV_ex_control.scala 213:37]
    node _io_mem_wirte_o_T_1 = eq(io.instr_type_i, UInt<5>("h011")) @[RISCV_ex_control.scala 214:37]
    node _io_mem_wirte_o_T_2 = or(_io_mem_wirte_o_T, _io_mem_wirte_o_T_1) @[RISCV_ex_control.scala 213:55]
    node _io_mem_wirte_o_T_3 = eq(io.instr_type_i, UInt<5>("h012")) @[RISCV_ex_control.scala 215:37]
    node _io_mem_wirte_o_T_4 = or(_io_mem_wirte_o_T_2, _io_mem_wirte_o_T_3) @[RISCV_ex_control.scala 214:55]
    io.mem_wirte_o <= _io_mem_wirte_o_T_4 @[RISCV_ex_control.scala 213:18]
    io.mem_op_o <= UInt<1>("h00") @[RISCV_ex_control.scala 216:15]
    node _T_163 = asUInt(UInt<5>("h010")) @[Conditional.scala 37:23]
    node _T_164 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
    node _T_165 = eq(_T_163, _T_164) @[Conditional.scala 37:30]
    when _T_165 : @[Conditional.scala 40:58]
      io.mem_op_o <= UInt<3>("h06") @[RISCV_ex_control.scala 219:19]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_166 = asUInt(UInt<5>("h011")) @[Conditional.scala 37:23]
      node _T_167 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
      node _T_168 = eq(_T_166, _T_167) @[Conditional.scala 37:30]
      when _T_168 : @[Conditional.scala 39:67]
        io.mem_op_o <= UInt<3>("h07") @[RISCV_ex_control.scala 222:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_169 = asUInt(UInt<5>("h012")) @[Conditional.scala 37:23]
        node _T_170 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
        node _T_171 = eq(_T_169, _T_170) @[Conditional.scala 37:30]
        when _T_171 : @[Conditional.scala 39:67]
          io.mem_op_o <= UInt<4>("h08") @[RISCV_ex_control.scala 225:19]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_172 = asUInt(UInt<4>("h0b")) @[Conditional.scala 37:23]
          node _T_173 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
          node _T_174 = eq(_T_172, _T_173) @[Conditional.scala 37:30]
          when _T_174 : @[Conditional.scala 39:67]
            io.mem_op_o <= UInt<1>("h01") @[RISCV_ex_control.scala 228:19]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_175 = asUInt(UInt<4>("h0e")) @[Conditional.scala 37:23]
            node _T_176 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
            node _T_177 = eq(_T_175, _T_176) @[Conditional.scala 37:30]
            when _T_177 : @[Conditional.scala 39:67]
              io.mem_op_o <= UInt<3>("h04") @[RISCV_ex_control.scala 231:19]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_178 = asUInt(UInt<4>("h0c")) @[Conditional.scala 37:23]
              node _T_179 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
              node _T_180 = eq(_T_178, _T_179) @[Conditional.scala 37:30]
              when _T_180 : @[Conditional.scala 39:67]
                io.mem_op_o <= UInt<2>("h02") @[RISCV_ex_control.scala 234:19]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_181 = asUInt(UInt<4>("h0f")) @[Conditional.scala 37:23]
                node _T_182 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                node _T_183 = eq(_T_181, _T_182) @[Conditional.scala 37:30]
                when _T_183 : @[Conditional.scala 39:67]
                  io.mem_op_o <= UInt<3>("h05") @[RISCV_ex_control.scala 237:19]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_184 = asUInt(UInt<4>("h0d")) @[Conditional.scala 37:23]
                  node _T_185 = asUInt(io.instr_type_i) @[Conditional.scala 37:39]
                  node _T_186 = eq(_T_184, _T_185) @[Conditional.scala 37:30]
                  when _T_186 : @[Conditional.scala 39:67]
                    io.mem_op_o <= UInt<2>("h03") @[RISCV_ex_control.scala 240:19]
                    skip @[Conditional.scala 39:67]
    node _io_reg_write_o_T = eq(io.instr_type_i, UInt<1>("h01")) @[RISCV_ex_control.scala 245:37]
    node _io_reg_write_o_T_1 = eq(io.instr_type_i, UInt<2>("h02")) @[RISCV_ex_control.scala 246:37]
    node _io_reg_write_o_T_2 = or(_io_reg_write_o_T, _io_reg_write_o_T_1) @[RISCV_ex_control.scala 245:56]
    node _io_reg_write_o_T_3 = eq(io.instr_type_i, UInt<5>("h013")) @[RISCV_ex_control.scala 247:37]
    node _io_reg_write_o_T_4 = or(_io_reg_write_o_T_2, _io_reg_write_o_T_3) @[RISCV_ex_control.scala 246:58]
    node _io_reg_write_o_T_5 = eq(io.instr_type_i, UInt<5>("h014")) @[RISCV_ex_control.scala 248:37]
    node _io_reg_write_o_T_6 = or(_io_reg_write_o_T_4, _io_reg_write_o_T_5) @[RISCV_ex_control.scala 247:57]
    node _io_reg_write_o_T_7 = eq(io.instr_type_i, UInt<5>("h015")) @[RISCV_ex_control.scala 249:37]
    node _io_reg_write_o_T_8 = or(_io_reg_write_o_T_6, _io_reg_write_o_T_7) @[RISCV_ex_control.scala 248:57]
    node _io_reg_write_o_T_9 = eq(io.instr_type_i, UInt<5>("h016")) @[RISCV_ex_control.scala 250:37]
    node _io_reg_write_o_T_10 = or(_io_reg_write_o_T_8, _io_reg_write_o_T_9) @[RISCV_ex_control.scala 249:58]
    node _io_reg_write_o_T_11 = eq(io.instr_type_i, UInt<5>("h017")) @[RISCV_ex_control.scala 251:37]
    node _io_reg_write_o_T_12 = or(_io_reg_write_o_T_10, _io_reg_write_o_T_11) @[RISCV_ex_control.scala 250:57]
    node _io_reg_write_o_T_13 = eq(io.instr_type_i, UInt<5>("h018")) @[RISCV_ex_control.scala 252:37]
    node _io_reg_write_o_T_14 = or(_io_reg_write_o_T_12, _io_reg_write_o_T_13) @[RISCV_ex_control.scala 251:56]
    node _io_reg_write_o_T_15 = eq(io.instr_type_i, UInt<5>("h019")) @[RISCV_ex_control.scala 253:37]
    node _io_reg_write_o_T_16 = or(_io_reg_write_o_T_14, _io_reg_write_o_T_15) @[RISCV_ex_control.scala 252:57]
    node _io_reg_write_o_T_17 = eq(io.instr_type_i, UInt<5>("h01a")) @[RISCV_ex_control.scala 254:37]
    node _io_reg_write_o_T_18 = or(_io_reg_write_o_T_16, _io_reg_write_o_T_17) @[RISCV_ex_control.scala 253:57]
    node _io_reg_write_o_T_19 = eq(io.instr_type_i, UInt<5>("h01b")) @[RISCV_ex_control.scala 255:37]
    node _io_reg_write_o_T_20 = or(_io_reg_write_o_T_18, _io_reg_write_o_T_19) @[RISCV_ex_control.scala 254:57]
    node _io_reg_write_o_T_21 = eq(io.instr_type_i, UInt<5>("h01c")) @[RISCV_ex_control.scala 256:37]
    node _io_reg_write_o_T_22 = or(_io_reg_write_o_T_20, _io_reg_write_o_T_21) @[RISCV_ex_control.scala 255:57]
    node _io_reg_write_o_T_23 = eq(io.instr_type_i, UInt<5>("h01d")) @[RISCV_ex_control.scala 257:37]
    node _io_reg_write_o_T_24 = or(_io_reg_write_o_T_22, _io_reg_write_o_T_23) @[RISCV_ex_control.scala 256:56]
    node _io_reg_write_o_T_25 = eq(io.instr_type_i, UInt<5>("h01e")) @[RISCV_ex_control.scala 258:37]
    node _io_reg_write_o_T_26 = or(_io_reg_write_o_T_24, _io_reg_write_o_T_25) @[RISCV_ex_control.scala 257:56]
    node _io_reg_write_o_T_27 = eq(io.instr_type_i, UInt<5>("h01f")) @[RISCV_ex_control.scala 259:37]
    node _io_reg_write_o_T_28 = or(_io_reg_write_o_T_26, _io_reg_write_o_T_27) @[RISCV_ex_control.scala 258:56]
    node _io_reg_write_o_T_29 = eq(io.instr_type_i, UInt<6>("h020")) @[RISCV_ex_control.scala 260:37]
    node _io_reg_write_o_T_30 = or(_io_reg_write_o_T_28, _io_reg_write_o_T_29) @[RISCV_ex_control.scala 259:56]
    node _io_reg_write_o_T_31 = eq(io.instr_type_i, UInt<6>("h021")) @[RISCV_ex_control.scala 261:37]
    node _io_reg_write_o_T_32 = or(_io_reg_write_o_T_30, _io_reg_write_o_T_31) @[RISCV_ex_control.scala 260:57]
    node _io_reg_write_o_T_33 = eq(io.instr_type_i, UInt<6>("h022")) @[RISCV_ex_control.scala 262:37]
    node _io_reg_write_o_T_34 = or(_io_reg_write_o_T_32, _io_reg_write_o_T_33) @[RISCV_ex_control.scala 261:56]
    node _io_reg_write_o_T_35 = eq(io.instr_type_i, UInt<6>("h023")) @[RISCV_ex_control.scala 263:37]
    node _io_reg_write_o_T_36 = or(_io_reg_write_o_T_34, _io_reg_write_o_T_35) @[RISCV_ex_control.scala 262:56]
    node _io_reg_write_o_T_37 = eq(io.instr_type_i, UInt<6>("h024")) @[RISCV_ex_control.scala 264:37]
    node _io_reg_write_o_T_38 = or(_io_reg_write_o_T_36, _io_reg_write_o_T_37) @[RISCV_ex_control.scala 263:56]
    node _io_reg_write_o_T_39 = eq(io.instr_type_i, UInt<6>("h025")) @[RISCV_ex_control.scala 265:37]
    node _io_reg_write_o_T_40 = or(_io_reg_write_o_T_38, _io_reg_write_o_T_39) @[RISCV_ex_control.scala 264:55]
    node _io_reg_write_o_T_41 = eq(io.instr_type_i, UInt<4>("h0b")) @[RISCV_ex_control.scala 266:37]
    node _io_reg_write_o_T_42 = or(_io_reg_write_o_T_40, _io_reg_write_o_T_41) @[RISCV_ex_control.scala 265:56]
    node _io_reg_write_o_T_43 = eq(io.instr_type_i, UInt<4>("h0c")) @[RISCV_ex_control.scala 267:37]
    node _io_reg_write_o_T_44 = or(_io_reg_write_o_T_42, _io_reg_write_o_T_43) @[RISCV_ex_control.scala 266:55]
    node _io_reg_write_o_T_45 = eq(io.instr_type_i, UInt<4>("h0d")) @[RISCV_ex_control.scala 268:37]
    node _io_reg_write_o_T_46 = or(_io_reg_write_o_T_44, _io_reg_write_o_T_45) @[RISCV_ex_control.scala 267:55]
    node _io_reg_write_o_T_47 = eq(io.instr_type_i, UInt<4>("h0e")) @[RISCV_ex_control.scala 269:37]
    node _io_reg_write_o_T_48 = or(_io_reg_write_o_T_46, _io_reg_write_o_T_47) @[RISCV_ex_control.scala 268:55]
    node _io_reg_write_o_T_49 = eq(io.instr_type_i, UInt<4>("h0f")) @[RISCV_ex_control.scala 270:37]
    node _io_reg_write_o_T_50 = or(_io_reg_write_o_T_48, _io_reg_write_o_T_49) @[RISCV_ex_control.scala 269:56]
    node _io_reg_write_o_T_51 = eq(io.instr_type_i, UInt<3>("h04")) @[RISCV_ex_control.scala 271:37]
    node _io_reg_write_o_T_52 = or(_io_reg_write_o_T_50, _io_reg_write_o_T_51) @[RISCV_ex_control.scala 270:56]
    node _io_reg_write_o_T_53 = eq(io.instr_type_i, UInt<2>("h03")) @[RISCV_ex_control.scala 272:37]
    node _io_reg_write_o_T_54 = or(_io_reg_write_o_T_52, _io_reg_write_o_T_53) @[RISCV_ex_control.scala 271:57]
    node _io_reg_write_o_T_55 = eq(io.instr_type_i, UInt<6>("h026")) @[RISCV_ex_control.scala 273:37]
    node _io_reg_write_o_T_56 = or(_io_reg_write_o_T_54, _io_reg_write_o_T_55) @[RISCV_ex_control.scala 272:56]
    node _io_reg_write_o_T_57 = eq(io.instr_type_i, UInt<6>("h027")) @[RISCV_ex_control.scala 274:37]
    node _io_reg_write_o_T_58 = or(_io_reg_write_o_T_56, _io_reg_write_o_T_57) @[RISCV_ex_control.scala 273:58]
    node _io_reg_write_o_T_59 = eq(io.instr_type_i, UInt<6>("h028")) @[RISCV_ex_control.scala 275:37]
    node _io_reg_write_o_T_60 = or(_io_reg_write_o_T_58, _io_reg_write_o_T_59) @[RISCV_ex_control.scala 274:58]
    node _io_reg_write_o_T_61 = eq(io.instr_type_i, UInt<6>("h029")) @[RISCV_ex_control.scala 276:37]
    node _io_reg_write_o_T_62 = or(_io_reg_write_o_T_60, _io_reg_write_o_T_61) @[RISCV_ex_control.scala 275:58]
    node _io_reg_write_o_T_63 = eq(io.instr_type_i, UInt<6>("h02a")) @[RISCV_ex_control.scala 277:37]
    node _io_reg_write_o_T_64 = or(_io_reg_write_o_T_62, _io_reg_write_o_T_63) @[RISCV_ex_control.scala 276:59]
    node _io_reg_write_o_T_65 = eq(io.instr_type_i, UInt<6>("h02b")) @[RISCV_ex_control.scala 278:37]
    node _io_reg_write_o_T_66 = or(_io_reg_write_o_T_64, _io_reg_write_o_T_65) @[RISCV_ex_control.scala 277:59]
    io.reg_write_o <= _io_reg_write_o_T_66 @[RISCV_ex_control.scala 245:18]
    node _T_187 = eq(io.instr_type_i, UInt<4>("h0b")) @[RISCV_ex_control.scala 279:25]
    node _T_188 = eq(io.instr_type_i, UInt<4>("h0c")) @[RISCV_ex_control.scala 280:25]
    node _T_189 = or(_T_187, _T_188) @[RISCV_ex_control.scala 279:43]
    node _T_190 = eq(io.instr_type_i, UInt<4>("h0d")) @[RISCV_ex_control.scala 281:25]
    node _T_191 = or(_T_189, _T_190) @[RISCV_ex_control.scala 280:43]
    node _T_192 = eq(io.instr_type_i, UInt<4>("h0e")) @[RISCV_ex_control.scala 282:25]
    node _T_193 = or(_T_191, _T_192) @[RISCV_ex_control.scala 281:43]
    node _T_194 = eq(io.instr_type_i, UInt<4>("h0f")) @[RISCV_ex_control.scala 283:25]
    node _T_195 = or(_T_193, _T_194) @[RISCV_ex_control.scala 282:44]
    when _T_195 : @[RISCV_ex_control.scala 283:45]
      io.reg_write_src_o <= UInt<1>("h00") @[RISCV_ex_control.scala 284:24]
      skip @[RISCV_ex_control.scala 283:45]
    else : @[RISCV_ex_control.scala 286:53]
      node _T_196 = eq(io.instr_type_i, UInt<2>("h03")) @[RISCV_ex_control.scala 285:32]
      node _T_197 = eq(io.instr_type_i, UInt<3>("h04")) @[RISCV_ex_control.scala 286:32]
      node _T_198 = or(_T_196, _T_197) @[RISCV_ex_control.scala 285:51]
      when _T_198 : @[RISCV_ex_control.scala 286:53]
        io.reg_write_src_o <= UInt<2>("h02") @[RISCV_ex_control.scala 287:24]
        skip @[RISCV_ex_control.scala 286:53]
      else : @[RISCV_ex_control.scala 293:56]
        node _T_199 = eq(io.instr_type_i, UInt<6>("h026")) @[RISCV_ex_control.scala 288:32]
        node _T_200 = eq(io.instr_type_i, UInt<6>("h027")) @[RISCV_ex_control.scala 289:32]
        node _T_201 = or(_T_199, _T_200) @[RISCV_ex_control.scala 288:53]
        node _T_202 = eq(io.instr_type_i, UInt<6>("h028")) @[RISCV_ex_control.scala 290:32]
        node _T_203 = or(_T_201, _T_202) @[RISCV_ex_control.scala 289:53]
        node _T_204 = eq(io.instr_type_i, UInt<6>("h029")) @[RISCV_ex_control.scala 291:32]
        node _T_205 = or(_T_203, _T_204) @[RISCV_ex_control.scala 290:53]
        node _T_206 = eq(io.instr_type_i, UInt<6>("h02a")) @[RISCV_ex_control.scala 292:32]
        node _T_207 = or(_T_205, _T_206) @[RISCV_ex_control.scala 291:54]
        node _T_208 = eq(io.instr_type_i, UInt<6>("h02b")) @[RISCV_ex_control.scala 293:32]
        node _T_209 = or(_T_207, _T_208) @[RISCV_ex_control.scala 292:54]
        when _T_209 : @[RISCV_ex_control.scala 293:56]
          io.reg_write_src_o <= UInt<2>("h03") @[RISCV_ex_control.scala 294:24]
          skip @[RISCV_ex_control.scala 293:56]
        else : @[RISCV_ex_control.scala 295:16]
          io.reg_write_src_o <= UInt<1>("h01") @[RISCV_ex_control.scala 296:24]
          skip @[RISCV_ex_control.scala 295:16]
    
  module RISCV_comp : 
    input clock : Clock
    input reset : Reset
    output io : {flip comp_op_i : UInt<3>, flip op_a_i : UInt<32>, flip op_b_i : UInt<32>, result_o : UInt<1>}
    
    io.result_o <= UInt<1>("h00") @[RISCV_comp.scala 14:15]
    node _T = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
    node _T_1 = asUInt(io.comp_op_i) @[Conditional.scala 37:39]
    node _T_2 = eq(_T, _T_1) @[Conditional.scala 37:30]
    when _T_2 : @[Conditional.scala 40:58]
      node _io_result_o_T = eq(io.op_a_i, io.op_b_i) @[RISCV_comp.scala 17:32]
      io.result_o <= _io_result_o_T @[RISCV_comp.scala 17:19]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
      node _T_4 = asUInt(io.comp_op_i) @[Conditional.scala 37:39]
      node _T_5 = eq(_T_3, _T_4) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        node _io_result_o_T_1 = neq(io.op_a_i, io.op_b_i) @[RISCV_comp.scala 20:32]
        io.result_o <= _io_result_o_T_1 @[RISCV_comp.scala 20:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_6 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
        node _T_7 = asUInt(io.comp_op_i) @[Conditional.scala 37:39]
        node _T_8 = eq(_T_6, _T_7) @[Conditional.scala 37:30]
        when _T_8 : @[Conditional.scala 39:67]
          node _io_result_o_T_2 = asSInt(io.op_a_i) @[RISCV_comp.scala 23:38]
          node _io_result_o_T_3 = asSInt(io.op_b_i) @[RISCV_comp.scala 23:59]
          node _io_result_o_T_4 = lt(_io_result_o_T_2, _io_result_o_T_3) @[RISCV_comp.scala 23:41]
          io.result_o <= _io_result_o_T_4 @[RISCV_comp.scala 23:19]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_9 = asUInt(UInt<3>("h04")) @[Conditional.scala 37:23]
          node _T_10 = asUInt(io.comp_op_i) @[Conditional.scala 37:39]
          node _T_11 = eq(_T_9, _T_10) @[Conditional.scala 37:30]
          when _T_11 : @[Conditional.scala 39:67]
            node _io_result_o_T_5 = lt(io.op_a_i, io.op_b_i) @[RISCV_comp.scala 26:32]
            io.result_o <= _io_result_o_T_5 @[RISCV_comp.scala 26:19]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_12 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
            node _T_13 = asUInt(io.comp_op_i) @[Conditional.scala 37:39]
            node _T_14 = eq(_T_12, _T_13) @[Conditional.scala 37:30]
            when _T_14 : @[Conditional.scala 39:67]
              node _io_result_o_T_6 = asSInt(io.op_a_i) @[RISCV_comp.scala 29:32]
              node _io_result_o_T_7 = asSInt(io.op_b_i) @[RISCV_comp.scala 29:52]
              node _io_result_o_T_8 = geq(_io_result_o_T_6, _io_result_o_T_7) @[RISCV_comp.scala 29:39]
              io.result_o <= _io_result_o_T_8 @[RISCV_comp.scala 29:19]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_15 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
              node _T_16 = asUInt(io.comp_op_i) @[Conditional.scala 37:39]
              node _T_17 = eq(_T_15, _T_16) @[Conditional.scala 37:30]
              when _T_17 : @[Conditional.scala 39:67]
                node _io_result_o_T_9 = geq(io.op_a_i, io.op_b_i) @[RISCV_comp.scala 32:32]
                io.result_o <= _io_result_o_T_9 @[RISCV_comp.scala 32:19]
                skip @[Conditional.scala 39:67]
    
  module RISCV_alu : 
    input clock : Clock
    input reset : Reset
    output io : {flip op_a_i : UInt<32>, flip op_b_i : UInt<32>, flip operation_i : UInt<4>, result_o : UInt<32>}
    
    io.result_o <= UInt<1>("h00") @[RISCV_alu.scala 14:15]
    node _T = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
    node _T_1 = asUInt(io.operation_i) @[Conditional.scala 37:39]
    node _T_2 = eq(_T, _T_1) @[Conditional.scala 37:30]
    when _T_2 : @[Conditional.scala 40:58]
      node _io_result_o_T = add(io.op_a_i, io.op_b_i) @[RISCV_alu.scala 17:32]
      node _io_result_o_T_1 = tail(_io_result_o_T, 1) @[RISCV_alu.scala 17:32]
      io.result_o <= _io_result_o_T_1 @[RISCV_alu.scala 17:19]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
      node _T_4 = asUInt(io.operation_i) @[Conditional.scala 37:39]
      node _T_5 = eq(_T_3, _T_4) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        node _io_result_o_T_2 = sub(io.op_a_i, io.op_b_i) @[RISCV_alu.scala 20:32]
        node _io_result_o_T_3 = tail(_io_result_o_T_2, 1) @[RISCV_alu.scala 20:32]
        io.result_o <= _io_result_o_T_3 @[RISCV_alu.scala 20:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_6 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
        node _T_7 = asUInt(io.operation_i) @[Conditional.scala 37:39]
        node _T_8 = eq(_T_6, _T_7) @[Conditional.scala 37:30]
        when _T_8 : @[Conditional.scala 39:67]
          node _io_result_o_T_4 = and(io.op_a_i, io.op_b_i) @[RISCV_alu.scala 23:32]
          io.result_o <= _io_result_o_T_4 @[RISCV_alu.scala 23:19]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_9 = asUInt(UInt<3>("h04")) @[Conditional.scala 37:23]
          node _T_10 = asUInt(io.operation_i) @[Conditional.scala 37:39]
          node _T_11 = eq(_T_9, _T_10) @[Conditional.scala 37:30]
          when _T_11 : @[Conditional.scala 39:67]
            node _io_result_o_T_5 = or(io.op_a_i, io.op_b_i) @[RISCV_alu.scala 26:32]
            io.result_o <= _io_result_o_T_5 @[RISCV_alu.scala 26:19]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_12 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
            node _T_13 = asUInt(io.operation_i) @[Conditional.scala 37:39]
            node _T_14 = eq(_T_12, _T_13) @[Conditional.scala 37:30]
            when _T_14 : @[Conditional.scala 39:67]
              node _io_result_o_T_6 = xor(io.op_a_i, io.op_b_i) @[RISCV_alu.scala 29:32]
              io.result_o <= _io_result_o_T_6 @[RISCV_alu.scala 29:19]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_15 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
              node _T_16 = asUInt(io.operation_i) @[Conditional.scala 37:39]
              node _T_17 = eq(_T_15, _T_16) @[Conditional.scala 37:30]
              when _T_17 : @[Conditional.scala 39:67]
                node _io_result_o_T_7 = bits(io.op_b_i, 4, 0) @[RISCV_alu.scala 32:44]
                node _io_result_o_T_8 = dshl(io.op_a_i, _io_result_o_T_7) @[RISCV_alu.scala 32:32]
                io.result_o <= _io_result_o_T_8 @[RISCV_alu.scala 32:19]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_18 = asUInt(UInt<3>("h07")) @[Conditional.scala 37:23]
                node _T_19 = asUInt(io.operation_i) @[Conditional.scala 37:39]
                node _T_20 = eq(_T_18, _T_19) @[Conditional.scala 37:30]
                when _T_20 : @[Conditional.scala 39:67]
                  node _io_result_o_T_9 = asSInt(io.op_a_i) @[RISCV_alu.scala 35:33]
                  node _io_result_o_T_10 = bits(io.op_b_i, 4, 0) @[RISCV_alu.scala 35:52]
                  node _io_result_o_T_11 = dshr(_io_result_o_T_9, _io_result_o_T_10) @[RISCV_alu.scala 35:40]
                  node _io_result_o_T_12 = asUInt(_io_result_o_T_11) @[RISCV_alu.scala 35:66]
                  io.result_o <= _io_result_o_T_12 @[RISCV_alu.scala 35:19]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_21 = asUInt(UInt<4>("h08")) @[Conditional.scala 37:23]
                  node _T_22 = asUInt(io.operation_i) @[Conditional.scala 37:39]
                  node _T_23 = eq(_T_21, _T_22) @[Conditional.scala 37:30]
                  when _T_23 : @[Conditional.scala 39:67]
                    node _io_result_o_T_13 = bits(io.op_b_i, 4, 0) @[RISCV_alu.scala 38:44]
                    node _io_result_o_T_14 = dshr(io.op_a_i, _io_result_o_T_13) @[RISCV_alu.scala 38:32]
                    io.result_o <= _io_result_o_T_14 @[RISCV_alu.scala 38:19]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_24 = asUInt(UInt<4>("h09")) @[Conditional.scala 37:23]
                    node _T_25 = asUInt(io.operation_i) @[Conditional.scala 37:39]
                    node _T_26 = eq(_T_24, _T_25) @[Conditional.scala 37:30]
                    when _T_26 : @[Conditional.scala 39:67]
                      io.result_o <= io.op_b_i @[RISCV_alu.scala 41:19]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_27 = asUInt(UInt<4>("h0a")) @[Conditional.scala 37:23]
                      node _T_28 = asUInt(io.operation_i) @[Conditional.scala 37:39]
                      node _T_29 = eq(_T_27, _T_28) @[Conditional.scala 37:30]
                      when _T_29 : @[Conditional.scala 39:67]
                        node _io_result_o_T_15 = asSInt(io.op_a_i) @[RISCV_alu.scala 44:32]
                        node _io_result_o_T_16 = asSInt(io.op_b_i) @[RISCV_alu.scala 44:51]
                        node _io_result_o_T_17 = lt(_io_result_o_T_15, _io_result_o_T_16) @[RISCV_alu.scala 44:39]
                        io.result_o <= _io_result_o_T_17 @[RISCV_alu.scala 44:19]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_30 = asUInt(UInt<4>("h0b")) @[Conditional.scala 37:23]
                        node _T_31 = asUInt(io.operation_i) @[Conditional.scala 37:39]
                        node _T_32 = eq(_T_30, _T_31) @[Conditional.scala 37:30]
                        when _T_32 : @[Conditional.scala 39:67]
                          node _io_result_o_T_18 = lt(io.op_a_i, io.op_b_i) @[RISCV_alu.scala 47:32]
                          io.result_o <= _io_result_o_T_18 @[RISCV_alu.scala 47:19]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_33 = asUInt(UInt<1>("h00")) @[Conditional.scala 37:23]
                          node _T_34 = asUInt(io.operation_i) @[Conditional.scala 37:39]
                          node _T_35 = eq(_T_33, _T_34) @[Conditional.scala 37:30]
                          when _T_35 : @[Conditional.scala 39:67]
                            io.result_o <= UInt<32>("h0deadbeef") @[RISCV_alu.scala 50:19]
                            skip @[Conditional.scala 39:67]
    
  module RISCV_pipeline_control : 
    input clock : Clock
    input reset : Reset
    output io : {flip data_stall_i : UInt<1>, flip control_stall_i : UInt<1>, flip int_stall_i : UInt<1>, flip csr_state_i : UInt<7>, pc_we_o : UInt<1>, ifid_clear_o : UInt<1>, ifid_we_o : UInt<1>, idex_clear_o : UInt<1>, idex_we_o : UInt<1>, exmm_clear_o : UInt<1>, exmm_we_o : UInt<1>, mmwb_clear_o : UInt<1>, mmwb_we_o : UInt<1>}
    
    when io.int_stall_i : @[RISCV_pipeline_control.scala 25:25]
      node _T = eq(io.csr_state_i, UInt<2>("h02")) @[RISCV_pipeline_control.scala 26:25]
      when _T : @[RISCV_pipeline_control.scala 26:46]
        io.pc_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 27:18]
        io.ifid_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 28:20]
        io.ifid_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 29:23]
        io.idex_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 30:20]
        io.idex_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 31:23]
        io.exmm_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 32:20]
        io.exmm_clear_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 33:23]
        io.mmwb_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 34:20]
        io.mmwb_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 35:23]
        skip @[RISCV_pipeline_control.scala 26:46]
      else : @[RISCV_pipeline_control.scala 36:52]
        node _T_1 = eq(io.csr_state_i, UInt<3>("h04")) @[RISCV_pipeline_control.scala 36:31]
        when _T_1 : @[RISCV_pipeline_control.scala 36:52]
          io.pc_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 37:18]
          io.ifid_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 38:20]
          io.ifid_clear_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 39:23]
          io.idex_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 40:20]
          io.idex_clear_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 41:23]
          io.exmm_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 42:20]
          io.exmm_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 43:23]
          io.mmwb_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 44:20]
          io.mmwb_clear_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 45:23]
          skip @[RISCV_pipeline_control.scala 36:52]
        else : @[RISCV_pipeline_control.scala 46:94]
          node _T_2 = eq(io.csr_state_i, UInt<7>("h040")) @[RISCV_pipeline_control.scala 46:31]
          node _T_3 = eq(io.csr_state_i, UInt<6>("h020")) @[RISCV_pipeline_control.scala 46:68]
          node _T_4 = or(_T_2, _T_3) @[RISCV_pipeline_control.scala 46:50]
          when _T_4 : @[RISCV_pipeline_control.scala 46:94]
            io.pc_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 47:18]
            io.ifid_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 48:20]
            io.ifid_clear_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 49:23]
            io.idex_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 50:20]
            io.idex_clear_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 51:23]
            io.exmm_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 52:20]
            io.exmm_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 53:23]
            io.mmwb_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 54:20]
            io.mmwb_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 55:23]
            skip @[RISCV_pipeline_control.scala 46:94]
          else : @[RISCV_pipeline_control.scala 56:17]
            io.pc_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 57:18]
            io.ifid_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 58:23]
            io.ifid_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 59:20]
            io.idex_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 60:23]
            io.idex_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 61:20]
            io.exmm_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 62:20]
            io.exmm_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 63:23]
            io.mmwb_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 64:20]
            io.mmwb_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 65:23]
            skip @[RISCV_pipeline_control.scala 56:17]
      skip @[RISCV_pipeline_control.scala 25:25]
    else : @[RISCV_pipeline_control.scala 67:35]
      when io.control_stall_i : @[RISCV_pipeline_control.scala 67:35]
        io.pc_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 68:16]
        io.ifid_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 69:18]
        io.ifid_clear_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 70:21]
        io.idex_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 71:18]
        io.idex_clear_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 72:21]
        io.exmm_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 73:18]
        io.exmm_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 74:21]
        io.mmwb_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 75:18]
        io.mmwb_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 76:21]
        skip @[RISCV_pipeline_control.scala 67:35]
      else : @[RISCV_pipeline_control.scala 77:33]
        when io.data_stall_i : @[RISCV_pipeline_control.scala 77:33]
          node _io_pc_we_o_T = eq(io.data_stall_i, UInt<1>("h00")) @[RISCV_pipeline_control.scala 78:19]
          io.pc_we_o <= _io_pc_we_o_T @[RISCV_pipeline_control.scala 78:16]
          node _io_ifid_we_o_T = eq(io.data_stall_i, UInt<1>("h00")) @[RISCV_pipeline_control.scala 79:21]
          io.ifid_we_o <= _io_ifid_we_o_T @[RISCV_pipeline_control.scala 79:18]
          io.ifid_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 80:21]
          io.idex_we_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 81:18]
          io.idex_clear_o <= io.data_stall_i @[RISCV_pipeline_control.scala 82:21]
          io.exmm_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 83:18]
          io.exmm_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 84:21]
          io.mmwb_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 85:18]
          io.mmwb_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 86:21]
          skip @[RISCV_pipeline_control.scala 77:33]
        else : @[RISCV_pipeline_control.scala 87:16]
          io.pc_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 88:16]
          io.ifid_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 89:18]
          io.ifid_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 90:21]
          io.idex_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 91:18]
          io.idex_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 92:21]
          io.exmm_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 93:18]
          io.exmm_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 94:21]
          io.mmwb_we_o <= UInt<1>("h01") @[RISCV_pipeline_control.scala 95:18]
          io.mmwb_clear_o <= UInt<1>("h00") @[RISCV_pipeline_control.scala 96:21]
          skip @[RISCV_pipeline_control.scala 87:16]
    
  module RISCV_clint : 
    input clock : Clock
    input reset : Reset
    output io : {flip int_flag_i : UInt<8>, flip idex_instr_data_i : UInt<32>, flip idex_instr_addr_i : UInt<32>, flip ifid_instr_addr_i : UInt<32>, flip csr_mtvec_i : UInt<32>, flip csr_mepc_i : UInt<32>, flip csr_mstatus_i : UInt<32>, instr_addr_o : UInt<32>, int_stall_o : UInt<1>, csr_state_o : UInt<7>, csr_write_o : UInt<1>, csr_waddr_o : UInt<32>, csr_wdata_o : UInt<32>}
    
    wire int_state : UInt
    int_state <= UInt<1>("h01")
    reg csr_state : UInt, clock with : (reset => (reset, UInt<1>("h01"))) @[RISCV_clint.scala 30:26]
    reg cause : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[RISCV_clint.scala 32:22]
    reg mepc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[RISCV_clint.scala 34:21]
    io.csr_state_o <= csr_state @[RISCV_clint.scala 36:18]
    node _T = neq(int_state, UInt<1>("h01")) @[RISCV_clint.scala 39:20]
    node _T_1 = neq(csr_state, UInt<1>("h01")) @[RISCV_clint.scala 39:52]
    node _T_2 = or(_T, _T_1) @[RISCV_clint.scala 39:38]
    when _T_2 : @[RISCV_clint.scala 39:71]
      io.int_stall_o <= UInt<1>("h01") @[RISCV_clint.scala 40:20]
      skip @[RISCV_clint.scala 39:71]
    else : @[RISCV_clint.scala 41:16]
      io.int_stall_o <= UInt<1>("h00") @[RISCV_clint.scala 42:20]
      skip @[RISCV_clint.scala 41:16]
    node _T_3 = eq(io.idex_instr_data_i, UInt<7>("h073")) @[RISCV_clint.scala 46:30]
    node _T_4 = eq(io.idex_instr_data_i, UInt<21>("h0100073")) @[RISCV_clint.scala 46:71]
    node _T_5 = or(_T_3, _T_4) @[RISCV_clint.scala 46:47]
    when _T_5 : @[RISCV_clint.scala 46:90]
      int_state <= UInt<2>("h02") @[RISCV_clint.scala 47:15]
      skip @[RISCV_clint.scala 46:90]
    else : @[RISCV_clint.scala 48:71]
      node _T_6 = neq(io.int_flag_i, UInt<1>("h00")) @[RISCV_clint.scala 48:31]
      node _T_7 = bits(io.csr_mstatus_i, 3, 3) @[RISCV_clint.scala 48:66]
      node _T_8 = and(_T_6, _T_7) @[RISCV_clint.scala 48:47]
      when _T_8 : @[RISCV_clint.scala 48:71]
        int_state <= UInt<3>("h04") @[RISCV_clint.scala 49:15]
        skip @[RISCV_clint.scala 48:71]
      else : @[RISCV_clint.scala 50:54]
        node _T_9 = eq(io.idex_instr_data_i, UInt<30>("h030200073")) @[RISCV_clint.scala 50:37]
        when _T_9 : @[RISCV_clint.scala 50:54]
          int_state <= UInt<4>("h08") @[RISCV_clint.scala 51:15]
          skip @[RISCV_clint.scala 50:54]
        else : @[RISCV_clint.scala 52:16]
          int_state <= UInt<1>("h01") @[RISCV_clint.scala 53:15]
          skip @[RISCV_clint.scala 52:16]
    node _T_10 = eq(UInt<1>("h01"), csr_state) @[Conditional.scala 37:30]
    when _T_10 : @[Conditional.scala 40:58]
      node _T_11 = eq(int_state, UInt<2>("h02")) @[RISCV_clint.scala 59:23]
      node _T_12 = eq(int_state, UInt<4>("h08")) @[RISCV_clint.scala 59:60]
      node _T_13 = or(_T_11, _T_12) @[RISCV_clint.scala 59:47]
      when _T_13 : @[RISCV_clint.scala 59:78]
        mepc <= io.ifid_instr_addr_i @[RISCV_clint.scala 60:14]
        node _T_14 = eq(io.idex_instr_data_i, UInt<7>("h073")) @[RISCV_clint.scala 61:36]
        when _T_14 : @[RISCV_clint.scala 61:54]
          cause <= UInt<4>("h0b") @[RISCV_clint.scala 62:17]
          skip @[RISCV_clint.scala 61:54]
        else : @[RISCV_clint.scala 63:62]
          node _T_15 = eq(io.idex_instr_data_i, UInt<21>("h0100073")) @[RISCV_clint.scala 63:43]
          when _T_15 : @[RISCV_clint.scala 63:62]
            cause <= UInt<2>("h03") @[RISCV_clint.scala 64:17]
            skip @[RISCV_clint.scala 63:62]
          else : @[RISCV_clint.scala 65:22]
            cause <= UInt<4>("h0a") @[RISCV_clint.scala 66:17]
            skip @[RISCV_clint.scala 65:22]
        csr_state <= UInt<2>("h02") @[RISCV_clint.scala 68:19]
        skip @[RISCV_clint.scala 59:78]
      else : @[RISCV_clint.scala 69:56]
        node _T_16 = eq(int_state, UInt<3>("h04")) @[RISCV_clint.scala 69:30]
        when _T_16 : @[RISCV_clint.scala 69:56]
          mepc <= io.idex_instr_addr_i @[RISCV_clint.scala 70:14]
          cause <= UInt<32>("h080000004") @[RISCV_clint.scala 71:15]
          csr_state <= UInt<2>("h02") @[RISCV_clint.scala 72:19]
          skip @[RISCV_clint.scala 69:56]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_17 = eq(UInt<2>("h02"), csr_state) @[Conditional.scala 37:30]
      when _T_17 : @[Conditional.scala 39:67]
        csr_state <= UInt<3>("h04") @[RISCV_clint.scala 76:17]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_18 = eq(UInt<3>("h04"), csr_state) @[Conditional.scala 37:30]
        when _T_18 : @[Conditional.scala 39:67]
          node _T_19 = eq(int_state, UInt<4>("h08")) @[RISCV_clint.scala 79:23]
          when _T_19 : @[RISCV_clint.scala 79:41]
            csr_state <= UInt<6>("h020") @[RISCV_clint.scala 80:19]
            skip @[RISCV_clint.scala 79:41]
          else : @[RISCV_clint.scala 81:20]
            csr_state <= UInt<5>("h010") @[RISCV_clint.scala 82:19]
            skip @[RISCV_clint.scala 81:20]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_20 = eq(UInt<5>("h010"), csr_state) @[Conditional.scala 37:30]
          when _T_20 : @[Conditional.scala 39:67]
            csr_state <= UInt<4>("h08") @[RISCV_clint.scala 86:17]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_21 = eq(UInt<4>("h08"), csr_state) @[Conditional.scala 37:30]
            when _T_21 : @[Conditional.scala 39:67]
              csr_state <= UInt<7>("h040") @[RISCV_clint.scala 89:17]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_22 = eq(UInt<7>("h040"), csr_state) @[Conditional.scala 37:30]
              when _T_22 : @[Conditional.scala 39:67]
                csr_state <= UInt<1>("h01") @[RISCV_clint.scala 92:17]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_23 = eq(UInt<6>("h020"), csr_state) @[Conditional.scala 37:30]
                when _T_23 : @[Conditional.scala 39:67]
                  csr_state <= UInt<1>("h01") @[RISCV_clint.scala 95:17]
                  skip @[Conditional.scala 39:67]
    io.csr_write_o <= UInt<1>("h00") @[RISCV_clint.scala 99:18]
    io.csr_wdata_o <= UInt<1>("h00") @[RISCV_clint.scala 100:18]
    io.csr_waddr_o <= UInt<1>("h00") @[RISCV_clint.scala 101:18]
    node _T_24 = eq(UInt<5>("h010"), csr_state) @[Conditional.scala 37:30]
    when _T_24 : @[Conditional.scala 40:58]
      io.csr_write_o <= UInt<1>("h01") @[RISCV_clint.scala 104:22]
      node io_csr_waddr_o_hi = mux(UInt<1>("h00"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node _io_csr_waddr_o_T = cat(io_csr_waddr_o_hi, UInt<10>("h0341")) @[Cat.scala 30:58]
      io.csr_waddr_o <= _io_csr_waddr_o_T @[RISCV_clint.scala 105:22]
      io.csr_wdata_o <= mepc @[RISCV_clint.scala 106:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_25 = eq(UInt<7>("h040"), csr_state) @[Conditional.scala 37:30]
      when _T_25 : @[Conditional.scala 39:67]
        io.csr_write_o <= UInt<1>("h01") @[RISCV_clint.scala 109:22]
        node io_csr_waddr_o_hi_1 = mux(UInt<1>("h00"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
        node _io_csr_waddr_o_T_1 = cat(io_csr_waddr_o_hi_1, UInt<10>("h0342")) @[Cat.scala 30:58]
        io.csr_waddr_o <= _io_csr_waddr_o_T_1 @[RISCV_clint.scala 110:22]
        io.csr_wdata_o <= cause @[RISCV_clint.scala 111:22]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_26 = eq(UInt<4>("h08"), csr_state) @[Conditional.scala 37:30]
        when _T_26 : @[Conditional.scala 39:67]
          io.csr_write_o <= UInt<1>("h01") @[RISCV_clint.scala 114:22]
          node io_csr_waddr_o_hi_2 = mux(UInt<1>("h00"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
          node _io_csr_waddr_o_T_2 = cat(io_csr_waddr_o_hi_2, UInt<10>("h0300")) @[Cat.scala 30:58]
          io.csr_waddr_o <= _io_csr_waddr_o_T_2 @[RISCV_clint.scala 115:22]
          node io_csr_wdata_o_hi_hi_hi = bits(io.csr_mstatus_i, 31, 8) @[RISCV_clint.scala 116:45]
          node io_csr_wdata_o_hi_hi_lo = bits(io.csr_mstatus_i, 3, 3) @[RISCV_clint.scala 116:70]
          node io_csr_wdata_o_hi_lo = bits(io.csr_mstatus_i, 6, 4) @[RISCV_clint.scala 116:91]
          node io_csr_wdata_o_lo_lo = bits(io.csr_mstatus_i, 2, 0) @[RISCV_clint.scala 116:125]
          node io_csr_wdata_o_lo = cat(UInt<1>("h00"), io_csr_wdata_o_lo_lo) @[Cat.scala 30:58]
          node io_csr_wdata_o_hi_hi = cat(io_csr_wdata_o_hi_hi_hi, io_csr_wdata_o_hi_hi_lo) @[Cat.scala 30:58]
          node io_csr_wdata_o_hi = cat(io_csr_wdata_o_hi_hi, io_csr_wdata_o_hi_lo) @[Cat.scala 30:58]
          node _io_csr_wdata_o_T = cat(io_csr_wdata_o_hi, io_csr_wdata_o_lo) @[Cat.scala 30:58]
          io.csr_wdata_o <= _io_csr_wdata_o_T @[RISCV_clint.scala 116:22]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_27 = eq(UInt<6>("h020"), csr_state) @[Conditional.scala 37:30]
          when _T_27 : @[Conditional.scala 39:67]
            io.csr_write_o <= UInt<1>("h01") @[RISCV_clint.scala 119:22]
            node io_csr_waddr_o_hi_3 = mux(UInt<1>("h00"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
            node _io_csr_waddr_o_T_3 = cat(io_csr_waddr_o_hi_3, UInt<10>("h0300")) @[Cat.scala 30:58]
            io.csr_waddr_o <= _io_csr_waddr_o_T_3 @[RISCV_clint.scala 120:22]
            node io_csr_wdata_o_hi_hi_hi_1 = bits(io.csr_mstatus_i, 31, 8) @[RISCV_clint.scala 121:45]
            node io_csr_wdata_o_hi_lo_1 = bits(io.csr_mstatus_i, 6, 4) @[RISCV_clint.scala 121:80]
            node io_csr_wdata_o_lo_hi = bits(io.csr_mstatus_i, 7, 7) @[RISCV_clint.scala 121:103]
            node io_csr_wdata_o_lo_lo_1 = bits(io.csr_mstatus_i, 2, 0) @[RISCV_clint.scala 121:124]
            node io_csr_wdata_o_lo_1 = cat(io_csr_wdata_o_lo_hi, io_csr_wdata_o_lo_lo_1) @[Cat.scala 30:58]
            node io_csr_wdata_o_hi_hi_1 = cat(io_csr_wdata_o_hi_hi_hi_1, UInt<1>("h01")) @[Cat.scala 30:58]
            node io_csr_wdata_o_hi_1 = cat(io_csr_wdata_o_hi_hi_1, io_csr_wdata_o_hi_lo_1) @[Cat.scala 30:58]
            node _io_csr_wdata_o_T_1 = cat(io_csr_wdata_o_hi_1, io_csr_wdata_o_lo_1) @[Cat.scala 30:58]
            io.csr_wdata_o <= _io_csr_wdata_o_T_1 @[RISCV_clint.scala 121:22]
            skip @[Conditional.scala 39:67]
    io.instr_addr_o <= UInt<1>("h00") @[RISCV_clint.scala 125:19]
    node _T_28 = eq(UInt<7>("h040"), csr_state) @[Conditional.scala 37:30]
    when _T_28 : @[Conditional.scala 40:58]
      io.instr_addr_o <= io.csr_mtvec_i @[RISCV_clint.scala 128:23]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_29 = eq(UInt<6>("h020"), csr_state) @[Conditional.scala 37:30]
      when _T_29 : @[Conditional.scala 39:67]
        io.instr_addr_o <= io.csr_mepc_i @[RISCV_clint.scala 131:23]
        skip @[Conditional.scala 39:67]
    
  module RISCV_core : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip boot_addr_i : UInt<32>, instr_addr_o : UInt<32>, flip instr_data_i : UInt<32>, data_we_o : UInt<1>, data_be_o : UInt<4>, data_addr_o : UInt<32>, data_wdata_o : UInt<32>, flip data_rdata_i : UInt<32>, flip int_flag_i : UInt<8>}
    
    inst decoder of RISCV_decoder @[RISCV_core.scala 112:23]
    decoder.clock <= clock
    decoder.reset <= reset
    inst regfile of RISCV_register_file @[RISCV_core.scala 114:23]
    regfile.clock <= clock
    regfile.reset <= reset
    inst csr_regfile of RISCV_csr_register @[RISCV_core.scala 116:27]
    csr_regfile.clock <= clock
    csr_regfile.reset <= reset
    inst ex_control of RISCV_ex_control @[RISCV_core.scala 118:26]
    ex_control.clock <= clock
    ex_control.reset <= reset
    inst comp of RISCV_comp @[RISCV_core.scala 120:20]
    comp.clock <= clock
    comp.reset <= reset
    inst alu of RISCV_alu @[RISCV_core.scala 122:19]
    alu.clock <= clock
    alu.reset <= reset
    inst pipeline_control of RISCV_pipeline_control @[RISCV_core.scala 124:32]
    pipeline_control.clock <= clock
    pipeline_control.reset <= reset
    inst clint of RISCV_clint @[RISCV_core.scala 126:21]
    clint.clock <= clock
    clint.reset <= reset
    wire pc_reset : {current_pc : UInt<32>, next_pc : UInt<32>} @[RISCV_core.scala 129:22]
    pc_reset.current_pc <= io.boot_addr_i @[RISCV_core.scala 130:23]
    node _pc_reset_next_pc_T = add(io.boot_addr_i, UInt<3>("h04")) @[RISCV_core.scala 131:38]
    node _pc_reset_next_pc_T_1 = tail(_pc_reset_next_pc_T, 1) @[RISCV_core.scala 131:38]
    pc_reset.next_pc <= _pc_reset_next_pc_T_1 @[RISCV_core.scala 131:20]
    reg pc : {current_pc : UInt<32>, next_pc : UInt<32>}, clock with : (reset => (reset, pc_reset)) @[RISCV_core.scala 132:19]
    wire ifid_stage_reset : {instr_addr : UInt<32>, instr_data : UInt<32>, instr_next_addr : UInt<32>} @[RISCV_core.scala 135:30]
    ifid_stage_reset.instr_addr <= UInt<1>("h00") @[RISCV_core.scala 136:31]
    ifid_stage_reset.instr_data <= UInt<1>("h00") @[RISCV_core.scala 137:31]
    ifid_stage_reset.instr_next_addr <= UInt<1>("h00") @[RISCV_core.scala 138:36]
    reg ifid_stage_regs : {instr_addr : UInt<32>, instr_data : UInt<32>, instr_next_addr : UInt<32>}, clock with : (reset => (reset, ifid_stage_reset)) @[RISCV_core.scala 139:32]
    wire idex_stage_reset : {instr_addr : UInt<32>, instr_data : UInt<32>, instr_next_addr : UInt<32>, rs1_data : UInt<32>, rs2_data : UInt<32>, rs3_data : UInt<32>, imm : UInt<32>, rs1_addr : UInt<32>, rs2_addr : UInt<32>, rs3_addr : UInt<32>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>, mem_write : UInt<1>, mem_op : UInt<4>, jump : UInt<1>, branch : UInt<1>, alu_op1_src : UInt<1>, alu_op2_src : UInt<1>, alu_op : UInt<4>, comp_op : UInt<3>, csr_write : UInt<1>, csr_write_addr : UInt<32>, csr_raddr : UInt<32>, csr_rdata : UInt<32>} @[RISCV_core.scala 142:30]
    idex_stage_reset.instr_addr <= UInt<1>("h00") @[RISCV_core.scala 143:31]
    idex_stage_reset.instr_data <= UInt<1>("h00") @[RISCV_core.scala 144:31]
    idex_stage_reset.instr_next_addr <= UInt<1>("h00") @[RISCV_core.scala 145:36]
    idex_stage_reset.rs1_addr <= UInt<1>("h00") @[RISCV_core.scala 146:29]
    idex_stage_reset.rs2_addr <= UInt<1>("h00") @[RISCV_core.scala 147:29]
    idex_stage_reset.rs3_addr <= UInt<1>("h00") @[RISCV_core.scala 148:29]
    idex_stage_reset.rs1_data <= UInt<1>("h00") @[RISCV_core.scala 149:29]
    idex_stage_reset.rs2_data <= UInt<1>("h00") @[RISCV_core.scala 150:29]
    idex_stage_reset.rs3_data <= UInt<1>("h00") @[RISCV_core.scala 151:29]
    idex_stage_reset.imm <= UInt<1>("h00") @[RISCV_core.scala 152:24]
    idex_stage_reset.reg_write <= UInt<1>("h00") @[RISCV_core.scala 153:30]
    idex_stage_reset.reg_write_src <= UInt<1>("h01") @[RISCV_core.scala 154:34]
    idex_stage_reset.reg_write_addr <= UInt<1>("h00") @[RISCV_core.scala 155:35]
    idex_stage_reset.mem_write <= UInt<1>("h00") @[RISCV_core.scala 156:30]
    idex_stage_reset.mem_op <= UInt<1>("h00") @[RISCV_core.scala 157:27]
    idex_stage_reset.jump <= UInt<1>("h00") @[RISCV_core.scala 158:25]
    idex_stage_reset.branch <= UInt<1>("h00") @[RISCV_core.scala 159:27]
    idex_stage_reset.alu_op <= UInt<1>("h00") @[RISCV_core.scala 160:27]
    idex_stage_reset.alu_op1_src <= UInt<1>("h00") @[RISCV_core.scala 161:32]
    idex_stage_reset.alu_op2_src <= UInt<1>("h00") @[RISCV_core.scala 162:32]
    idex_stage_reset.comp_op <= UInt<1>("h00") @[RISCV_core.scala 163:28]
    idex_stage_reset.csr_write <= UInt<1>("h00") @[RISCV_core.scala 164:30]
    idex_stage_reset.csr_write_addr <= UInt<1>("h00") @[RISCV_core.scala 165:35]
    idex_stage_reset.csr_raddr <= UInt<1>("h00") @[RISCV_core.scala 166:30]
    idex_stage_reset.csr_rdata <= UInt<1>("h00") @[RISCV_core.scala 167:30]
    reg idex_stage_regs : {instr_addr : UInt<32>, instr_data : UInt<32>, instr_next_addr : UInt<32>, rs1_data : UInt<32>, rs2_data : UInt<32>, rs3_data : UInt<32>, imm : UInt<32>, rs1_addr : UInt<32>, rs2_addr : UInt<32>, rs3_addr : UInt<32>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>, mem_write : UInt<1>, mem_op : UInt<4>, jump : UInt<1>, branch : UInt<1>, alu_op1_src : UInt<1>, alu_op2_src : UInt<1>, alu_op : UInt<4>, comp_op : UInt<3>, csr_write : UInt<1>, csr_write_addr : UInt<32>, csr_raddr : UInt<32>, csr_rdata : UInt<32>}, clock with : (reset => (reset, idex_stage_reset)) @[RISCV_core.scala 168:32]
    wire exmm_stage_reset : {instr_addr : UInt<32>, instr_data : UInt<32>, instr_next_addr : UInt<32>, alu_result : UInt<32>, rs2_data : UInt<32>, mem_write : UInt<1>, mem_op : UInt<4>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>, csr_write : UInt<1>, csr_write_addr : UInt<32>, csr_write_data : UInt<32>, csr_rdata : UInt<32>} @[RISCV_core.scala 171:30]
    exmm_stage_reset.instr_addr <= UInt<1>("h00") @[RISCV_core.scala 172:31]
    exmm_stage_reset.instr_data <= UInt<1>("h00") @[RISCV_core.scala 173:31]
    exmm_stage_reset.instr_next_addr <= UInt<1>("h00") @[RISCV_core.scala 174:36]
    exmm_stage_reset.alu_result <= UInt<1>("h00") @[RISCV_core.scala 175:31]
    exmm_stage_reset.rs2_data <= UInt<1>("h00") @[RISCV_core.scala 176:29]
    exmm_stage_reset.mem_write <= UInt<1>("h00") @[RISCV_core.scala 177:30]
    exmm_stage_reset.mem_op <= UInt<1>("h00") @[RISCV_core.scala 178:27]
    exmm_stage_reset.reg_write <= UInt<1>("h00") @[RISCV_core.scala 179:30]
    exmm_stage_reset.reg_write_src <= UInt<1>("h01") @[RISCV_core.scala 180:34]
    exmm_stage_reset.reg_write_addr <= UInt<1>("h00") @[RISCV_core.scala 181:35]
    exmm_stage_reset.csr_write <= UInt<1>("h00") @[RISCV_core.scala 182:30]
    exmm_stage_reset.csr_write_addr <= UInt<1>("h00") @[RISCV_core.scala 183:35]
    exmm_stage_reset.csr_write_data <= UInt<1>("h00") @[RISCV_core.scala 184:35]
    exmm_stage_reset.csr_rdata <= UInt<1>("h00") @[RISCV_core.scala 185:30]
    reg exmm_stage_regs : {instr_addr : UInt<32>, instr_data : UInt<32>, instr_next_addr : UInt<32>, alu_result : UInt<32>, rs2_data : UInt<32>, mem_write : UInt<1>, mem_op : UInt<4>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>, csr_write : UInt<1>, csr_write_addr : UInt<32>, csr_write_data : UInt<32>, csr_rdata : UInt<32>}, clock with : (reset => (reset, exmm_stage_reset)) @[RISCV_core.scala 186:32]
    wire mmwb_stage_reset : {instr_addr : UInt<32>, instr_data : UInt<32>, instr_next_addr : UInt<32>, alu_result : UInt<32>, mem_result : UInt<32>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>, csr_write : UInt<1>, csr_write_addr : UInt<32>, csr_write_data : UInt<32>, csr_rdata : UInt<32>} @[RISCV_core.scala 189:30]
    mmwb_stage_reset.instr_addr <= UInt<1>("h00") @[RISCV_core.scala 190:31]
    mmwb_stage_reset.instr_data <= UInt<1>("h00") @[RISCV_core.scala 191:31]
    mmwb_stage_reset.instr_next_addr <= UInt<1>("h00") @[RISCV_core.scala 192:36]
    mmwb_stage_reset.alu_result <= UInt<1>("h00") @[RISCV_core.scala 193:31]
    mmwb_stage_reset.mem_result <= UInt<1>("h00") @[RISCV_core.scala 194:31]
    mmwb_stage_reset.reg_write <= UInt<1>("h00") @[RISCV_core.scala 195:30]
    mmwb_stage_reset.reg_write_src <= UInt<1>("h01") @[RISCV_core.scala 196:34]
    mmwb_stage_reset.reg_write_addr <= UInt<1>("h00") @[RISCV_core.scala 197:35]
    mmwb_stage_reset.csr_write <= UInt<1>("h00") @[RISCV_core.scala 198:30]
    mmwb_stage_reset.csr_write_addr <= UInt<1>("h00") @[RISCV_core.scala 199:35]
    mmwb_stage_reset.csr_write_data <= UInt<1>("h00") @[RISCV_core.scala 200:35]
    mmwb_stage_reset.csr_rdata <= UInt<1>("h00") @[RISCV_core.scala 201:30]
    reg mmwb_stage_regs : {instr_addr : UInt<32>, instr_data : UInt<32>, instr_next_addr : UInt<32>, alu_result : UInt<32>, mem_result : UInt<32>, reg_write : UInt<1>, reg_write_src : UInt<2>, reg_write_addr : UInt<5>, csr_write : UInt<1>, csr_write_addr : UInt<32>, csr_write_data : UInt<32>, csr_rdata : UInt<32>}, clock with : (reset => (reset, mmwb_stage_reset)) @[RISCV_core.scala 202:32]
    when pipeline_control.io.pc_we_o : @[RISCV_core.scala 205:38]
      node _T = bits(comp.io.result_o, 0, 0) @[RISCV_core.scala 206:85]
      node _T_1 = and(idex_stage_regs.branch, _T) @[RISCV_core.scala 206:59]
      node _T_2 = or(idex_stage_regs.jump, _T_1) @[RISCV_core.scala 206:32]
      when _T_2 : @[RISCV_core.scala 206:90]
        pc.current_pc <= alu.io.result_o @[RISCV_core.scala 207:21]
        node _pc_next_pc_T = add(alu.io.result_o, UInt<3>("h04")) @[RISCV_core.scala 208:37]
        node _pc_next_pc_T_1 = tail(_pc_next_pc_T, 1) @[RISCV_core.scala 208:37]
        pc.next_pc <= _pc_next_pc_T_1 @[RISCV_core.scala 208:18]
        skip @[RISCV_core.scala 206:90]
      else : @[RISCV_core.scala 209:108]
        node _T_3 = eq(clint.io.csr_state_o, UInt<7>("h040")) @[RISCV_core.scala 209:39]
        node _T_4 = eq(clint.io.csr_state_o, UInt<6>("h020")) @[RISCV_core.scala 209:82]
        node _T_5 = or(_T_3, _T_4) @[RISCV_core.scala 209:58]
        when _T_5 : @[RISCV_core.scala 209:108]
          pc.current_pc <= clint.io.instr_addr_o @[RISCV_core.scala 210:21]
          node _pc_next_pc_T_2 = add(clint.io.instr_addr_o, UInt<3>("h04")) @[RISCV_core.scala 211:43]
          node _pc_next_pc_T_3 = tail(_pc_next_pc_T_2, 1) @[RISCV_core.scala 211:43]
          pc.next_pc <= _pc_next_pc_T_3 @[RISCV_core.scala 211:18]
          skip @[RISCV_core.scala 209:108]
        else : @[RISCV_core.scala 212:18]
          pc.current_pc <= pc.next_pc @[RISCV_core.scala 213:21]
          node _pc_next_pc_T_4 = add(pc.next_pc, UInt<3>("h04")) @[RISCV_core.scala 214:32]
          node _pc_next_pc_T_5 = tail(_pc_next_pc_T_4, 1) @[RISCV_core.scala 214:32]
          pc.next_pc <= _pc_next_pc_T_5 @[RISCV_core.scala 214:18]
          skip @[RISCV_core.scala 212:18]
      skip @[RISCV_core.scala 205:38]
    io.instr_addr_o <= pc.current_pc @[RISCV_core.scala 219:19]
    when pipeline_control.io.ifid_clear_o : @[RISCV_core.scala 222:43]
      ifid_stage_regs.instr_next_addr <= ifid_stage_reset.instr_next_addr @[RISCV_core.scala 223:21]
      ifid_stage_regs.instr_data <= ifid_stage_reset.instr_data @[RISCV_core.scala 223:21]
      ifid_stage_regs.instr_addr <= ifid_stage_reset.instr_addr @[RISCV_core.scala 223:21]
      skip @[RISCV_core.scala 222:43]
    else : @[RISCV_core.scala 224:47]
      when pipeline_control.io.ifid_we_o : @[RISCV_core.scala 224:47]
        ifid_stage_regs.instr_addr <= pc.current_pc @[RISCV_core.scala 225:32]
        ifid_stage_regs.instr_data <= io.instr_data_i @[RISCV_core.scala 226:32]
        ifid_stage_regs.instr_next_addr <= pc.next_pc @[RISCV_core.scala 227:37]
        skip @[RISCV_core.scala 224:47]
      else : @[RISCV_core.scala 228:16]
        ifid_stage_regs.instr_next_addr <= ifid_stage_regs.instr_next_addr @[RISCV_core.scala 229:21]
        ifid_stage_regs.instr_data <= ifid_stage_regs.instr_data @[RISCV_core.scala 229:21]
        ifid_stage_regs.instr_addr <= ifid_stage_regs.instr_addr @[RISCV_core.scala 229:21]
        skip @[RISCV_core.scala 228:16]
    decoder.io.instr_data_i <= ifid_stage_regs.instr_data @[RISCV_core.scala 233:27]
    ex_control.io.instr_type_i <= decoder.io.instr_type_o @[RISCV_core.scala 234:30]
    regfile.io.reg_raddr_a_i <= decoder.io.rs1_addr_o @[RISCV_core.scala 235:28]
    regfile.io.reg_raddr_b_i <= decoder.io.rs2_addr_o @[RISCV_core.scala 236:28]
    regfile.io.reg_raddr_c_i <= decoder.io.rs3_addr_o @[RISCV_core.scala 237:28]
    csr_regfile.io.csr_raddr_i <= decoder.io.csr_raddr_o @[RISCV_core.scala 238:30]
    when pipeline_control.io.idex_clear_o : @[RISCV_core.scala 241:43]
      idex_stage_regs.csr_rdata <= idex_stage_reset.csr_rdata @[RISCV_core.scala 242:21]
      idex_stage_regs.csr_raddr <= idex_stage_reset.csr_raddr @[RISCV_core.scala 242:21]
      idex_stage_regs.csr_write_addr <= idex_stage_reset.csr_write_addr @[RISCV_core.scala 242:21]
      idex_stage_regs.csr_write <= idex_stage_reset.csr_write @[RISCV_core.scala 242:21]
      idex_stage_regs.comp_op <= idex_stage_reset.comp_op @[RISCV_core.scala 242:21]
      idex_stage_regs.alu_op <= idex_stage_reset.alu_op @[RISCV_core.scala 242:21]
      idex_stage_regs.alu_op2_src <= idex_stage_reset.alu_op2_src @[RISCV_core.scala 242:21]
      idex_stage_regs.alu_op1_src <= idex_stage_reset.alu_op1_src @[RISCV_core.scala 242:21]
      idex_stage_regs.branch <= idex_stage_reset.branch @[RISCV_core.scala 242:21]
      idex_stage_regs.jump <= idex_stage_reset.jump @[RISCV_core.scala 242:21]
      idex_stage_regs.mem_op <= idex_stage_reset.mem_op @[RISCV_core.scala 242:21]
      idex_stage_regs.mem_write <= idex_stage_reset.mem_write @[RISCV_core.scala 242:21]
      idex_stage_regs.reg_write_addr <= idex_stage_reset.reg_write_addr @[RISCV_core.scala 242:21]
      idex_stage_regs.reg_write_src <= idex_stage_reset.reg_write_src @[RISCV_core.scala 242:21]
      idex_stage_regs.reg_write <= idex_stage_reset.reg_write @[RISCV_core.scala 242:21]
      idex_stage_regs.rs3_addr <= idex_stage_reset.rs3_addr @[RISCV_core.scala 242:21]
      idex_stage_regs.rs2_addr <= idex_stage_reset.rs2_addr @[RISCV_core.scala 242:21]
      idex_stage_regs.rs1_addr <= idex_stage_reset.rs1_addr @[RISCV_core.scala 242:21]
      idex_stage_regs.imm <= idex_stage_reset.imm @[RISCV_core.scala 242:21]
      idex_stage_regs.rs3_data <= idex_stage_reset.rs3_data @[RISCV_core.scala 242:21]
      idex_stage_regs.rs2_data <= idex_stage_reset.rs2_data @[RISCV_core.scala 242:21]
      idex_stage_regs.rs1_data <= idex_stage_reset.rs1_data @[RISCV_core.scala 242:21]
      idex_stage_regs.instr_next_addr <= idex_stage_reset.instr_next_addr @[RISCV_core.scala 242:21]
      idex_stage_regs.instr_data <= idex_stage_reset.instr_data @[RISCV_core.scala 242:21]
      idex_stage_regs.instr_addr <= idex_stage_reset.instr_addr @[RISCV_core.scala 242:21]
      skip @[RISCV_core.scala 241:43]
    else : @[RISCV_core.scala 243:47]
      when pipeline_control.io.idex_we_o : @[RISCV_core.scala 243:47]
        idex_stage_regs.instr_addr <= ifid_stage_regs.instr_addr @[RISCV_core.scala 244:32]
        idex_stage_regs.instr_data <= ifid_stage_regs.instr_data @[RISCV_core.scala 245:32]
        idex_stage_regs.instr_next_addr <= ifid_stage_regs.instr_next_addr @[RISCV_core.scala 246:37]
        idex_stage_regs.rs1_addr <= decoder.io.rs1_addr_o @[RISCV_core.scala 247:30]
        idex_stage_regs.rs2_addr <= decoder.io.rs2_addr_o @[RISCV_core.scala 248:30]
        idex_stage_regs.rs3_addr <= decoder.io.rs3_addr_o @[RISCV_core.scala 249:30]
        idex_stage_regs.rs1_data <= regfile.io.reg_rdata_a_o @[RISCV_core.scala 250:30]
        idex_stage_regs.rs2_data <= regfile.io.reg_rdata_b_o @[RISCV_core.scala 251:30]
        idex_stage_regs.rs3_data <= regfile.io.reg_rdata_c_o @[RISCV_core.scala 252:30]
        idex_stage_regs.imm <= decoder.io.imm_o @[RISCV_core.scala 253:25]
        idex_stage_regs.reg_write <= ex_control.io.reg_write_o @[RISCV_core.scala 254:31]
        idex_stage_regs.reg_write_src <= ex_control.io.reg_write_src_o @[RISCV_core.scala 255:35]
        idex_stage_regs.reg_write_addr <= decoder.io.rd_addr_o @[RISCV_core.scala 256:36]
        idex_stage_regs.mem_write <= ex_control.io.mem_wirte_o @[RISCV_core.scala 257:31]
        idex_stage_regs.mem_op <= ex_control.io.mem_op_o @[RISCV_core.scala 258:28]
        idex_stage_regs.jump <= ex_control.io.jump_o @[RISCV_core.scala 259:26]
        idex_stage_regs.branch <= ex_control.io.branch_o @[RISCV_core.scala 260:28]
        idex_stage_regs.alu_op <= ex_control.io.alu_op_o @[RISCV_core.scala 261:28]
        idex_stage_regs.alu_op1_src <= ex_control.io.alu_op1_src_o @[RISCV_core.scala 262:33]
        idex_stage_regs.alu_op2_src <= ex_control.io.alu_op2_src_o @[RISCV_core.scala 263:33]
        idex_stage_regs.comp_op <= ex_control.io.comp_op_o @[RISCV_core.scala 264:29]
        idex_stage_regs.csr_write <= ex_control.io.csr_write_o @[RISCV_core.scala 265:31]
        idex_stage_regs.csr_write_addr <= decoder.io.csr_waddr_o @[RISCV_core.scala 266:36]
        idex_stage_regs.csr_raddr <= decoder.io.csr_raddr_o @[RISCV_core.scala 267:31]
        idex_stage_regs.csr_rdata <= csr_regfile.io.csr_rdata_o @[RISCV_core.scala 268:31]
        skip @[RISCV_core.scala 243:47]
      else : @[RISCV_core.scala 269:16]
        idex_stage_regs.csr_rdata <= idex_stage_regs.csr_rdata @[RISCV_core.scala 270:21]
        idex_stage_regs.csr_raddr <= idex_stage_regs.csr_raddr @[RISCV_core.scala 270:21]
        idex_stage_regs.csr_write_addr <= idex_stage_regs.csr_write_addr @[RISCV_core.scala 270:21]
        idex_stage_regs.csr_write <= idex_stage_regs.csr_write @[RISCV_core.scala 270:21]
        idex_stage_regs.comp_op <= idex_stage_regs.comp_op @[RISCV_core.scala 270:21]
        idex_stage_regs.alu_op <= idex_stage_regs.alu_op @[RISCV_core.scala 270:21]
        idex_stage_regs.alu_op2_src <= idex_stage_regs.alu_op2_src @[RISCV_core.scala 270:21]
        idex_stage_regs.alu_op1_src <= idex_stage_regs.alu_op1_src @[RISCV_core.scala 270:21]
        idex_stage_regs.branch <= idex_stage_regs.branch @[RISCV_core.scala 270:21]
        idex_stage_regs.jump <= idex_stage_regs.jump @[RISCV_core.scala 270:21]
        idex_stage_regs.mem_op <= idex_stage_regs.mem_op @[RISCV_core.scala 270:21]
        idex_stage_regs.mem_write <= idex_stage_regs.mem_write @[RISCV_core.scala 270:21]
        idex_stage_regs.reg_write_addr <= idex_stage_regs.reg_write_addr @[RISCV_core.scala 270:21]
        idex_stage_regs.reg_write_src <= idex_stage_regs.reg_write_src @[RISCV_core.scala 270:21]
        idex_stage_regs.reg_write <= idex_stage_regs.reg_write @[RISCV_core.scala 270:21]
        idex_stage_regs.rs3_addr <= idex_stage_regs.rs3_addr @[RISCV_core.scala 270:21]
        idex_stage_regs.rs2_addr <= idex_stage_regs.rs2_addr @[RISCV_core.scala 270:21]
        idex_stage_regs.rs1_addr <= idex_stage_regs.rs1_addr @[RISCV_core.scala 270:21]
        idex_stage_regs.imm <= idex_stage_regs.imm @[RISCV_core.scala 270:21]
        idex_stage_regs.rs3_data <= idex_stage_regs.rs3_data @[RISCV_core.scala 270:21]
        idex_stage_regs.rs2_data <= idex_stage_regs.rs2_data @[RISCV_core.scala 270:21]
        idex_stage_regs.rs1_data <= idex_stage_regs.rs1_data @[RISCV_core.scala 270:21]
        idex_stage_regs.instr_next_addr <= idex_stage_regs.instr_next_addr @[RISCV_core.scala 270:21]
        idex_stage_regs.instr_data <= idex_stage_regs.instr_data @[RISCV_core.scala 270:21]
        idex_stage_regs.instr_addr <= idex_stage_regs.instr_addr @[RISCV_core.scala 270:21]
        skip @[RISCV_core.scala 269:16]
    comp.io.op_a_i <= idex_stage_regs.rs1_data @[RISCV_core.scala 274:18]
    comp.io.op_b_i <= idex_stage_regs.rs2_data @[RISCV_core.scala 275:18]
    comp.io.comp_op_i <= idex_stage_regs.comp_op @[RISCV_core.scala 276:21]
    node _T_6 = eq(idex_stage_regs.alu_op1_src, UInt<1>("h01")) @[RISCV_core.scala 277:37]
    when _T_6 : @[RISCV_core.scala 277:59]
      alu.io.op_a_i <= idex_stage_regs.instr_addr @[RISCV_core.scala 278:19]
      skip @[RISCV_core.scala 277:59]
    else : @[RISCV_core.scala 279:16]
      alu.io.op_a_i <= idex_stage_regs.rs1_data @[RISCV_core.scala 280:19]
      skip @[RISCV_core.scala 279:16]
    node _T_7 = eq(idex_stage_regs.alu_op2_src, UInt<1>("h01")) @[RISCV_core.scala 282:37]
    when _T_7 : @[RISCV_core.scala 282:60]
      alu.io.op_b_i <= idex_stage_regs.imm @[RISCV_core.scala 283:19]
      skip @[RISCV_core.scala 282:60]
    else : @[RISCV_core.scala 284:16]
      alu.io.op_b_i <= idex_stage_regs.rs2_data @[RISCV_core.scala 285:19]
      skip @[RISCV_core.scala 284:16]
    alu.io.operation_i <= idex_stage_regs.alu_op @[RISCV_core.scala 287:22]
    clint.io.int_flag_i <= io.int_flag_i @[RISCV_core.scala 289:23]
    clint.io.idex_instr_data_i <= idex_stage_regs.instr_data @[RISCV_core.scala 290:30]
    clint.io.idex_instr_addr_i <= idex_stage_regs.instr_addr @[RISCV_core.scala 291:30]
    clint.io.ifid_instr_addr_i <= ifid_stage_regs.instr_addr @[RISCV_core.scala 292:30]
    clint.io.csr_mtvec_i <= csr_regfile.io.clint_csr_mtvec_o @[RISCV_core.scala 293:24]
    clint.io.csr_mepc_i <= csr_regfile.io.clint_csr_mepc_o @[RISCV_core.scala 294:23]
    clint.io.csr_mstatus_i <= csr_regfile.io.clint_scr_mstatus_o @[RISCV_core.scala 295:26]
    wire data_stall : UInt<1> @[RISCV_core.scala 297:24]
    node _data_stall_T = neq(idex_stage_regs.reg_write_addr, UInt<1>("h00")) @[RISCV_core.scala 298:78]
    node _data_stall_T_1 = and(idex_stage_regs.reg_write, _data_stall_T) @[RISCV_core.scala 298:44]
    node _data_stall_T_2 = eq(decoder.io.rs1_addr_o, idex_stage_regs.reg_write_addr) @[RISCV_core.scala 299:42]
    node _data_stall_T_3 = eq(decoder.io.rs2_addr_o, idex_stage_regs.reg_write_addr) @[RISCV_core.scala 300:41]
    node _data_stall_T_4 = or(_data_stall_T_2, _data_stall_T_3) @[RISCV_core.scala 299:78]
    node _data_stall_T_5 = eq(decoder.io.rs3_addr_o, idex_stage_regs.reg_write_addr) @[RISCV_core.scala 301:41]
    node _data_stall_T_6 = or(_data_stall_T_4, _data_stall_T_5) @[RISCV_core.scala 300:77]
    node _data_stall_T_7 = and(_data_stall_T_1, _data_stall_T_6) @[RISCV_core.scala 298:86]
    node _data_stall_T_8 = neq(exmm_stage_regs.reg_write_addr, UInt<1>("h00")) @[RISCV_core.scala 302:78]
    node _data_stall_T_9 = and(exmm_stage_regs.reg_write, _data_stall_T_8) @[RISCV_core.scala 302:44]
    node _data_stall_T_10 = eq(decoder.io.rs1_addr_o, exmm_stage_regs.reg_write_addr) @[RISCV_core.scala 303:42]
    node _data_stall_T_11 = eq(decoder.io.rs2_addr_o, exmm_stage_regs.reg_write_addr) @[RISCV_core.scala 304:41]
    node _data_stall_T_12 = or(_data_stall_T_10, _data_stall_T_11) @[RISCV_core.scala 303:78]
    node _data_stall_T_13 = eq(decoder.io.rs3_addr_o, exmm_stage_regs.reg_write_addr) @[RISCV_core.scala 305:41]
    node _data_stall_T_14 = or(_data_stall_T_12, _data_stall_T_13) @[RISCV_core.scala 304:77]
    node _data_stall_T_15 = and(_data_stall_T_9, _data_stall_T_14) @[RISCV_core.scala 302:86]
    node _data_stall_T_16 = or(_data_stall_T_7, _data_stall_T_15) @[RISCV_core.scala 301:79]
    node _data_stall_T_17 = neq(mmwb_stage_regs.reg_write_addr, UInt<1>("h00")) @[RISCV_core.scala 306:78]
    node _data_stall_T_18 = and(mmwb_stage_regs.reg_write, _data_stall_T_17) @[RISCV_core.scala 306:44]
    node _data_stall_T_19 = eq(decoder.io.rs1_addr_o, mmwb_stage_regs.reg_write_addr) @[RISCV_core.scala 307:42]
    node _data_stall_T_20 = eq(decoder.io.rs2_addr_o, mmwb_stage_regs.reg_write_addr) @[RISCV_core.scala 308:41]
    node _data_stall_T_21 = or(_data_stall_T_19, _data_stall_T_20) @[RISCV_core.scala 307:78]
    node _data_stall_T_22 = eq(decoder.io.rs3_addr_o, mmwb_stage_regs.reg_write_addr) @[RISCV_core.scala 309:41]
    node _data_stall_T_23 = or(_data_stall_T_21, _data_stall_T_22) @[RISCV_core.scala 308:77]
    node _data_stall_T_24 = and(_data_stall_T_18, _data_stall_T_23) @[RISCV_core.scala 306:86]
    node _data_stall_T_25 = or(_data_stall_T_16, _data_stall_T_24) @[RISCV_core.scala 305:79]
    node _data_stall_T_26 = neq(idex_stage_regs.csr_write_addr, UInt<1>("h00")) @[RISCV_core.scala 310:80]
    node _data_stall_T_27 = and(idex_stage_regs.csr_write, _data_stall_T_26) @[RISCV_core.scala 310:46]
    node _data_stall_T_28 = eq(decoder.io.csr_raddr_o, idex_stage_regs.csr_write_addr) @[RISCV_core.scala 311:42]
    node _data_stall_T_29 = and(_data_stall_T_27, _data_stall_T_28) @[RISCV_core.scala 310:89]
    node _data_stall_T_30 = or(_data_stall_T_25, _data_stall_T_29) @[RISCV_core.scala 309:79]
    node _data_stall_T_31 = neq(exmm_stage_regs.csr_write_addr, UInt<1>("h00")) @[RISCV_core.scala 312:80]
    node _data_stall_T_32 = and(exmm_stage_regs.csr_write, _data_stall_T_31) @[RISCV_core.scala 312:46]
    node _data_stall_T_33 = eq(decoder.io.csr_raddr_o, exmm_stage_regs.csr_write_addr) @[RISCV_core.scala 313:42]
    node _data_stall_T_34 = and(_data_stall_T_32, _data_stall_T_33) @[RISCV_core.scala 312:89]
    node _data_stall_T_35 = or(_data_stall_T_30, _data_stall_T_34) @[RISCV_core.scala 311:79]
    node _data_stall_T_36 = neq(mmwb_stage_regs.csr_write_addr, UInt<1>("h00")) @[RISCV_core.scala 314:80]
    node _data_stall_T_37 = and(mmwb_stage_regs.csr_write, _data_stall_T_36) @[RISCV_core.scala 314:46]
    node _data_stall_T_38 = eq(decoder.io.csr_raddr_o, mmwb_stage_regs.csr_write_addr) @[RISCV_core.scala 315:42]
    node _data_stall_T_39 = and(_data_stall_T_37, _data_stall_T_38) @[RISCV_core.scala 314:89]
    node _data_stall_T_40 = or(_data_stall_T_35, _data_stall_T_39) @[RISCV_core.scala 313:79]
    data_stall <= _data_stall_T_40 @[RISCV_core.scala 298:14]
    wire control_stall : UInt<1> @[RISCV_core.scala 317:27]
    node _control_stall_T = bits(comp.io.result_o, 0, 0) @[RISCV_core.scala 318:94]
    node _control_stall_T_1 = and(idex_stage_regs.branch, _control_stall_T) @[RISCV_core.scala 318:68]
    node _control_stall_T_2 = or(idex_stage_regs.jump, _control_stall_T_1) @[RISCV_core.scala 318:41]
    control_stall <= _control_stall_T_2 @[RISCV_core.scala 318:17]
    pipeline_control.io.data_stall_i <= data_stall @[RISCV_core.scala 319:36]
    pipeline_control.io.control_stall_i <= control_stall @[RISCV_core.scala 320:39]
    pipeline_control.io.int_stall_i <= clint.io.int_stall_o @[RISCV_core.scala 321:35]
    pipeline_control.io.csr_state_i <= clint.io.csr_state_o @[RISCV_core.scala 322:35]
    when pipeline_control.io.exmm_clear_o : @[RISCV_core.scala 325:43]
      exmm_stage_regs.csr_rdata <= exmm_stage_reset.csr_rdata @[RISCV_core.scala 326:21]
      exmm_stage_regs.csr_write_data <= exmm_stage_reset.csr_write_data @[RISCV_core.scala 326:21]
      exmm_stage_regs.csr_write_addr <= exmm_stage_reset.csr_write_addr @[RISCV_core.scala 326:21]
      exmm_stage_regs.csr_write <= exmm_stage_reset.csr_write @[RISCV_core.scala 326:21]
      exmm_stage_regs.reg_write_addr <= exmm_stage_reset.reg_write_addr @[RISCV_core.scala 326:21]
      exmm_stage_regs.reg_write_src <= exmm_stage_reset.reg_write_src @[RISCV_core.scala 326:21]
      exmm_stage_regs.reg_write <= exmm_stage_reset.reg_write @[RISCV_core.scala 326:21]
      exmm_stage_regs.mem_op <= exmm_stage_reset.mem_op @[RISCV_core.scala 326:21]
      exmm_stage_regs.mem_write <= exmm_stage_reset.mem_write @[RISCV_core.scala 326:21]
      exmm_stage_regs.rs2_data <= exmm_stage_reset.rs2_data @[RISCV_core.scala 326:21]
      exmm_stage_regs.alu_result <= exmm_stage_reset.alu_result @[RISCV_core.scala 326:21]
      exmm_stage_regs.instr_next_addr <= exmm_stage_reset.instr_next_addr @[RISCV_core.scala 326:21]
      exmm_stage_regs.instr_data <= exmm_stage_reset.instr_data @[RISCV_core.scala 326:21]
      exmm_stage_regs.instr_addr <= exmm_stage_reset.instr_addr @[RISCV_core.scala 326:21]
      skip @[RISCV_core.scala 325:43]
    else : @[RISCV_core.scala 327:47]
      when pipeline_control.io.exmm_we_o : @[RISCV_core.scala 327:47]
        exmm_stage_regs.instr_addr <= idex_stage_regs.instr_addr @[RISCV_core.scala 328:32]
        exmm_stage_regs.instr_data <= idex_stage_regs.instr_data @[RISCV_core.scala 329:32]
        exmm_stage_regs.instr_next_addr <= idex_stage_regs.instr_next_addr @[RISCV_core.scala 330:37]
        exmm_stage_regs.alu_result <= alu.io.result_o @[RISCV_core.scala 331:32]
        exmm_stage_regs.rs2_data <= idex_stage_regs.rs2_data @[RISCV_core.scala 332:30]
        exmm_stage_regs.mem_write <= idex_stage_regs.mem_write @[RISCV_core.scala 333:31]
        exmm_stage_regs.mem_op <= idex_stage_regs.mem_op @[RISCV_core.scala 334:28]
        exmm_stage_regs.reg_write <= idex_stage_regs.reg_write @[RISCV_core.scala 335:31]
        exmm_stage_regs.reg_write_src <= idex_stage_regs.reg_write_src @[RISCV_core.scala 336:35]
        exmm_stage_regs.reg_write_addr <= idex_stage_regs.reg_write_addr @[RISCV_core.scala 337:36]
        exmm_stage_regs.csr_write <= idex_stage_regs.csr_write @[RISCV_core.scala 339:31]
        exmm_stage_regs.csr_write_addr <= idex_stage_regs.csr_write_addr @[RISCV_core.scala 340:36]
        exmm_stage_regs.csr_rdata <= idex_stage_regs.csr_rdata @[RISCV_core.scala 341:31]
        node _T_8 = bits(idex_stage_regs.instr_data, 6, 0) @[RISCV_core.scala 343:37]
        node _T_9 = eq(_T_8, UInt<7>("h073")) @[RISCV_core.scala 343:44]
        when _T_9 : @[RISCV_core.scala 343:62]
          node _T_10 = bits(idex_stage_regs.instr_data, 14, 12) @[RISCV_core.scala 344:41]
          node _T_11 = eq(UInt<1>("h01"), _T_10) @[Conditional.scala 37:30]
          when _T_11 : @[Conditional.scala 40:58]
            exmm_stage_regs.csr_write_data <= idex_stage_regs.rs1_data @[RISCV_core.scala 346:42]
            skip @[Conditional.scala 40:58]
          else : @[Conditional.scala 39:67]
            node _T_12 = eq(UInt<2>("h02"), _T_10) @[Conditional.scala 37:30]
            when _T_12 : @[Conditional.scala 39:67]
              node _exmm_stage_regs_csr_write_data_T = or(idex_stage_regs.rs1_data, idex_stage_regs.csr_rdata) @[RISCV_core.scala 349:70]
              exmm_stage_regs.csr_write_data <= _exmm_stage_regs_csr_write_data_T @[RISCV_core.scala 349:42]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_13 = eq(UInt<2>("h03"), _T_10) @[Conditional.scala 37:30]
              when _T_13 : @[Conditional.scala 39:67]
                node _exmm_stage_regs_csr_write_data_T_1 = not(idex_stage_regs.rs1_data) @[RISCV_core.scala 352:74]
                node _exmm_stage_regs_csr_write_data_T_2 = and(idex_stage_regs.csr_rdata, _exmm_stage_regs_csr_write_data_T_1) @[RISCV_core.scala 352:71]
                exmm_stage_regs.csr_write_data <= _exmm_stage_regs_csr_write_data_T_2 @[RISCV_core.scala 352:42]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_14 = eq(UInt<3>("h05"), _T_10) @[Conditional.scala 37:30]
                when _T_14 : @[Conditional.scala 39:67]
                  node exmm_stage_regs_csr_write_data_hi = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12]
                  node _exmm_stage_regs_csr_write_data_T_3 = cat(exmm_stage_regs_csr_write_data_hi, idex_stage_regs.imm) @[Cat.scala 30:58]
                  exmm_stage_regs.csr_write_data <= _exmm_stage_regs_csr_write_data_T_3 @[RISCV_core.scala 355:42]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_15 = eq(UInt<3>("h06"), _T_10) @[Conditional.scala 37:30]
                  when _T_15 : @[Conditional.scala 39:67]
                    node exmm_stage_regs_csr_write_data_hi_1 = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12]
                    node _exmm_stage_regs_csr_write_data_T_4 = cat(exmm_stage_regs_csr_write_data_hi_1, idex_stage_regs.imm) @[Cat.scala 30:58]
                    node _exmm_stage_regs_csr_write_data_T_5 = or(_exmm_stage_regs_csr_write_data_T_4, idex_stage_regs.csr_rdata) @[RISCV_core.scala 358:85]
                    exmm_stage_regs.csr_write_data <= _exmm_stage_regs_csr_write_data_T_5 @[RISCV_core.scala 358:42]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_16 = eq(UInt<3>("h07"), _T_10) @[Conditional.scala 37:30]
                    when _T_16 : @[Conditional.scala 39:67]
                      node exmm_stage_regs_csr_write_data_hi_2 = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12]
                      node _exmm_stage_regs_csr_write_data_T_6 = cat(exmm_stage_regs_csr_write_data_hi_2, idex_stage_regs.imm) @[Cat.scala 30:58]
                      node _exmm_stage_regs_csr_write_data_T_7 = not(_exmm_stage_regs_csr_write_data_T_6) @[RISCV_core.scala 361:46]
                      node _exmm_stage_regs_csr_write_data_T_8 = and(_exmm_stage_regs_csr_write_data_T_7, idex_stage_regs.csr_rdata) @[RISCV_core.scala 361:97]
                      exmm_stage_regs.csr_write_data <= _exmm_stage_regs_csr_write_data_T_8 @[RISCV_core.scala 361:42]
                      skip @[Conditional.scala 39:67]
          skip @[RISCV_core.scala 343:62]
        else : @[RISCV_core.scala 364:18]
          exmm_stage_regs.csr_write_data <= UInt<1>("h00") @[RISCV_core.scala 365:38]
          skip @[RISCV_core.scala 364:18]
        skip @[RISCV_core.scala 327:47]
      else : @[RISCV_core.scala 367:16]
        exmm_stage_regs.csr_rdata <= exmm_stage_regs.csr_rdata @[RISCV_core.scala 368:21]
        exmm_stage_regs.csr_write_data <= exmm_stage_regs.csr_write_data @[RISCV_core.scala 368:21]
        exmm_stage_regs.csr_write_addr <= exmm_stage_regs.csr_write_addr @[RISCV_core.scala 368:21]
        exmm_stage_regs.csr_write <= exmm_stage_regs.csr_write @[RISCV_core.scala 368:21]
        exmm_stage_regs.reg_write_addr <= exmm_stage_regs.reg_write_addr @[RISCV_core.scala 368:21]
        exmm_stage_regs.reg_write_src <= exmm_stage_regs.reg_write_src @[RISCV_core.scala 368:21]
        exmm_stage_regs.reg_write <= exmm_stage_regs.reg_write @[RISCV_core.scala 368:21]
        exmm_stage_regs.mem_op <= exmm_stage_regs.mem_op @[RISCV_core.scala 368:21]
        exmm_stage_regs.mem_write <= exmm_stage_regs.mem_write @[RISCV_core.scala 368:21]
        exmm_stage_regs.rs2_data <= exmm_stage_regs.rs2_data @[RISCV_core.scala 368:21]
        exmm_stage_regs.alu_result <= exmm_stage_regs.alu_result @[RISCV_core.scala 368:21]
        exmm_stage_regs.instr_next_addr <= exmm_stage_regs.instr_next_addr @[RISCV_core.scala 368:21]
        exmm_stage_regs.instr_data <= exmm_stage_regs.instr_data @[RISCV_core.scala 368:21]
        exmm_stage_regs.instr_addr <= exmm_stage_regs.instr_addr @[RISCV_core.scala 368:21]
        skip @[RISCV_core.scala 367:16]
    when exmm_stage_regs.mem_write : @[RISCV_core.scala 372:36]
      io.data_we_o <= UInt<1>("h01") @[RISCV_core.scala 373:18]
      io.data_wdata_o <= exmm_stage_regs.rs2_data @[RISCV_core.scala 374:21]
      io.data_addr_o <= UInt<1>("h00") @[RISCV_core.scala 375:20]
      io.data_be_o <= UInt<1>("h00") @[RISCV_core.scala 376:18]
      node _T_17 = asUInt(UInt<3>("h06")) @[Conditional.scala 37:23]
      node _T_18 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
      node _T_19 = eq(_T_17, _T_18) @[Conditional.scala 37:30]
      when _T_19 : @[Conditional.scala 40:58]
        node io_data_addr_o_hi = bits(exmm_stage_regs.alu_result, 31, 2) @[RISCV_core.scala 379:57]
        node _io_data_addr_o_T = cat(io_data_addr_o_hi, UInt<2>("h00")) @[Cat.scala 30:58]
        io.data_addr_o <= _io_data_addr_o_T @[RISCV_core.scala 379:24]
        node _io_data_be_o_T = bits(exmm_stage_regs.alu_result, 1, 0) @[RISCV_core.scala 380:63]
        node _io_data_be_o_T_1 = dshl(UInt<4>("h01"), _io_data_be_o_T) @[RISCV_core.scala 380:34]
        io.data_be_o <= _io_data_be_o_T_1 @[RISCV_core.scala 380:22]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_20 = asUInt(UInt<3>("h07")) @[Conditional.scala 37:23]
        node _T_21 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
        node _T_22 = eq(_T_20, _T_21) @[Conditional.scala 37:30]
        when _T_22 : @[Conditional.scala 39:67]
          node io_data_addr_o_hi_1 = bits(exmm_stage_regs.alu_result, 31, 2) @[RISCV_core.scala 383:57]
          node _io_data_addr_o_T_1 = cat(io_data_addr_o_hi_1, UInt<2>("h00")) @[Cat.scala 30:58]
          io.data_addr_o <= _io_data_addr_o_T_1 @[RISCV_core.scala 383:24]
          node _T_23 = bits(exmm_stage_regs.alu_result, 1, 1) @[RISCV_core.scala 384:41]
          when _T_23 : @[RISCV_core.scala 384:46]
            io.data_be_o <= UInt<4>("h0c") @[RISCV_core.scala 385:24]
            skip @[RISCV_core.scala 384:46]
          else : @[RISCV_core.scala 386:22]
            io.data_be_o <= UInt<4>("h03") @[RISCV_core.scala 387:24]
            skip @[RISCV_core.scala 386:22]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_24 = asUInt(UInt<4>("h08")) @[Conditional.scala 37:23]
          node _T_25 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
          node _T_26 = eq(_T_24, _T_25) @[Conditional.scala 37:30]
          when _T_26 : @[Conditional.scala 39:67]
            node io_data_addr_o_hi_2 = bits(exmm_stage_regs.alu_result, 31, 2) @[RISCV_core.scala 391:57]
            node _io_data_addr_o_T_2 = cat(io_data_addr_o_hi_2, UInt<2>("h00")) @[Cat.scala 30:58]
            io.data_addr_o <= _io_data_addr_o_T_2 @[RISCV_core.scala 391:24]
            io.data_be_o <= UInt<4>("h0f") @[RISCV_core.scala 392:22]
            skip @[Conditional.scala 39:67]
      skip @[RISCV_core.scala 372:36]
    else : @[RISCV_core.scala 395:16]
      io.data_we_o <= UInt<1>("h00") @[RISCV_core.scala 396:18]
      io.data_wdata_o <= UInt<1>("h00") @[RISCV_core.scala 397:21]
      io.data_be_o <= UInt<1>("h00") @[RISCV_core.scala 398:18]
      io.data_addr_o <= UInt<1>("h00") @[RISCV_core.scala 399:20]
      node _T_27 = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
      node _T_28 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
      node _T_29 = eq(_T_27, _T_28) @[Conditional.scala 37:30]
      when _T_29 : @[Conditional.scala 40:58]
        node io_data_addr_o_hi_3 = bits(exmm_stage_regs.alu_result, 31, 2) @[RISCV_core.scala 402:57]
        node _io_data_addr_o_T_3 = cat(io_data_addr_o_hi_3, UInt<2>("h00")) @[Cat.scala 30:58]
        io.data_addr_o <= _io_data_addr_o_T_3 @[RISCV_core.scala 402:24]
        node _io_data_be_o_T_2 = bits(exmm_stage_regs.alu_result, 1, 0) @[RISCV_core.scala 403:63]
        node _io_data_be_o_T_3 = dshl(UInt<4>("h01"), _io_data_be_o_T_2) @[RISCV_core.scala 403:34]
        io.data_be_o <= _io_data_be_o_T_3 @[RISCV_core.scala 403:22]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_30 = asUInt(UInt<3>("h04")) @[Conditional.scala 37:23]
        node _T_31 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
        node _T_32 = eq(_T_30, _T_31) @[Conditional.scala 37:30]
        when _T_32 : @[Conditional.scala 39:67]
          node io_data_addr_o_hi_4 = bits(exmm_stage_regs.alu_result, 31, 2) @[RISCV_core.scala 406:57]
          node _io_data_addr_o_T_4 = cat(io_data_addr_o_hi_4, UInt<2>("h00")) @[Cat.scala 30:58]
          io.data_addr_o <= _io_data_addr_o_T_4 @[RISCV_core.scala 406:24]
          node _io_data_be_o_T_4 = bits(exmm_stage_regs.alu_result, 1, 0) @[RISCV_core.scala 407:63]
          node _io_data_be_o_T_5 = dshl(UInt<4>("h01"), _io_data_be_o_T_4) @[RISCV_core.scala 407:34]
          io.data_be_o <= _io_data_be_o_T_5 @[RISCV_core.scala 407:22]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_33 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
          node _T_34 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
          node _T_35 = eq(_T_33, _T_34) @[Conditional.scala 37:30]
          when _T_35 : @[Conditional.scala 39:67]
            node io_data_addr_o_hi_5 = bits(exmm_stage_regs.alu_result, 31, 2) @[RISCV_core.scala 410:57]
            node _io_data_addr_o_T_5 = cat(io_data_addr_o_hi_5, UInt<2>("h00")) @[Cat.scala 30:58]
            io.data_addr_o <= _io_data_addr_o_T_5 @[RISCV_core.scala 410:24]
            node _T_36 = bits(exmm_stage_regs.alu_result, 1, 1) @[RISCV_core.scala 411:41]
            when _T_36 : @[RISCV_core.scala 411:46]
              io.data_be_o <= UInt<4>("h0c") @[RISCV_core.scala 412:24]
              skip @[RISCV_core.scala 411:46]
            else : @[RISCV_core.scala 413:22]
              io.data_be_o <= UInt<4>("h03") @[RISCV_core.scala 414:24]
              skip @[RISCV_core.scala 413:22]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_37 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
            node _T_38 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
            node _T_39 = eq(_T_37, _T_38) @[Conditional.scala 37:30]
            when _T_39 : @[Conditional.scala 39:67]
              node io_data_addr_o_hi_6 = bits(exmm_stage_regs.alu_result, 31, 2) @[RISCV_core.scala 418:57]
              node _io_data_addr_o_T_6 = cat(io_data_addr_o_hi_6, UInt<2>("h00")) @[Cat.scala 30:58]
              io.data_addr_o <= _io_data_addr_o_T_6 @[RISCV_core.scala 418:24]
              node _T_40 = bits(exmm_stage_regs.alu_result, 1, 1) @[RISCV_core.scala 419:41]
              when _T_40 : @[RISCV_core.scala 419:46]
                io.data_be_o <= UInt<4>("h0c") @[RISCV_core.scala 420:24]
                skip @[RISCV_core.scala 419:46]
              else : @[RISCV_core.scala 421:22]
                io.data_be_o <= UInt<4>("h03") @[RISCV_core.scala 422:24]
                skip @[RISCV_core.scala 421:22]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_41 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
              node _T_42 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
              node _T_43 = eq(_T_41, _T_42) @[Conditional.scala 37:30]
              when _T_43 : @[Conditional.scala 39:67]
                node io_data_addr_o_hi_7 = bits(exmm_stage_regs.alu_result, 31, 2) @[RISCV_core.scala 426:57]
                node _io_data_addr_o_T_7 = cat(io_data_addr_o_hi_7, UInt<2>("h00")) @[Cat.scala 30:58]
                io.data_addr_o <= _io_data_addr_o_T_7 @[RISCV_core.scala 426:24]
                io.data_be_o <= UInt<4>("h0f") @[RISCV_core.scala 427:22]
                skip @[Conditional.scala 39:67]
      skip @[RISCV_core.scala 395:16]
    when pipeline_control.io.mmwb_clear_o : @[RISCV_core.scala 434:43]
      mmwb_stage_regs.csr_rdata <= mmwb_stage_reset.csr_rdata @[RISCV_core.scala 435:21]
      mmwb_stage_regs.csr_write_data <= mmwb_stage_reset.csr_write_data @[RISCV_core.scala 435:21]
      mmwb_stage_regs.csr_write_addr <= mmwb_stage_reset.csr_write_addr @[RISCV_core.scala 435:21]
      mmwb_stage_regs.csr_write <= mmwb_stage_reset.csr_write @[RISCV_core.scala 435:21]
      mmwb_stage_regs.reg_write_addr <= mmwb_stage_reset.reg_write_addr @[RISCV_core.scala 435:21]
      mmwb_stage_regs.reg_write_src <= mmwb_stage_reset.reg_write_src @[RISCV_core.scala 435:21]
      mmwb_stage_regs.reg_write <= mmwb_stage_reset.reg_write @[RISCV_core.scala 435:21]
      mmwb_stage_regs.mem_result <= mmwb_stage_reset.mem_result @[RISCV_core.scala 435:21]
      mmwb_stage_regs.alu_result <= mmwb_stage_reset.alu_result @[RISCV_core.scala 435:21]
      mmwb_stage_regs.instr_next_addr <= mmwb_stage_reset.instr_next_addr @[RISCV_core.scala 435:21]
      mmwb_stage_regs.instr_data <= mmwb_stage_reset.instr_data @[RISCV_core.scala 435:21]
      mmwb_stage_regs.instr_addr <= mmwb_stage_reset.instr_addr @[RISCV_core.scala 435:21]
      skip @[RISCV_core.scala 434:43]
    else : @[RISCV_core.scala 436:47]
      when pipeline_control.io.mmwb_we_o : @[RISCV_core.scala 436:47]
        mmwb_stage_regs.instr_addr <= exmm_stage_regs.instr_addr @[RISCV_core.scala 437:32]
        mmwb_stage_regs.instr_data <= exmm_stage_regs.instr_data @[RISCV_core.scala 438:32]
        mmwb_stage_regs.instr_next_addr <= exmm_stage_regs.instr_next_addr @[RISCV_core.scala 439:37]
        mmwb_stage_regs.alu_result <= exmm_stage_regs.alu_result @[RISCV_core.scala 440:32]
        mmwb_stage_regs.mem_result <= UInt<1>("h00") @[RISCV_core.scala 441:32]
        node _T_44 = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
        node _T_45 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
        node _T_46 = eq(_T_44, _T_45) @[Conditional.scala 37:30]
        when _T_46 : @[Conditional.scala 40:58]
          node _mmwb_stage_regs_mem_result_T = bits(io.data_rdata_i, 7, 7) @[RISCV_core.scala 444:67]
          node _mmwb_stage_regs_mem_result_T_1 = bits(_mmwb_stage_regs_mem_result_T, 0, 0) @[Bitwise.scala 72:15]
          node mmwb_stage_regs_mem_result_hi = mux(_mmwb_stage_regs_mem_result_T_1, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
          node mmwb_stage_regs_mem_result_lo = bits(io.data_rdata_i, 7, 0) @[RISCV_core.scala 444:88]
          node _mmwb_stage_regs_mem_result_T_2 = cat(mmwb_stage_regs_mem_result_hi, mmwb_stage_regs_mem_result_lo) @[Cat.scala 30:58]
          mmwb_stage_regs.mem_result <= _mmwb_stage_regs_mem_result_T_2 @[RISCV_core.scala 444:36]
          skip @[Conditional.scala 40:58]
        else : @[Conditional.scala 39:67]
          node _T_47 = asUInt(UInt<3>("h04")) @[Conditional.scala 37:23]
          node _T_48 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
          node _T_49 = eq(_T_47, _T_48) @[Conditional.scala 37:30]
          when _T_49 : @[Conditional.scala 39:67]
            node mmwb_stage_regs_mem_result_lo_1 = bits(io.data_rdata_i, 7, 0) @[RISCV_core.scala 447:69]
            node _mmwb_stage_regs_mem_result_T_3 = cat(UInt<24>("h00"), mmwb_stage_regs_mem_result_lo_1) @[Cat.scala 30:58]
            mmwb_stage_regs.mem_result <= _mmwb_stage_regs_mem_result_T_3 @[RISCV_core.scala 447:36]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_50 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
            node _T_51 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
            node _T_52 = eq(_T_50, _T_51) @[Conditional.scala 37:30]
            when _T_52 : @[Conditional.scala 39:67]
              node _mmwb_stage_regs_mem_result_T_4 = bits(io.data_rdata_i, 15, 15) @[RISCV_core.scala 450:67]
              node _mmwb_stage_regs_mem_result_T_5 = bits(_mmwb_stage_regs_mem_result_T_4, 0, 0) @[Bitwise.scala 72:15]
              node mmwb_stage_regs_mem_result_hi_1 = mux(_mmwb_stage_regs_mem_result_T_5, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
              node mmwb_stage_regs_mem_result_lo_2 = bits(io.data_rdata_i, 15, 0) @[RISCV_core.scala 450:89]
              node _mmwb_stage_regs_mem_result_T_6 = cat(mmwb_stage_regs_mem_result_hi_1, mmwb_stage_regs_mem_result_lo_2) @[Cat.scala 30:58]
              mmwb_stage_regs.mem_result <= _mmwb_stage_regs_mem_result_T_6 @[RISCV_core.scala 450:36]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_53 = asUInt(UInt<3>("h05")) @[Conditional.scala 37:23]
              node _T_54 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
              node _T_55 = eq(_T_53, _T_54) @[Conditional.scala 37:30]
              when _T_55 : @[Conditional.scala 39:67]
                node mmwb_stage_regs_mem_result_lo_3 = bits(io.data_rdata_i, 15, 0) @[RISCV_core.scala 453:69]
                node _mmwb_stage_regs_mem_result_T_7 = cat(UInt<16>("h00"), mmwb_stage_regs_mem_result_lo_3) @[Cat.scala 30:58]
                mmwb_stage_regs.mem_result <= _mmwb_stage_regs_mem_result_T_7 @[RISCV_core.scala 453:36]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_56 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
                node _T_57 = asUInt(exmm_stage_regs.mem_op) @[Conditional.scala 37:39]
                node _T_58 = eq(_T_56, _T_57) @[Conditional.scala 37:30]
                when _T_58 : @[Conditional.scala 39:67]
                  mmwb_stage_regs.mem_result <= io.data_rdata_i @[RISCV_core.scala 456:36]
                  skip @[Conditional.scala 39:67]
        mmwb_stage_regs.reg_write <= exmm_stage_regs.reg_write @[RISCV_core.scala 459:31]
        mmwb_stage_regs.reg_write_src <= exmm_stage_regs.reg_write_src @[RISCV_core.scala 460:35]
        mmwb_stage_regs.reg_write_addr <= exmm_stage_regs.reg_write_addr @[RISCV_core.scala 461:36]
        mmwb_stage_regs.csr_write <= exmm_stage_regs.csr_write @[RISCV_core.scala 462:31]
        mmwb_stage_regs.csr_write_addr <= exmm_stage_regs.csr_write_addr @[RISCV_core.scala 463:36]
        mmwb_stage_regs.csr_write_data <= exmm_stage_regs.csr_write_data @[RISCV_core.scala 464:36]
        mmwb_stage_regs.csr_rdata <= exmm_stage_regs.csr_rdata @[RISCV_core.scala 465:31]
        skip @[RISCV_core.scala 436:47]
      else : @[RISCV_core.scala 466:16]
        mmwb_stage_regs.csr_rdata <= mmwb_stage_regs.csr_rdata @[RISCV_core.scala 467:21]
        mmwb_stage_regs.csr_write_data <= mmwb_stage_regs.csr_write_data @[RISCV_core.scala 467:21]
        mmwb_stage_regs.csr_write_addr <= mmwb_stage_regs.csr_write_addr @[RISCV_core.scala 467:21]
        mmwb_stage_regs.csr_write <= mmwb_stage_regs.csr_write @[RISCV_core.scala 467:21]
        mmwb_stage_regs.reg_write_addr <= mmwb_stage_regs.reg_write_addr @[RISCV_core.scala 467:21]
        mmwb_stage_regs.reg_write_src <= mmwb_stage_regs.reg_write_src @[RISCV_core.scala 467:21]
        mmwb_stage_regs.reg_write <= mmwb_stage_regs.reg_write @[RISCV_core.scala 467:21]
        mmwb_stage_regs.mem_result <= mmwb_stage_regs.mem_result @[RISCV_core.scala 467:21]
        mmwb_stage_regs.alu_result <= mmwb_stage_regs.alu_result @[RISCV_core.scala 467:21]
        mmwb_stage_regs.instr_next_addr <= mmwb_stage_regs.instr_next_addr @[RISCV_core.scala 467:21]
        mmwb_stage_regs.instr_data <= mmwb_stage_regs.instr_data @[RISCV_core.scala 467:21]
        mmwb_stage_regs.instr_addr <= mmwb_stage_regs.instr_addr @[RISCV_core.scala 467:21]
        skip @[RISCV_core.scala 466:16]
    regfile.io.reg_we_a_i <= mmwb_stage_regs.reg_write @[RISCV_core.scala 471:25]
    regfile.io.reg_waddr_a_i <= mmwb_stage_regs.reg_write_addr @[RISCV_core.scala 472:28]
    regfile.io.reg_wdata_a_i <= mmwb_stage_regs.instr_next_addr @[RISCV_core.scala 473:28]
    when mmwb_stage_regs.reg_write : @[RISCV_core.scala 474:36]
      node _T_59 = asUInt(UInt<1>("h00")) @[Conditional.scala 37:23]
      node _T_60 = asUInt(mmwb_stage_regs.reg_write_src) @[Conditional.scala 37:39]
      node _T_61 = eq(_T_59, _T_60) @[Conditional.scala 37:30]
      when _T_61 : @[Conditional.scala 40:58]
        regfile.io.reg_wdata_a_i <= mmwb_stage_regs.mem_result @[RISCV_core.scala 477:34]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_62 = asUInt(UInt<1>("h01")) @[Conditional.scala 37:23]
        node _T_63 = asUInt(mmwb_stage_regs.reg_write_src) @[Conditional.scala 37:39]
        node _T_64 = eq(_T_62, _T_63) @[Conditional.scala 37:30]
        when _T_64 : @[Conditional.scala 39:67]
          regfile.io.reg_wdata_a_i <= mmwb_stage_regs.alu_result @[RISCV_core.scala 480:34]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_65 = asUInt(UInt<2>("h02")) @[Conditional.scala 37:23]
          node _T_66 = asUInt(mmwb_stage_regs.reg_write_src) @[Conditional.scala 37:39]
          node _T_67 = eq(_T_65, _T_66) @[Conditional.scala 37:30]
          when _T_67 : @[Conditional.scala 39:67]
            regfile.io.reg_wdata_a_i <= mmwb_stage_regs.instr_next_addr @[RISCV_core.scala 483:34]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_68 = asUInt(UInt<2>("h03")) @[Conditional.scala 37:23]
            node _T_69 = asUInt(mmwb_stage_regs.reg_write_src) @[Conditional.scala 37:39]
            node _T_70 = eq(_T_68, _T_69) @[Conditional.scala 37:30]
            when _T_70 : @[Conditional.scala 39:67]
              regfile.io.reg_wdata_a_i <= mmwb_stage_regs.csr_rdata @[RISCV_core.scala 486:34]
              skip @[Conditional.scala 39:67]
      skip @[RISCV_core.scala 474:36]
    csr_regfile.io.csr_we_i <= mmwb_stage_regs.csr_write @[RISCV_core.scala 490:27]
    csr_regfile.io.csr_waddr_i <= mmwb_stage_regs.csr_write_addr @[RISCV_core.scala 491:30]
    csr_regfile.io.csr_wdata_i <= mmwb_stage_regs.csr_write_data @[RISCV_core.scala 492:30]
    csr_regfile.io.clint_csr_we_i <= clint.io.csr_write_o @[RISCV_core.scala 493:33]
    csr_regfile.io.clint_csr_waddr_i <= clint.io.csr_waddr_o @[RISCV_core.scala 494:36]
    csr_regfile.io.clint_csr_wdata_i <= clint.io.csr_wdata_o @[RISCV_core.scala 495:36]
    
