// Seed: 1048670983
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wor id_1;
  assign id_1 = -1;
endmodule
module module_0 #(
    parameter id_3 = 32'd86,
    parameter id_4 = 32'd25
) (
    id_1,
    id_2
);
  output supply0 id_2;
  input wire id_1;
  assign id_2 = id_1 ^ -1'h0;
  wire _id_3;
  _id_4 :
  assert property (@(negedge -1) 1)
  else $unsigned(86);
  ;
  wire id_5;
  uwire [-1 : id_3] id_6;
  integer id_7;
  assign id_6 = -1;
  assign id_6 = id_4;
  logic [(  id_4  ) : ""] id_8;
  ;
  logic id_9 = 1;
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_9,
      id_7
  );
  assign modCall_1.id_1 = 0;
  wire module_1;
endmodule
