****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Fri Apr 29 16:12:37 2022
****************************************


  Startpoint: x2_node2[0]
               (input port clocked by clk)
  Endpoint: node3/mul7_out_reg[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x2_node2[0] (in)                                        0.00 +     0.25 r
  U10244/ZN (CKND0BWP)                                    0.01 +     0.26 f
  U10255/ZN (NR2D0BWP)                                    0.05 +     0.31 r
  U298/ZN (CKND0BWP)                                      0.02 +     0.33 f
  U250/ZN (CKND2D0BWP)                                    0.02 +     0.35 r
  U280/ZN (CKND2D0BWP)                                    0.02 +     0.37 f
  U112/CO (FA1D0BWP)                                      0.06 +     0.44 f
  U94/S (FA1D0BWP)                                        0.05 +     0.48 r
  U306/Z (CKAN2D0BWP)                                     0.03 +     0.51 r
  U310/ZN (NR2XD1BWP)                                     0.04 +     0.55 f
  U8366/ZN (NR2D0BWP)                                     0.04 +     0.59 r
  node3/mult_85/S1_2_0/CO (FA1D0BWP)                      0.08 +     0.67 r
  node3/mult_85/S1_3_0/CO (FA1D0BWP)                      0.07 +     0.74 r
  node3/mult_85/S1_4_0/CO (FA1D0BWP)                      0.07 +     0.81 r
  node3/mult_85/S1_5_0/CO (FA1D0BWP)                      0.07 +     0.88 r
  node3/mult_85/S1_6_0/CO (FA1D0BWP)                      0.07 +     0.95 r
  node3/mult_85/S1_7_0/CO (FA1D0BWP)                      0.07 +     1.02 r
  node3/mult_85/S1_8_0/CO (FA1D0BWP)                      0.07 +     1.09 r
  node3/mult_85/S1_9_0/CO (FA1D0BWP)                      0.07 +     1.16 r
  node3/mult_85/S1_10_0/CO (FA1D0BWP)                     0.07 +     1.23 r
  node3/mult_85/S1_11_0/CO (FA1D0BWP)                     0.07 +     1.30 r
  node3/mult_85/S1_12_0/CO (FA1D0BWP)                     0.07 +     1.36 r
  node3/mult_85/S1_13_0/CO (FA1D0BWP)                     0.07 +     1.44 r
  node3/mult_85/S4_0/S (FA1D0BWP)                         0.08 +     1.51 f
  U1184/ZN (XNR2D0BWP)                                    0.06 +     1.57 r
  U6540/ZN (INR2D0BWP)                                    0.05 +     1.62 r
  U6143/ZN (AOI21D0BWP)                                   0.03 +     1.65 f
  U6149/ZN (OAI21D0BWP)                                   0.03 +     1.69 r
  U5577/ZN (AOI221D0BWP)                                  0.03 +     1.72 f
  U5575/Z (XOR3D0BWP)                                     0.05 +     1.77 r
  node3/mul7_out_reg[18]/D (EDFQD1BWP)                    0.00 +     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.07       1.95
  clock reconvergence pessimism                           0.00       1.95
  clock uncertainty                                      -0.15       1.80
  node3/mul7_out_reg[18]/CP (EDFQD1BWP)                              1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  ------------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.77
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: x2_node1[0]
               (input port clocked by clk)
  Endpoint: node1/mul3_out_reg[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x2_node1[0] (in)                                        0.00 +     0.25 r
  U10261/ZN (CKND0BWP)                                    0.01 +     0.26 f
  U10239/ZN (NR2D0BWP)                                    0.03 +     0.28 r
  U62/S (FA1D0BWP)                                        0.05 +     0.33 f
  U19/Z (BUFFD1BWP)                                       0.03 +     0.36 f
  U76/CO (FA1D0BWP)                                       0.06 +     0.42 f
  U64/S (FA1D0BWP)                                        0.05 +     0.47 r
  U825/Z (CKAN2D0BWP)                                     0.03 +     0.50 r
  U826/ZN (NR2XD1BWP)                                     0.04 +     0.55 f
  U7500/ZN (NR2D0BWP)                                     0.04 +     0.58 r
  node1/mult_80/S2_2_1/CO (FA1D0BWP)                      0.08 +     0.66 r
  node1/mult_80/S2_3_1/CO (FA1D0BWP)                      0.07 +     0.73 r
  node1/mult_80/S2_4_1/CO (FA1D0BWP)                      0.07 +     0.80 r
  node1/mult_80/S2_5_1/CO (FA1D0BWP)                      0.07 +     0.87 r
  node1/mult_80/S2_6_1/CO (FA1D0BWP)                      0.07 +     0.94 r
  node1/mult_80/S2_7_1/CO (FA1D0BWP)                      0.07 +     1.01 r
  node1/mult_80/S2_8_1/CO (FA1D0BWP)                      0.07 +     1.08 r
  node1/mult_80/S2_9_1/CO (FA1D0BWP)                      0.07 +     1.15 r
  node1/mult_80/S2_10_1/CO (FA1D0BWP)                     0.07 +     1.22 r
  node1/mult_80/S2_11_1/CO (FA1D0BWP)                     0.07 +     1.29 r
  node1/mult_80/S2_12_1/CO (FA1D0BWP)                     0.07 +     1.36 r
  node1/mult_80/S2_13_1/CO (FA1D0BWP)                     0.07 +     1.42 r
  node1/mult_80/S4_1/S (FA1D0BWP)                         0.07 +     1.49 r
  U3182/Z (XOR2D0BWP)                                     0.04 +     1.54 f
  U6439/ZN (NR2D0BWP)                                     0.03 +     1.57 r
  U6070/ZN (CKND0BWP)                                     0.02 +     1.58 f
  U6069/ZN (AOI21D1BWP)                                   0.02 +     1.60 r
  U6081/ZN (OAI21D0BWP)                                   0.02 +     1.63 f
  U5583/ZN (AOI221D0BWP)                                  0.05 +     1.68 r
  U763/Z (XOR2D0BWP)                                      0.08 +     1.76 r
  node1/mul3_out_reg[18]/D (EDFQD1BWP)                    0.00 +     1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (propagated)                        0.07       1.95
  clock reconvergence pessimism                           0.00       1.95
  clock uncertainty                                      -0.15       1.80
  node1/mul3_out_reg[18]/CP (EDFQD1BWP)                              1.80 r
  library setup time                                     -0.04       1.76
  data required time                                                 1.76
  ------------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -1.76
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
