2022-04-27 22:35:47,437 INFO main <module> **** VHDL Generation Started ****
2022-04-27 22:36:00,580 INFO main <module> **** VHDL Generation Complete ****
