<p align="center">
  <img src="https://i.imgur.com/epw8sfM.png"/>
</p>
A RISC-V-like CPU designed in SystemVerilog for a Hardware Infrastructure class.
