// Seed: 2892053440
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  always force id_2 = id_3;
endmodule
program module_1 (
    input tri1 id_0
    , id_11,
    output tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri id_6,
    input tri id_7,
    input wor id_8,
    output wire id_9
);
  wire id_12, id_13;
  assign id_5 = id_11;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  wire id_14;
endprogram
