!This program cannot be run in DOS mode.
.text
h.rdata
H.data
.pdata
HPAGE
`PAGEFW
b.rsrc
B.reloc
t$ UWATAVAWH
A_A^A\_]
L$ SWH
D$hE3
x ATAVAWH
O89OPt
 A_A^A\
x AVD
D$0E3
XtT<dtP<st@<utH<xtD
|$(A^
x AUAVAWH
9Y vA
 A_A^A]
UWAVH
@USVWAVH
A^_^[]
L$ USVWH
SUVWATAVAWH
KQPLH
@A_A^A\_^][
@USVWATAVAWH
Eh@88tsH
D$ E3
PA_A^A\_^[]
UVWAVAWH
`A_A^_^]
x AVH
t$ WH
L$hH3
UAVAWH
A_A^]
@SUVWH
L$0H3
H_^][
|$ AVH
x ATAVAWH
D$HE3
T$@E3
D$0E3
T$8E3
L!d$ H
A_A^A\
L$ SWH
D$hE3
T4buH
@USVWATAUAVAWH
K\H9L$PI
BL$PD
9\$Pr
D$ E3
D$0E3
\$`E3
|$P A
D$HfI
D$(fA
X@9\$X
D9t$X
L$X;H
l$PfB;Lh
fB;Lh
L9d$H
A_A^A]A\_^[]
@SUVWATAVAWH
L$pH3
A_A^A\_^][
@USVWATAUAVAWH
A_A^A]A\_^[]
x ATAVAWH
D$HE3
T$@E3
D$0E3
T$8E3
L!d$ H
A_A^A\
WAVAWH
 A_A^_
` AUAVAWH
 A_A^A]
x AUAVAWH
 A_A^A]
UVWATAUAVAWH
\$ E3
D$PE3
L$HE3
D$XE3
L$PE3
D$HE3
L$@E3
T$(E3
D$(E3
A_A^A]A\_^]
UVWATAUAVAWH
eeprA
0A_A^A]A\_^]
WAVAWH
 A_A^_
@SVWAVAWH
L$pH3
A_A^_^[
H UVWATAUAVAWH
D$(L!l$ 
L$XE3
D$HE3
D$(L!l$ 
L$XE3
D$HE3
D$(L!l$ 
L$HE3
D$8E3
L$PE3
D$HE3
L$HE3
D$8E3
D$(L!l$ 
A_A^A]A\_^]
x AVH
@USVWATAUAVAWH
D$80u
A_A^A]A\_^[]
WAVAWH
0A_A^_
VWATAVAWH
0A_A^A\_^
\$ UVWAVAWH
0A_A^_^]
WAVAWH
0A_A^_
x AVH
9wPtRH
t$ WATAUAVAWH
L$`H3
A_A^A]A\_
L$ E3
x AVH
x ATAVAWH
0A_A^A\
|$ UAVAWH
A_A^]
WAVAWH
0A_A^_
L$(E3
x AVH
x AVH
WAVAWH
u!@8u
D$@@8u
A_A^_
L$(E3
<@u)H
L$ USVWH
VWAVH
t$htaA+
0A^_^
x AVH
WAVAWH
A_A^_H
<Pu"H
x ATAVAWH
0A_A^A\
\$0E3
@SUVWAVH
L$pH3
A^_^][
@SUVWATAUAVAWH
L$`D;
|$<@2
A_A^A]A\_^][
@USVWATAVAWH
A_A^A\_^[]
D$(E;
@SUVWH
L$PH3
h_^][
UATAUAVAWH
t !EHL
0A_A^A]A\]
@SUVWH
L$PH3
h_^][
@USVWATAUAVAWH
A_A^A]A\_^[]
@SUVWH
L$PH3
h_^][
9t$`t
WAVAWH
A_A^_
L$@H3
t$ WAVAWH
0A_A^_
@SUVWATAUAVAWH
T$0<@
L$@D;
A_A^A]A\_^][
@SUVWH
L$pH3
L$@H3
D$@E3
L$@H3
@SUVWATAUAVAWH
L$@H3
XA_A^A]A\_^][
L$@H3
L$@H3
` AUAVAWH
toobI
toobt
toobt6E3
 A_A^A]
@SUVWH
L$pH3
L$pH3
L$PH3
|$0Uu0
L$HH3
D$@E3
UVWAVAWH
PA_A^_^]
CpH)C0A
CpH)C
UVWATAUAVAWH
LcL$pI
 A_A^A]A\_^]
x AVH
L$ E3
x AVF
|$(A^
VWAVH
0A^_^
L$@H3
!D$8H
\$ UVWATAUAVAWH
PA_A^A]A\_^]
x ATAVAWH
0A_A^A\
L$PH3
@USVWATAUAVAWH
A_A^A]A\_^[]
@SUVWH
L$pH3
@SUVWATAUAVAWH
D$DE:
L$`H3
xA_A^A]A\_^][
VWATAVAWH
<>PCIRt
t$pfD9t>
0A_A^A\_^
x ATAVAWH
0A_A^A\
x ATAVAWH
0A_A^A\
\$ UVWATAUAVAWH
u3!D$ D
A_A^A]A\_^]
WAVAWH
 A_A^_
@SUVWAVH
L$pH3
A^_^][
t$ WATAUAVAWH
 A_A^A]A\_
@USVWAVH
<@rpH
0A^_^[]
\$ UVWATAUAVAWH
L$HH3
PA_A^A]A\_^]
l$ f#
@SVWATAVAWH
t$0v>D
L$pH3
A_A^A\_^[
x AVH
D$ @B
p AWH
9D$`t
VWAVH
@A^_^
L$0H+
x AUAVAWH
 A_A^A]
VWAVH
0A^_^
UVWAVAWH
0A_A^_^]
L$PH3
@SUVWAVAWH
A_A^_^][
L$@H3
@SVWH
L$`H3
@SVWH
L$pH3
\$ UVWAVAWH
A_A^_^]
VWAVH
 A^_^
@SVWATAUAVAWH
L$pH3
A_A^A]A\_^[
@USVWAVH
`A^_^[]
x ATAVAWH
@A_A^A\
L$PH3
p AWH
@USVWATAUAVAWH
L$`H9
D$hH9Q
T$`H9
D$hH9Q
T$`H9
D$hH9Q
T$`H9
D$hH9Q
T$`H9
A_A^A]A\_^[]
@SUVWATAUAVAWH
H#D$hH
A_A^A]A\_^][
\$ UVWATAUAVAWH
T$0M+
A_A^A]A\_^]
x UATAUAVAWH
D$(E3
A_A^A]A\]
x UATAUAVAWH
@u)D9n@E
D8nHt
D$0E3
D9nPt
T4PII
A_A^A]A\]
@USVWATAUAVAWH
8A_A^A]A\_^[]
x ATAVAWH
T4PII
0A_A^A\
UWAVH
D$0E3
<@tAD
JX+JL
<`uZD
UVWAUAVH
A^A]_^]
x UATAWH
A_A\]
UVWATAUAVAWH
!\$@L
T$aE3
!|$0A
cfgbH
A_A^A]A\_^]
WAVAWH
tid_I
 A_A^_
D9A@H
WATAUAVAWH
0A_A^A]A\_
@SUVWATAUAVAWH
A_A^A]A\_^][
L$(E3
D9[8t
UVWATAUAVAWH
PA_A^A]A\_^]
x ATAVAWH
0A_A^A\
x AVH
$0< uEA
x AVH
x AVH
WAVAWH
 A_A^_
x AVH
x AVH
UVWATAUAVAWH
D$RfD
D8G@t
A_A^A]A\_^]
@USVWATAVAWH
A_A^A\_^[]
t$ UWATAUAVH
A^A]A\_]
<@u(H
UVWATAUAVAWH
A_A^A]A\_^]
x AVH
VWAVH
0A^_^
UVWATAUAVAWH
0A_A^A]A\_^]
x ATAVAWH
@A_A^A\
WAVAWH
 A_A^_
` UAVAWH
@A_A^]
WAVAWH
CPfD98t
A_A^_
WAVAWH
@A_A^_
|$ UAVAWH
@A_A^]
WATAUAVAWH
A_A^A]A\_
WAVAWH
@A_A^_
T$8E3
WAVAWH
@A_A^_
UVWATAUAVAWH
<Pu*A
<Pu*A
@A_A^A]A\_^]
x ATAVAWH
@A_A^A\
<@t H
WAVAWH
@A_A^_
T$8E3
x ATAVAWH
@A_A^A\
x AVH
x AVH
x AVH
\$ UVWATAUAVAWH
D$0E3
A_A^A]A\_^]
WAVAWH
@A_A^_
UVWATAUAVAWH
D$XfE9
L$hM+
A_A^A]A\_^]
UVWATAUAVAWH
A_A^A]A\_^]
UVWATAUAVAWH
<PuDM
@A_A^A]A\_^]
UVWATAUAVAWH
A_A^A]A\_^]
x ATAVAWH
@A_A^A\
WATAUAVAWH
<Pu2C
A_A^A]A\_
T$8E3
D$8E3
D$: t!D
D$HE3
\$ UVWATAUAVAWH
!D$0L
D9D$8s
D$8+E
D9(tJH
A_A^A]A\_^]
WAVAWH
0A_A^_
UVWATAUAVAWH
 A_A^A]A\_^]
<Pu9A
\$ UVWATAUAVAWH
LFUCD9u
H9C u&
LFUCD
H9C u*D9}
L$8D;{
D$4)D$0A
A_A^A]A\_^]
t$ WATAUAVAWH
0A_A^A]A\_
WATAUAVAWH
<PugA
<@tjH
0A_A^A]A\_
T$DE2
L$XH3
x AVH
x AVH
WAVAWH
0A_A^_
@USVWATAUAVAWH
D$`A;
D$HD;
fD9D$Xu0A
L$HD+
A_A^A]A\_^[]
x AVH
VWATAVAWH
 saA+
L$@H3
A_A^A\_^
L$ UVWATAUAVAWH
D$xLc
 A_A^A]A\_^]
UVWATAUAVAWH
D$0A#
D$0A#
D$0A#
D$0A#
D$0A#
D$8E3
D$0A;
D$0E;
D$0A#
D$0A#
D$0A#
D$0A#
D$0A#
A_A^A]A\_^]
t$ UWATAVAWH
A_A^A\_]
LFUCH
<kL$p4
WAVAWH
0A_A^_
t$ WATAUAVAWIc
t$HA_A^A]A\_
SUVWATAUAVAWH
L;L$x
(A_A^A]A\_^][
WATAUAVAWH
D$(E3
A_A^A]A\_
x AUAVAWH
A_A^A]
@8h0t&H
;(u)H
8PuPI
p AWH
x AVH
u#fD;
L$ E3
L$ E3
UVWATAUAVAWH
L$HE3
D9L$P
D$8+A
D+t$<E+
9D$Dt[
<6uEA
,X< w
L$ E3
A_A^A]A\_^]
UVWATAUAVAWH
\$lfE
|$<D+
t$HE+
9D$@uoE
t$4E3
t$`fE
\$ E3
A_A^A]A\_^]
L$ SH
H!T$ E3
WATAUAVAWH
D\$0f
D\$0f
A_A^A]A\_
x AVH
lehcH
:lehc
x AUAVAWH
0A_A^A]
x AVH
D$8fD
|$(A^
SUVWATAUAVAWH
T$0A;
HA_A^A]A\_^][
fffffff
-fffffff
fffffff
fffffff
fffffff
.fffffff
fffffff
fffffff
Chelsio T5/T6 Driver Version %d.%d.%d.%d
cores=%u lp=%u numas=%u
Dma Version = %d
Num adapter instances %u exceeds max
WinPE
MiniNT
CHT5BUS\chiser
CHT6BUS\chiser
CHT4BUS\cht4ndisws
CHT4BUS\cht4ndis
CHT5BUS\chnetws
CHT5BUS\chnet
CHT6BUS\chnetws
CHT6BUS\chnet
CHT4BUS\cht4iscsi
CHT5BUS\chiscsi
CHT6BUS\chiscsi
device
function
NicInstances
iScsiInstances
iSerInstances
port0speed
port1speed
port2speed
port3speed
ForceHardwareInit
UseBuiltInFirmware
UseBuiltInConfig
DontAttachToFirmware
AllocDumpBuffer
InitExtMemory
RingBackboneCfg
HMATotalSize
HMAPageLength
In Ring Backbone mode only one NIC instance is supported. Other functions are not supported
KeQueryLogicalProcessorRelationship
Vf_NICInit
%s(): Driving Port %d
CHT5VF\chnet
CHT5VF_NON_WIN_HOST\chnet
Command/Reply
Etime
Atime
Tstamp
%10s  %15s  %5s  %5s  %s
%10u  %15llu  %5d  %5d
  %08x %08x
Vf_AddVPCIInterface
%s(): WdfDeviceAddQueryInterface failed %#x
Vf_IoQueueCreate
%s(): WdfIoQueueCreate failed %#x
(%02d %02d): Msix=%d RspQs=%d RdmaQs=%d TunQs=%d ToeQs=%d CtrlQs=%d FlQs=%d
Vf_DeAllocateFunctionResources
%s(): Resource for this pdo is not allocated
Vf_VPCIReadBlock
%s(): ReadVfConfigBlock failed %#x
Vf_VPCIWriteBlock
%s(): WriteVfConfigBlock failed %#x
Not available
chvbd(%06x%02d%02d)
iScsi
Status   Inst    Data      PC
  %02x   %08x %08x %08x
  %02x   %02x%06x %02x%06x %02x%06x
  %02x   %04x%04x %04x%04x %04x%04x
Status   Inst    Data      PC     LS0Stat  LS0Addr  LS0Data  LS1Stat  LS1Addr  LS1Data
  %02x   %04x%04x %04x%04x %04x%04x %08x %08x %08x %08x %08x %08x
Status   Data      PC
  %02X   %08X %08X
  %02X   %02X%06X %02X%06X
  %02X   %X%07X %X%07X
Status   Data      PC     LS0Stat  LS0Addr             LS0Data
%02x   %x%07x %x%07x %08x %08x %08x%08x%08x%08x
Scheduler  Mode   Channel  Rate (Kbps)   Class IPG(0.1 ns)   Flow IPG(us)
class
    %u      %-5s     %u     
%9u     
 disabled     
%13u        
     disabled        
  disabled
Idx  Ethernet address     Mask       VNI   Mask   IVLAN Vld DIP_Hit   Lookup  Port Vld Ports PF  VF                           Replication                                    P0 P1 P2 P3  ML
Idx  Ethernet address     Mask     Vld Ports PF  VF                           Replication                                    P0 P1 P2 P3  ML
Idx  Ethernet address     Mask     Vld Ports PF  VF              Replication
         P0 P1 P2 P3  ML
%3u         -
%3u %02x:%02x:%02x:%02x:%02x:%02x %012llx %06x %06x    -    -   %3c      %3c  %4x   %3c   %#x%4u%4d
%3u %02x:%02x:%02x:%02x:%02x:%02x %012llx    -       -   %4u   %c     -      %3c  %4x   %3c   %#x%4u%4d
%3u %02x:%02x:%02x:%02x:%02x:%02x %012llx%3c   %#x%4u%4d
%4u%3u%3u%3u  %#x
CHT5BUS\chmirror
CHT6BUS\chmirror
Child Rev/Size (%#x/%u) not equal to VBD (%#x/%u)
Resource for this pdo is already allocated
Not enough MSI-X Reqd=%u Avai=%u
Crash
During Device Preparation
During Device Configuration
During Device Initialization
Unexpected Event
Insufficient Airflow
Device Shutdown
Reserved
RXNP array parity error
RXPC array parity error
RXCIF array parity error
Rx completions control array parity error
RXFT array parity error
TXPC array parity error
TXNP array parity error
TXFT array parity error
TXCA array parity error
TXCIF array parity error
RXCA array parity error
outbound request TLP discarded
Rx data parity error
Tx uncorrectable data error
MSI AddrL parity error
MSI AddrH parity error
MSI data parity error
MSI-X AddrL parity error
MSI-X AddrH parity error
MSI-X data parity error
MSI-X DI parity error
PCI PIO completion FIFO parity error
PCI PIO request FIFO parity error
PCI PCI target tag FIFO parity error
PCI CMD channel count parity error
PCI CMD channel request parity error
PCI CMD channel response parity error
PCI DMA channel count parity error
PCI DMA channel request parity error
PCI DMA channel response parity error
PCI HMA channel count parity error
PCI HMA channel request parity error
PCI HMA channel response parity error
PCI config snoop FIFO parity error
PCI FID parity error
PCI INTx clear parity error
PCI MA tag parity error
PCI PIO tag parity error
PCI Rx completion parity error
PCI Rx write parity error
PCI replay buffer parity error
PCI core secondary fault
PCI core primary fault
PCI unexpected split completion error
Master Response Read Queue parity error
Master Timeout FIFO parity error
MSI-X STI SRAM parity error
PCI PIO completion Group FIFO parity error
PCI PIO request Group FIFO parity error
PCI master tag queue parity error
PCI DMA channel write request parity error
PCI MA group FIFO parity error
PCI IP Rx header group parity error
PCI IP Rx data group parity error
PCI IP replay buffer parity error
PCI IP SOT buffer parity error
PCI TRGT1 group FIFOs parity error
Outbound read error
TP parity error
TP out of Tx pages
SGE received CPL exceeding IQE size
SGE GTS CIDX increment too large
SGE received 0-length CPL
SGE IQID > 1023 received CPL for FL
SGE DBP 3 pidx increment too large
SGE DBP 2 pidx increment too large
SGE DBP 1 pidx increment too large
SGE DBP 0 pidx increment too large
SGE too many priority ingress contexts
SGE illegal ingress QID
SGE illegal egress QID
SGE PCIe error for a DBP thread
SGE too many priority egress contexts
SGE Actual WRE packet is less than advertized length
CIM control register prefetch drop
CIM OBQ parity error
CIM IBQ parity error
CIM mailbox uP parity error
CIM mailbox host parity error
CIM TIEQ outgoing parity error
CIM TIEQ incoming parity error
CIM TIMER0 interrupt
CIM reserved space access
CIM illegal transaction
CIM illegal write
CIM illegal read
CIM illegal read BE
CIM illegal write BE
CIM single read from boot space
CIM single write to boot space
CIM block write to boot space
CIM single read from flash space
CIM single write to flash space
CIM block write to flash space
CIM single EEPROM read
CIM single EEPROM write
CIM block EEPROM read
CIM block EEPROM write
CIM single read from CTL space
CIM single write to CTL space
CIM block read from CTL space
CIM block write to CTL space
CIM single read from PL space
CIM single write to PL space
CIM block read from PL space
CIM block write to PL space
CIM request FIFO overwrite
CIM response FIFO overwrite
CIM PIF timeout
CIM PIF MA timeout
ULPRX channel 1 context error
ULPRX channel 0 context error
ULPRX parity error
ULPTX channel 3 PBL out of bounds
ULPTX channel 2 PBL out of bounds
ULPTX channel 1 PBL out of bounds
ULPTX channel 0 PBL out of bounds
ULPTX parity error
PMTX channel 0 pcmd too large
PMTX channel 1 pcmd too large
PMTX channel 2 pcmd too large
PMTX 0-length pcmd
PMTX framing error
PMTX oespi parity error
PMTX db_options parity error
PMTX icspi parity error
PMTX c_pcmd parity error
PMRX 0-length pcmd
PMRX framing error
PMRX ocspi parity error
PMRX db_options parity error
PMRX iespi parity error
PMRX e_pcmd parity error
CPLSW CIM op_map parity error
CPLSW CIM overflow
CPLSW TP framing error
CPLSW SGE framing error
CPLSW CIM framing error
CPLSW no-switch error
LE LIP miss
LE 0 LIP error
LE parity error
LE unknown command
LE request queue parity error
MPS Rx parity error
MPS Tx TP FIFO parity error
MPS Tx NC-SI FIFO parity error
MPS Tx data FIFO parity error
MPS Tx desc FIFO parity error
MPS Tx underflow
MPS Tx SOP/EOP error
MPS Tx framing error
MPS TRC filter parity error
MPS TRC packet FIFO parity error
MPS TRC misc parity error
MPS statistics SRAM parity error
MPS statistics Tx FIFO parity error
MPS statistics Rx FIFO parity error
MPS match SRAM parity error
MPS match TCAM parity error
MPS hash SRAM parity error
SMB master Tx FIFO parity error
SMB master Rx FIFO parity error
SMB slave FIFO parity error
NC-SI CIM parity error
NC-SI MPS parity error
NC-SI Tx FIFO parity error
NC-SI Rx FIFO parity error
UART Parity Error
ULP TX Parity Error
SGE Parity Error
HMA Parity Error
CPL Switch Parity Error
ULP RX Parity Error
PM RX Parity Error
PM TX Parity Error
MA Parity Error
TP Parity Error
LE Parity Error
EDC1 Parity Error
EDC0 Parity Error
MC Parity Error
PCIE Parity Error
PMU Parity Error
XGMAC_KR1 Parity Error
XGMAC_KR0 Parity Error
XGMAC1 Parity Error
XGMAC0 Parity Error
SMB Parity Error
SF Parity Error
PL Parity Error
NCSI Parity Error
MPS Parity Error
MI Parity Error
DBG Parity Error
I2CM Parity Error
CIM Parity Error
Fatal parity error
PL VFID_MAP parity error
Fiber_XFI
Fiber_XAUI
BT_SGMII
BT_XFI
BT_XAUI
BP_AP
BP4_AP
QSFP_10G
BP40_BA
KR4_100G
CR4_QSFP
CR_QSFP
CR2_QSFP
SFP28
KR_SFP28
KR_XLAUI
IDMA_IDLE
IDMA_PUSH_MORE_CPL_FIFO
IDMA_PUSH_CPL_MSG_HEADER_TO_FIFO
Not used
IDMA_PHYSADDR_SEND_PCIEHDR
IDMA_PHYSADDR_SEND_PAYLOAD_FIRST
IDMA_PHYSADDR_SEND_PAYLOAD
IDMA_SEND_FIFO_TO_IMSG
IDMA_FL_REQ_DATA_FL_PREP
IDMA_FL_REQ_DATA_FL
IDMA_FL_DROP
IDMA_FL_H_REQ_HEADER_FL
IDMA_FL_H_SEND_PCIEHDR
IDMA_FL_H_PUSH_CPL_FIFO
IDMA_FL_H_SEND_CPL
IDMA_FL_H_SEND_IP_HDR_FIRST
IDMA_FL_H_SEND_IP_HDR
IDMA_FL_H_REQ_NEXT_HEADER_FL
IDMA_FL_H_SEND_NEXT_PCIEHDR
IDMA_FL_H_SEND_IP_HDR_PADDING
IDMA_FL_D_SEND_PCIEHDR
IDMA_FL_D_SEND_CPL_AND_IP_HDR
IDMA_FL_D_REQ_NEXT_DATA_FL
IDMA_FL_SEND_PCIEHDR
IDMA_FL_PUSH_CPL_FIFO
IDMA_FL_SEND_CPL
IDMA_FL_SEND_PAYLOAD_FIRST
IDMA_FL_SEND_PAYLOAD
IDMA_FL_REQ_NEXT_DATA_FL
IDMA_FL_SEND_NEXT_PCIEHDR
IDMA_FL_SEND_PADDING
IDMA_FL_SEND_COMPLETION_TO_IMSG
IDMA_FL_SEND_FIFO_TO_IMSG
IDMA_FL_REQ_DATAFL_DONE
IDMA_FL_REQ_HEADERFL_DONE
IDMA_ALMOST_IDLE
IDMA_SGEFLRFLUSH_SEND_PCIEHDR
IDMA_FL_DROP_SEND_INC
Link Down
Remote Fault
Auto-negotiation Failure
Unable To Determine Reason
No RX Signal Detected
Link Down Port%u MAC %02x:%02x:%02x:%02x:%02x:%02x, Reason: %s
100 Gbps full duplex
40 Gbps full duplex
25 Gbps full duplex
10 Gbps full duplex
1 Gbps full duplex
100 Mbps full duplex
Unknown
Link Up (%s) Port%u MAC %02x:%02x:%02x:%02x:%02x:%02x
Fatal error %#x. Shutting down device...
CH_ERR: Firmware reports adapter error: %s
CH_ALERT: FW assertion at %.16s:%u, val0 %#x, val1 %#x
CH_ERR: found VALID command in mbox %u: %llx %llx %llx %llx %llx %llx %llx %llx
CH_ERR: command %#x in mailbox %d timed out
t4_edc_err_read
CH_WARN: %s: T4 NOT supported.
CH_WARN: %s: idx %d NOT supported.
CH_WARN: edc%d err addr 0x%x: 0x%x.
CH_WARN: bist: 0x%x, status %llx %llx %llx %llx %llx %llx %llx %llx %llx.
CH_WARN: Unable to read PCI-E Memory Window Base[%d]
CH_WARN: Firmware failed to return Configuration Space register %d, err = %d
CH_ERR: Unsupported chip version %d
CH_ERR: VPD still busy from previous operation
CH_ERR: VPD read of address %#x failed
CH_ERR: VPD write of address %#x failed
CH_ERR: missing VPD keyword RV
CH_ERR: corrupted VPD EEPROM, actual csum %u
CH_ERR: missing VPD keyword EC
CH_ERR: missing VPD keyword SN
CH_ERR: missing VPD keyword PN
CH_ERR: missing VPD keyword NA
CH_ERR: failed to correctly write the flash page at %#x
CH_INFO: Chelsio %s rev %d
CH_INFO: S/N: %s, P/N: %s
CH_WARN: No firmware loaded
CH_INFO: Firmware version: %u.%u.%u.%u
CH_INFO: No bootstrap loaded
CH_INFO: Bootstrap version: %u.%u.%u.%u
CH_WARN: No TP Microcode loaded
CH_INFO: TP Microcode version: %u.%u.%u.%u
CH_INFO: No Expansion ROM loaded
CH_INFO: Expansion ROM version: %u.%u.%u.%u
CH_INFO: Serial Configuration version: %#x
CH_INFO: VPD version: %#x
CH_ERR: erase of flash sector %d failed, error %d
CH_ERR: FW image (%d) is not suitable for this adapter (%d)
CH_ERR: FW image has no data
CH_ERR: FW image size not multiple of 512 bytes
CH_ERR: FW image size differs from size in FW header
CH_ERR: FW image too large, max is %u bytes
CH_ERR: corrupted firmware image, checksum %#x
CH_ERR: firmware download failed, error %d
CH_ERR: Requested Port Capabilities %#x exceed Physical Port Capabilities %#x
CH_ERR: Requested Port Capabilities %#x rejected, error %d
CH_ALERT: %s (0x%x)
CH_WARN_RATELIMIT: %s (0x%x)
CH_ALERT: SGE Cause1 Parity Error %#x
CH_ALERT: SGE Cause2 Parity Error %#x
CH_ALERT: SGE Cause5 Parity Error %#x
CH_ERR: SGE error for queue %u
CH_ERR: SGE UNCAPTURED_ERROR set (clearing)
CH_ALERT: %s FIFO parity error
CH_WARN_RATELIMIT: %u %s correctable ECC data error%s
CH_ALERT: %s uncorrectable ECC data error
CH_ALERT: MA parity error, parity status %#x
CH_ALERT: MA address wrap-around error by client %u to address %#x
CH_ALERT: XGMAC %d Tx FIFO parity error
CH_ALERT: XGMAC %d Rx FIFO parity error
CH_ERR: Need MPS Buffer Group Map for Chip %0x, Nports %d
CH_WARN: MPS Port Index %d >= Nports %d
CH_WARN: TP E2C Channel Port Index %d >= Nports %d
CH_WARN: idma state %s
CH_WARN: idma state %d unknown
CH_WARN: SGE register %#x value %#x
Bad Reason Code
CH_ERR: Handle Port Information: Bad Command/Action %#x
CH_WARN_RATELIMIT: Port %d link down, reason: %s
CH_WARN: Attempt to update new Transceiver Module settings failed
CH_WARN_RATELIMIT: Unknown firmware reply %d
CH_ERR: Device didn't become ready for access, whoami = %#x
CH_WARN: Unknown Flash Part, ID = %#x, assuming 4MB
CH_WARN: WARNING: Flash Part ID %#x, size %#x < %#x
CH_ERR: Device %d is not supported
CH_ALERT: T4 rev 1 chip is no longer supported
CH_ERR: Unable to retrieve Flash parameters ret = %d
CH_ERR: cfg file too large, max is %u bytes
clear
download
CH_ERR: config file %s failed %d
CH_ERR: boot image encroaching on firmware region
CH_ERR: boot image too small/large
CH_ERR: Boot image missing signature
CH_ERR: PCI header missing signature
CH_ERR: Vendor ID missing signature
CH_ERR: boot image download failed, error %d
CH_ERR: bootcfg file too large, max is %u bytes
CH_ERR: boot config data %s failed %d
CH_ERR: Querying FW using Ring backbone params command failed, err=%d
CH_ERR: FW doesnot support ringbackbone features
CH_ERR: Could not set Ringbackbone, err= %d
Firmware Default
\SystemRoot\System32\t5-config.txt
\SystemRoot\System32\t6-config.txt
Successfully configured using Firmware Configuration File "Firmware Default" 
Successfully configured using Firmware Config File "%s" 
NicInitConfig[%06X]: Error loading config file %d
NicInitConfig[%06X]: Error using config file %d
NicInitConfig[%06X]: Error using adapter config file %d
Successfully configured using Firmware Configuration File "On FLASH" 
Config File checksum mismatch: [fini] csum=%#x, computed csum=%#x
Config file version=0x%x checksum=0x%x 
NICInit[%06X]: SetupRingBackboneCfg Failed %d
NICInit[%06X]: AllocateHMAMemory Failed %d
NICInit[%06X]: Successfully enabled ppod edram feature
NicInitConfig[%06X]: Using built-in config values
NicInitConfig[%06X]: Config file error %d
Firmware reset failed %d
mbox_log memory allocation failed
t4_os_lock_init failed
T4 prep adapter failed err %d
devlog: memtype 0x%x start 0x%x size 0x%x
Not attached to firmware
Fw upgrade failed err %d
Chelsio Adapter Firmware Version %d.%d.%d.%d
Chelsio Adapter TP Version %d.%d.%d.%d
NICInit[%06X]: Could not contact firmware %d
MASTER
SLAVE
NICInit[%06X]: Coming up as %s. Adapter already initialized
NICInit[%06X]: Coming up as MASTER. Initializing adapter...
NICInit[%06X]: No Configuration File present on adapter.  Trying hard-wired params
NICInit[%06X]: Could not initialize adapter %d
NICInit[%06X]: Could not get vpd params %d
Allocating: Pages:%d: PageLength:%d*4KBs, TotalSize:%d MB
HMA: %Iu: %Id Bytes allocation failed
Configured: Pages:%d: PageLength:%d*4KBs, TotalSize:%d MB
SGE idma%d, queue %u, resumed after %d seconds
SGE idma %u, queue %u, potentially stuck in state %u for %d seconds (debug0=%#x, debug11=%#x)
\SystemRoot\System32\t5fw.bin
\SystemRoot\System32\t6fw.bin
egress
response
ingress
FAIL - no space left in flash. Skipping...
FAIL - entity too large to write to flash. Skipping...
FLASH is full... can not write in flash more
Get flash params failed.
Timestamp param missing,so ignoring flash write request
Skipping %s
Skipping %s entity, because fw_attach is 0
collecting debug entity[%d]: %s
No Mbox available. Skipping %s entity
Skipping %s entity,because fw_attach is 0
Re-trying debug entity: %s
cudbg_collect_rss
%s(), t4_read_rss failed!, rc: %d
cudbg_collect_fw_devlog
%s(), t4_init_devlog_params failed!, rc: %d
%s(), t4_memory_rw failed!, rc: %d
read_cim_obq
%s(), t4_read_cim_obq failed!, rc: %d
read_cim_ibq
%s(), t4_read_cim_ibq failed!, rc: %d
cudbg_collect_cim_la
%s(), t4_cim_read failed!, rc: %d
%s(), t4_cim_read_la failed!, rc: %d
cudbg_collect_cim_qcfg
%s(), t4_cim_read IBQ_0_RDADDR failed!, rc: %d
%s(), t4_cim_read OBQ_0_REALADDR failed!, rc: %d
Tx payload:
Rx payload:
read_fw_mem
cudbg_t4_fwcache
%s(), Warning: t4_fwcache failed!, rc: %d
collect_mem_region
%s(), collect_mem_info failed!, %s
cudbg_collect_hma_meminfo
BUSY timeout readingCIM_HOST_ACC_CTRL
Mbox log is not requested
cudbg_read_tid
%s(): Timeout waiting for non-busy tid: 0x%x
%s(): DBGI command failed
MA indirect available only in T6
HMA indirect available only in T6
Writing %u bytes to flash
Get flash params failed.Try Again...readflash
No cudbg dump found in flash
Read flash header failed, rc %d
Size of ULONG %d USHORT %d UINT32 %d
Size of Metadata %d
size of DBG_DATA_INFO %d
size of COMPRESS_INFO %d
size of DUMP_INFO %d
Metadata ptr %p
pDest %p pSrc %p Bytes %d
CDumpCompressData(): Buffer %d is to big, max size is %d
_GetDataTypeInfo() returned error: %d
Unable to add compress entry
CDumpGetFreeSpaceOffset(): No free space available.
   Index        Orig Size   Data Space Occupied   Compress Entries used
                                                       in metadata
%6d        %10d B         %10d B        %6d
Total Compression Entries Used (%d/%d)
Total Space reserved for Metadata %d KB
Total data space used (%d KB/%d KB)
DumpSummary(): ERROR CDUMP completion flag not set!
BIzG{
dJ:uM
PDO_DEVICE_DATA
FDO_DEVICE_DATA
WORKER_ITEM_CONTEXT
LOG_ITEM_CONTEXT
Success
Unknown
No space
Flash write fail
Flash read fail
Undefined out buf
Callback function undefined
Print callback function undefined
ADAP invalid
Flash empty
No adapter
No signature
Multiple registration
Unregistered
Undefined entity
Reg failed
Devlog failed
Small buff
Checksum mismatch
No scratch memory
Outbuff overflow
Invalid buffer
File open fail
Devlog int fail
Entity not found
Decompress fail
Buffer short
Version mismatch
Not implemented
System error
Mmap failed
File write failed
cclk not defined
Flash full
Sector empty
Entity not requested
Not supported
File read fail
Corrupted
Invalid Index
No data found
Partial data
No valid mbox found
regdump
devlog
cimla
cim_la
cimmala
cim_ma_la
cimqcfg
cim_qcfg
ibqtp0
ibq_tp0
ibqtp1
ibq_tp1
ibqulp
ibq_ulp
ibqsge0
ibq_sge0
ibqsge1
ibq_sge1
ibqncsi
ibq_ncsi
obqulp0
obq_ulp0
obqulp1
obq_ulp1
obqulp2
obq_ulp2
obqulp3
obq_ulp3
obqsge
obq_sge
obqncsi
obq_ncsi
rss_pf_config
rss_key
rss_vf_config
rss_config
pathmtu
path_mtus
swstate
sw_state
pmstats
pm_stats
hwsched
hw_sched
tcpstats
tcp_stats
tperrstats
tp_err_stats
fcoestats
fcoe_stats
rdmastats
rdma_stats
tpindirect
tp_indirect
sgeindirect
sge_indirect
cplstats
cpl_stats
ddpstats
ddp_stats
wcstats
wc_stats
ulprxla
ulprx_la
lbstats
lb_stats
tp_la
meminfo
cimpifla
cim_pif_la
obq_sge_rx_q0
obq_sge_rx_q1
macstats
mac_stats
pcieindirect
pcie_indirect
pmindirect
pm_indirect
txrate
tx_rate
tidinfo
pcieconfig
pcie_config
dumpcontext
dump_context
mpstcam
mps_tcam
vpddata
vpd_data
letcam
le_tcam
cctrl
maindirect
ma_indirect
ulptxla
ulptx_la
extentity
ext_entity
upcimindirect
up_cim_indirect
pbttables
pbt_tables
mboxlog
hmaindirect
hma_indirect
upload
TP_RX_SCHED_MAP
S_RXMAPCHANNEL3
S_RXMAPCHANNEL2
S_RXMAPCHANNEL1
S_RXMAPCHANNEL0
TP_RX_SCHED_SGE
S_RXSGEMOD1
S_RXSGEMOD0
S_RXSGECHANNEL3
S_RXSGECHANNEL2
S_RXSGECHANNEL1
S_RXSGECHANNEL0
TP_TX_SCHED_MAP
S_TXMAPCHANNEL3
S_TXMAPCHANNEL2
S_TXMAPCHANNEL1
S_TXMAPCHANNEL0
TP_TX_SCHED_HDR
S_TXMAPHDRCHANNEL7
S_TXMAPHDRCHANNEL6
S_TXMAPHDRCHANNEL5
S_TXMAPHDRCHANNEL4
S_TXMAPHDRCHANNEL3
S_TXMAPHDRCHANNEL2
S_TXMAPHDRCHANNEL1
S_TXMAPHDRCHANNEL0
TP_TX_SCHED_FIFO
S_TXMAPFIFOCHANNEL7
S_TXMAPFIFOCHANNEL6
S_TXMAPFIFOCHANNEL5
S_TXMAPFIFOCHANNEL4
S_TXMAPFIFOCHANNEL3
S_TXMAPFIFOCHANNEL2
S_TXMAPFIFOCHANNEL1
S_TXMAPFIFOCHANNEL0
TP_TX_SCHED_PCMD
S_TXMAPPCMDCHANNEL7
S_TXMAPPCMDCHANNEL6
S_TXMAPPCMDCHANNEL5
S_TXMAPPCMDCHANNEL4
S_TXMAPPCMDCHANNEL3
S_TXMAPPCMDCHANNEL2
S_TXMAPPCMDCHANNEL1
S_TXMAPPCMDCHANNEL0
TP_TX_SCHED_LPBK
S_TXMAPLPBKCHANNEL7
S_TXMAPLPBKCHANNEL6
S_TXMAPLPBKCHANNEL5
S_TXMAPLPBKCHANNEL4
S_TXMAPLPBKCHANNEL3
S_TXMAPLPBKCHANNEL2
S_TXMAPLPBKCHANNEL1
S_TXMAPLPBKCHANNEL0
TP_CHANNEL_MAP
RxMapChannelELN
RxMapE2LChannel3
RxMapE2LChannel2
RxMapE2LChannel1
RxMapE2LChannel0
RxMapC2CChannel3
RxMapC2CChannel2
RxMapC2CChannel1
RxMapC2CChannel0
RxMapE2CChannel3
RxMapE2CChannel2
RxMapE2CChannel1
RxMapE2CChannel0
TP_RX_LPBK
TP_TX_LPBK
TP_TX_SCHED_PPP
S_TXPPPENPORT3
S_TXPPPENPORT2
S_TXPPPENPORT1
S_TXPPPENPORT0
TP_IPMI_CFG1
S_VLANENABLE
S_PRIMARYPORTENABLE
S_SECUREPORTENABLE
S_ARPENABLE
S_IPMI_VLAN
TP_IPMI_CFG2
S_SECUREPORT
S_PRIMARYPORT
TP_RSS_PF0_CONFIG
S_MAPENABLE
S_CHNENABLE
S_PRTENABLE
S_UDPFOURTUPEN
S_IP6FOURTUPEN
S_IP6TWOTUPEN
S_IP4FOURTUPEN
S_IP4TWOTUPEN
S_IVFWIDTH
S_CH1DEFAULTQUEUE
S_CH0DEFAULTQUEUE
TP_RSS_PF1_CONFIG
TP_RSS_PF2_CONFIG
TP_RSS_PF3_CONFIG
TP_RSS_PF4_CONFIG
TP_RSS_PF5_CONFIG
TP_RSS_PF6_CONFIG
TP_RSS_PF7_CONFIG
TP_RSS_PF_MAP
S_LKPIDXSIZE
S_PF7LKPIDX
S_PF6LKPIDX
S_PF5LKPIDX
S_PF4LKPIDX
S_PF3LKPIDX
S_PF2LKPIDX
S_PF1LKPIDX
S_PF0LKPIDX
TP_RSS_PF_MSK
S_PF7MSKSIZE
S_PF6MSKSIZE
S_PF5MSKSIZE
S_PF4MSKSIZE
S_PF3MSKSIZE
S_PF2MSKSIZE
S_PF1MSKSIZE
S_PF0MSKSIZE
TP_RSS_VFL_CONFIG
S_KEYSCRAMBLE
TP_RSS_VFH_CONFIG
S_ENABLEUDPHASH
S_VFUPEN
S_RESERVED
S_VFVLNEX
S_VFPRTEN
S_VFCHNEN
S_DEFAULTQUEUE
S_VFLKPIDX
S_VFIP6FOURTUPEN
S_VFIP6TWOTUPEN
S_VFIP4FOURTUPEN
S_VFIP4TWOTUPEN
S_KEYINDEX
TP_RSS_SECRET_KEY0
TP_RSS_SECRET_KEY1
TP_RSS_SECRET_KEY2
TP_RSS_SECRET_KEY3
TP_RSS_SECRET_KEY4
TP_RSS_SECRET_KEY5
TP_RSS_SECRET_KEY6
TP_RSS_SECRET_KEY7
TP_RSS_SECRET_KEY8
TP_RSS_SECRET_KEY9
TP_ETHER_TYPE_VL
S_CQFCTYPE
S_VLANTYPE
TP_ETHER_TYPE_IP
S_IPV6TYPE
S_IPV4TYPE
TP_DBG_CLEAR
TP_DBG_CORE_HDR0
S_E_TCP_OP_SRDY
S_E_PLD_TXZEROP_SRDY
S_E_PLD_RX_SRDY
S_E_RX_ERROR_SRDY
S_E_RX_ISS_SRDY
S_C_TCP_OP_SRDY
S_C_PLD_TXZEROP_SRDY
S_C_PLD_RX_SRDY
S_C_RX_ERROR_SRDY
S_C_RX_ISS_SRDY
S_E_CPL5_TXVALID
S_E_ETH_TXVALID
S_E_IP_TXVALID
S_E_TCP_TXVALID
S_C_CPL5_RXVALID
S_C_CPL5_TXVALID
S_E_TCP_OPT_RXVALID
TP_DBG_CORE_HDR1
S_E_CPL5_TXFULL
S_E_ETH_TXFULL
S_E_IP_TXFULL
S_E_TCP_TXFULL
S_C_CPL5_RXFULL
S_C_CPL5_TXFULL
S_E_TCP_OPT_RXFULL
TP_DBG_CORE_FATAL
S_EMSGFATAL
S_CMSGFATAL
S_PAWSFATAL
S_SRAMFATAL
S_EPCMDCONG
S_CPCMDCONG
S_CPCMDLENFATAL
S_EPCMDLENFATAL
S_CPCMDVALID
S_CPCMDAFULL
S_EPCMDVALID
S_EPCMDAFULL
S_CPCMDEOIFATAL
S_RESERVED1
S_CMDBRQFATAL
S_CNONZEROPPOPCNT
S_CPCMDEOICNT
TP_DBG_CORE_OUT
S_RESERVED0
S_CCPLENC
S_CWRCPLPKT
S_CWRETHPKT
S_CWRIPPKT
S_CWRTCPPKT
S_CWRZEROP
S_CCPLTXFULL
S_CETHTXFULL
S_CIPTXFULL
S_CTCPTXFULL
S_CPLDTXZEROPDRDY
S_RESERVED2
S_RESERVED3
S_ECPLENC
S_EWRCPLPKT
S_EWRETHPKT
S_EWRIPPKT
S_EWRTCPPKT
S_EWRZEROP
S_ECPLTXFULL
S_EETHTXFULL
S_EIPTXFULL
S_ETCPTXFULL
S_EPLDTXZEROPDRDY
TP_DBG_CORE_TID
S_LINENUMBER
S_SPURIOUSMSG
S_SYNLEARNED
S_TIDVALUE
TP_DBG_ENG_RES0
S_RESOURCESREADY
S_RCFOPCODEOUTSRDY
S_RCFDATAOUTSRDY
S_FLUSHINPUTMSG
S_RCFOPSRCOUT
S_C_MSG
S_E_MSG
S_RCFOPCODEOUT
S_EFFRCFOPCODEOUT
S_SEENRESOURCESREADY
S_RESOURCESREADYCOPY
S_OPCODEWAITSFORDATA
S_CPLDRXSRDY
S_CPLDRXZEROPSRDY
S_EPLDRXZEROPSRDY
S_ERXERRORSRDY
S_EPLDRXSRDY
S_CRXBUSY
S_ERXBUSY
S_TIMERINSERTBUSY
S_WCFBUSY
S_CTXBUSY
S_CPCMDBUSY
S_ETXBUSY
S_EPCMDBUSY
TP_DBG_ENG_RES1
S_RXCPLSRDY
S_RXOPTSRDY
S_RXPLDLENSRDY
S_RXNOTBUSY
S_CPLCMDIN
S_RCFPTIDSRDY
S_EPDUHDRSRDY
S_TUNNELPKTREG
S_TXPKTCSUMSRDY
S_TABLEACCESSLATENCY
S_MMGRDONE
S_SEENMMGRDONE
S_RXERRORSRDY
S_RCFOPTIONSTCPSRDY
S_ENGINESTATE
S_TABLEACCESINCREMENT
S_TABLEACCESCOMPLETE
S_RCFOPCODEOUTUSABLE
S_RCFDATAOUTUSABLE
S_RCFDATAWAITAFTERRD
S_RCFDATACMRDY
TP_DBG_ENG_RES2
S_CPLCMDRAW
S_RXMACPORT
S_TXECHANNEL
S_RXECHANNEL
S_CDATAOUT
S_CREADPDU
S_EDATAOUT
S_EREADPDU
S_ETCPOPSRDY
S_CTCPOPSRDY
S_CPKTOUT
S_CMDBRSPSRDY
S_RXPSTRUCTSFULL
S_RXPAGEPOOLFULL
S_RCFREASONOUT
TP_DBG_CORE_PCMD
S_CPCMDEOPCNT
S_CPCMDLENSAVE
S_EPCMDEOPCNT
S_EPCMDLENSAVE
TP_DBG_SCHED_TX
S_TXCHNXOFF
S_TXFIFOCNG
S_TXPCMDCNG
S_TXLPBKCNG
S_TXHDRCNG
S_TXMODXOFF
TP_DBG_SCHED_RX
S_RXCHNXOFF
S_RXSGECNG
S_RXFIFOCNG
S_RXPCMDCNG
S_RXLPBKCNG
S_RXHDRCNG
S_RXMODXOFF
TP_TX_DROP_CFG_CH0
S_TIMERENABLED
S_TIMERERRORENABLE
S_TIMERTHRESHOLD
S_PACKETDROPS
TP_TX_DROP_CFG_CH1
TP_TX_DROP_CNT_CH0
S_TXDROPCNTCH0SENT
S_TXDROPCNTCH0RCVD
TP_TX_DROP_CNT_CH1
S_TXDROPCNTCH1SENT
S_TXDROPCNTCH1RCVD
TP_TX_DROP_MODE
S_TXDROPMODECH3
S_TXDROPMODECH2
S_TXDROPMODECH1
S_TXDROPMODECH0
TP_DBG_ESIDE_PKT0
S_ETXSOPCNT
S_ETXEOPCNT
S_ETXPLDSOPCNT
S_ETXPLDEOPCNT
S_ERXSOPCNT
S_ERXEOPCNT
S_ERXPLDSOPCNT
S_ERXPLDEOPCNT
TP_DBG_ESIDE_PKT1
TP_DBG_ESIDE_PKT2
TP_DBG_ESIDE_PKT3
TP_DBG_ESIDE_FIFO0
S_PLDRXCSUMVALID1
S_PLDRXZEROPSRDY1
S_PLDRXVALID1
S_TCPRXVALID1
S_IPRXVALID1
S_ETHRXVALID1
S_CPLRXVALID1
S_FSTATIC1
S_ERRORSRDY1
S_PLDTXSRDY1
S_DBVLD1
S_PLDTXVALID1
S_ETXVALID1
S_ETXFULL1
S_ERXVALID1
S_ERXFULL1
S_PLDRXCSUMVALID0
S_PLDRXZEROPSRDY0
S_PLDRXVALID0
S_TCPRXVALID0
S_IPRXVALID0
S_ETHRXVALID0
S_CPLRXVALID0
S_FSTATIC0
S_ERRORSRDY0
S_PLDTXSRDY0
S_DBVLD0
S_PLDTXVALID0
S_ETXVALID0
S_ETXFULL0
S_ERXVALID0
S_ERXFULL0
TP_DBG_ESIDE_FIFO1
S_PLDRXCSUMVALID3
S_PLDRXZEROPSRDY3
S_PLDRXVALID3
S_TCPRXVALID3
S_IPRXVALID3
S_ETHRXVALID3
S_CPLRXVALID3
S_FSTATIC3
S_ERRORSRDY3
S_PLDTXSRDY3
S_DBVLD3
S_PLDTXVALID3
S_ETXVALID3
S_ETXFULL3
S_ERXVALID3
S_ERXFULL3
S_PLDRXCSUMVALID2
S_PLDRXZEROPSRDY2
S_PLDRXVALID2
S_TCPRXVALID2
S_IPRXVALID2
S_ETHRXVALID2
S_CPLRXVALID2
S_FSTATIC2
S_ERRORSRDY2
S_PLDTXSRDY2
S_DBVLD2
S_PLDTXVALID2
S_ETXVALID2
S_ETXFULL2
S_ERXVALID2
S_ERXFULL2
TP_DBG_ESIDE_DISP0
S_RESRDY
S_STATE
S_FIFOCPL5RXVALID
S_FIFOETHRXVALID
S_FIFOETHRXSOCP
S_FIFOPLDRXZEROP
S_PLDRXVALID
S_FIFOPLDRXZEROP_SRDY
S_FIFOIPRXVALID
S_FIFOTCPRXVALID
S_PLDRXCSUMVALID
S_FIFOIPCSUMSRDY
S_FIFOIPPSEUDOCSUMSRDY
S_FIFOTCPCSUMSRDY
S_ESTATIC4
S_FIFOCPLSOCPCNT
S_FIFOETHSOCPCNT
S_FIFOIPSOCPCNT
S_FIFOTCPSOCPCNT
S_PLD_RXZEROP_CNT
S_ESTATIC6
S_TXFULL
TP_DBG_ESIDE_DISP1
TP_MAC_MATCH_MAP0
S_MAPVALUEWR
S_MAPINDEX
S_MAPREAD
S_MAPWRITE
TP_MAC_MATCH_MAP1
S_MAPVALUERD
TP_DBG_ESIDE_DISP2
TP_DBG_ESIDE_DISP3
TP_DBG_ESIDE_HDR0
S_TCPSOPCNT
S_TCPEOPCNT
S_IPSOPCNT
S_IPEOPCNT
S_ETHSOPCNT
S_ETHEOPCNT
S_CPLSOPCNT
S_CPLEOPCNT
TP_DBG_ESIDE_HDR1
TP_DBG_ESIDE_HDR2
TP_DBG_ESIDE_HDR3
TP_VLAN_PRI_MAP
S_FRAGMENTATION
S_MPSHITTYPE
S_MACMATCH
S_ETHERTYPE
S_PROTOCOL
S_TOS
S_VLAN
S_VNIC_ID
S_PORT
S_FCOE
TP_INGRESS_CONFIG
S_OPAQUE_TYPE
S_OPAQUE_RM
S_OPAQUE_HDR_SIZE
S_OPAQUE_RM_MAC_IN_MAC
S_FCOE_TARGET
S_VNIC
S_CSUM_HAS_PSEUDO_HDR
S_RM_OVLAN
S_LOOKUPEVERYPKT
S_IPV6_EXT_HDR_SKIP
TP_TX_DROP_CFG_CH2
TP_TX_DROP_CFG_CH3
TP_EGRESS_CONFIG
S_REWRITEFORCETOSIZE
TP_EHDR_CONFIG_LO
S_CPLLIMIT
S_ETHLIMIT
S_IPLIMIT
S_TCPLIMIT
TP_EHDR_CONFIG_HI
TP_DBG_ESIDE_INT
S_ERXSOP2X
S_ERXEOP2X
S_ERXVALID2X
S_ERXAFULL2X
S_PLD2XTXVALID
S_PLD2XTXAFULL
S_ERRORSRDY
S_ERRORDRDY
S_TCPOPSRDY
S_TCPOPDRDY
S_PLDTXSRDY
S_PLDTXDRDY
S_TCPOPTTXVALID
S_TCPOPTTXFULL
TP_DBG_ESIDE_DEMUX
S_EALLDONE
S_EFIFOPLDDONE
S_EDBDONE
S_EISSFIFODONE
S_EACKERRFIFODONE
S_EFIFOERRORDONE
S_ERXPKTATTRFIFOFDONE
S_ETCPOPDONE
TP_DBG_ESIDE_IN0
S_RXVALID
S_RXFULL
S_RXSOCP
S_RXEOP
S_RXVALID_I
S_RXFULL_I
S_RXSOCP_I
S_RXEOP_I
S_RXVALID_I2
S_RXFULL_I2
S_RXSOCP_I2
S_RXEOP_I2
S_CT_MPA_TXVALID_FIFO
S_CT_MPA_TXFULL_FIFO
S_CT_MPA_TXVALID
S_CT_MPA_TXFULL
S_RXVALID_BUF
S_RXFULL_BUF
S_PLD_TXVALID
S_PLD_TXFULL
S_ISS_FIFO_SRDY
S_ISS_FIFO_DRDY
S_CT_TCP_OP_ISS_SRDY
S_CT_TCP_OP_ISS_DRDY
S_P2CSUMERROR_SRDY
S_P2CSUMERROR_DRDY
S_FIFO_ERROR_SRDY
S_FIFO_ERROR_DRDY
S_PLD_SRDY
S_PLD_DRDY
S_RX_PKT_ATTR_SRDY
S_RX_PKT_ATTR_DRDY
TP_DBG_ESIDE_IN1
TP_DBG_ESIDE_IN2
TP_DBG_ESIDE_IN3
TP_DBG_ESIDE_FRM
S_ERX2XERROR
S_EPLDTX2XERROR
S_ETXERROR
S_EPLDRXERROR
S_ERXSIZEERROR3
S_ERXSIZEERROR2
S_ERXSIZEERROR1
S_ERXSIZEERROR0
TP_DBG_ESIDE_DRP
S_RXDROP3
S_RXDROP2
S_RXDROP1
S_RXDROP0
TP_DBG_ESIDE_TX
S_ETXVALID
S_ETXFULL
TP_ESIDE_SVID_MASK
TP_ESIDE_DVID_MASK
TP_ESIDE_ALIGN_MASK
S_USE_LOOP_BIT
S_LOOP_OFFSET
S_DVID_ID_OFFSET
S_SVID_ID_OFFSET
TP_DBG_CSIDE_RX0
S_CRXSOPCNT
S_CRXEOPCNT
S_CRXPLDSOPCNT
S_CRXPLDEOPCNT
S_CRXARBSOPCNT
S_CRXARBEOPCNT
S_CRXCPLSOPCNT
S_CRXCPLEOPCNT
TP_DBG_CSIDE_RX1
TP_DBG_CSIDE_RX2
TP_DBG_CSIDE_RX3
TP_DBG_CSIDE_TX0
S_TXSOPCNT
S_TXEOPCNT
S_TXPLDSOPCNT
S_TXPLDEOPCNT
S_TXARBSOPCNT
S_TXARBEOPCNT
S_TXCPLSOPCNT
S_TXCPLEOPCNT
TP_DBG_CSIDE_TX1
TP_DBG_CSIDE_TX2
TP_DBG_CSIDE_TX3
TP_DBG_CSIDE_FIFO0
S_PLD_RXZEROP_SRDY1
S_PLD_RXZEROP_DRDY1
S_PLD_TXZEROP_SRDY1
S_PLD_TXZEROP_DRDY1
S_PLD_TX_SRDY1
S_PLD_TX_DRDY1
S_ERROR_SRDY1
S_ERROR_DRDY1
S_DB_VLD1
S_DB_GT1
S_TXVALID1
S_TXFULL1
S_PLD_TXVALID1
S_PLD_TXFULL1
S_CPL5_TXVALID1
S_CPL5_TXFULL1
S_PLD_RXZEROP_SRDY0
S_PLD_RXZEROP_DRDY0
S_PLD_TXZEROP_SRDY0
S_PLD_TXZEROP_DRDY0
S_PLD_TX_SRDY0
S_PLD_TX_DRDY0
S_ERROR_SRDY0
S_ERROR_DRDY0
S_DB_VLD0
S_DB_GT0
S_TXVALID0
S_TXFULL0
S_PLD_TXVALID0
S_PLD_TXFULL0
S_CPL5_TXVALID0
S_CPL5_TXFULL0
TP_DBG_CSIDE_FIFO1
S_PLD_RXZEROP_SRDY3
S_PLD_RXZEROP_DRDY3
S_PLD_TXZEROP_SRDY3
S_PLD_TXZEROP_DRDY3
S_PLD_TX_SRDY3
S_PLD_TX_DRDY3
S_ERROR_SRDY3
S_ERROR_DRDY3
S_DB_VLD3
S_DB_GT3
S_TXVALID3
S_TXFULL3
S_PLD_TXVALID3
S_PLD_TXFULL3
S_CPL5_TXVALID3
S_CPL5_TXFULL3
S_PLD_RXZEROP_SRDY2
S_PLD_RXZEROP_DRDY2
S_PLD_TXZEROP_SRDY2
S_PLD_TXZEROP_DRDY2
S_PLD_TX_SRDY2
S_PLD_TX_DRDY2
S_ERROR_SRDY2
S_ERROR_DRDY2
S_DB_VLD2
S_DB_GT2
S_TXVALID2
S_TXFULL2
S_PLD_TXVALID2
S_PLD_TXFULL2
S_CPL5_TXVALID2
S_CPL5_TXFULL2
TP_DBG_CSIDE_DISP0
S_CPL5RXVALID
S_CSTATIC1
S_CSTATIC2
S_PLD_RXZEROP
S_DDP_IN_PROGRESS
S_PLD_RXZEROP_SRDY
S_CSTATIC3
S_DDP_DRDY
S_DDP_PRE_STATE
S_DDP_SRDY
S_DDP_MSG_CODE
S_CPL5_SOCP_CNT
S_CSTATIC4
S_CMD_SEL
TP_DBG_CSIDE_DISP1
TP_DBG_CSIDE_DDP0
S_DDPMSGLATEST7
S_DDPMSGLATEST6
S_DDPMSGLATEST5
S_DDPMSGLATEST4
S_DDPMSGLATEST3
S_DDPMSGLATEST2
S_DDPMSGLATEST1
S_DDPMSGLATEST0
TP_DBG_CSIDE_DDP1
TP_DBG_CSIDE_FRM
S_CRX2XERROR
S_CPLDTX2XERROR
S_CTXERROR
S_CPLDRXERROR
S_CPLRXERROR
S_CPLTXERROR
S_CPRSERROR
TP_DBG_CSIDE_INT
S_CRXVALID2X
S_CRXAFULL2X
S_CTXVALID2X
S_CTXAFULL2X
S_PLD2X_RXVALID
S_PLD2X_RXAFULL
S_DDP_VALID
S_DDP_AFULL
S_TRC_RXVALID
S_TRC_RXFULL
S_CPL5_TXVALID
S_CPL5_TXFULL
S_PLD2X_TXVALID
S_PLD2X_TXAFULL
TP_CHDR_CONFIG
S_CH1HIGH
S_CH1LOW
S_CH0HIGH
S_CH0LOW
TP_UTRN_CONFIG
S_CH2FIFOLIMIT
S_CH1FIFOLIMIT
S_CH0FIFOLIMIT
TP_CDSP_CONFIG
S_WRITEZEROEN
S_WRITEZEROOP
TP_TRC_CONFIG
S_TRCRR
S_TRCCH
TP_TAG_CONFIG
S_ETAGTYPE
TP_DBG_CSIDE_PRS
S_CPRSSTATE3
S_CPRSSTATE2
S_CPRSSTATE1
S_CPRSSTATE0
TP_DBG_CSIDE_DEMUX
S_CALLDONE
S_CTCPL5DONE
S_CTXZEROPDONE
S_CPLDDONE
S_CTTCPOPDONE
S_CDBDONE
S_CISSFIFODONE
S_CTXPKTCSUMDONE
TP_FIFO_CONFIG
S_CH1_OUTPUT
S_CH2_OUTPUT
S_STROBE1
S_CH1_INPUT
S_CH2_INPUT
S_CH3_INPUT
S_STROBE0
TP_TX_MOD_Q7_Q6_TIMER_SEPARATOR
S_TXTIMERSEPQ7
S_TXTIMERSEPQ6
TP_TX_MOD_Q5_Q4_TIMER_SEPARATOR
S_TXTIMERSEPQ5
S_TXTIMERSEPQ4
TP_TX_MOD_Q3_Q2_TIMER_SEPARATOR
S_TXTIMERSEPQ3
S_TXTIMERSEPQ2
TP_TX_MOD_Q1_Q0_TIMER_SEPARATOR
S_TXTIMERSEPQ1
S_TXTIMERSEPQ0
TP_RX_MOD_Q1_Q0_TIMER_SEPARATOR
S_RXTIMERSEPQ1
S_RXTIMERSEPQ0
TP_TX_MOD_Q7_Q6_RATE_LIMIT
S_TXRATEINCQ7
S_TXRATETCKQ7
S_TXRATEINCQ6
S_TXRATETCKQ6
TP_TX_MOD_Q5_Q4_RATE_LIMIT
S_TXRATEINCQ5
S_TXRATETCKQ5
S_TXRATEINCQ4
S_TXRATETCKQ4
TP_TX_MOD_Q3_Q2_RATE_LIMIT
S_TXRATEINCQ3
S_TXRATETCKQ3
S_TXRATEINCQ2
S_TXRATETCKQ2
TP_TX_MOD_Q1_Q0_RATE_LIMIT
S_TXRATEINCQ1
S_TXRATETCKQ1
S_TXRATEINCQ0
S_TXRATETCKQ0
TP_RX_MOD_Q1_Q0_RATE_LIMIT
S_RXRATEINCQ1
S_RXRATETCKQ1
S_RXRATEINCQ0
S_RXRATETCKQ0
TP_TX_MOD_C3_C2_RATE_LIMIT
TP_TX_MOD_C1_C0_RATE_LIMIT
TP_RX_SCHED_FIFO
S_COMMITLIMIT1H
S_COMMITLIMIT1L
S_COMMITLIMIT0H
S_COMMITLIMIT0L
TP_ETHER_TYPE_FW
S_ETHTYPE1
S_ETHTYPE0
TP_CORE_POWER
S_SLEEPRDYVNT
S_SLEEPRDYTBL
S_SLEEPRDYMIB
S_SLEEPRDYARP
S_SLEEPRDYRSS
S_SLEEPREQVNT
S_SLEEPREQTBL
S_SLEEPREQMIB
S_SLEEPREQARP
S_SLEEPREQRSS
TP_CORE_RDMA
S_IMMEDIATEOP
S_IMMEDIATESE
S_ATOMICREQOP
S_ATOMICRSPOP
S_IMMEDIASEEN
S_IMMEDIATEEN
S_CPCMDTTLFATAL
S_CDATACHNFATAL
S_CRXBUSYOUT
S_CTXBUSYOUT
S_CRDCPLPKT
S_CRDTCPPKT
S_CNEWMSG
S_SRC
S_DELDRDY
TP_DBG_ERROR_CNT
TP_MIB_DEBUG
S_SRC3
S_LINENUM3
S_SRC2
S_LINENUM2
S_SRC1
S_LINENUM1
S_SRC0
S_LINENUM0
TP_TX_DROP_CNT_CH2
TP_TX_DROP_CNT_CH3
S_FILTERMODE
S_FCOEMASK
S_SRVRSRAM
S_FRAG_LEN_MOD8_COMPAT
TP_INGRESS_CONFIG2
S_IPV6_UDP_CSUM_COMPAT
S_VNTAGPLDENABLE
S_TCP_PLD_FILTER_OFFSET
S_UDP_PLD_FILTER_OFFSET
S_TNL_PLD_FILTER_OFFSET
S_RXRUNT
S_RXRUNTPARSER
S_ERROR_SRDY
S_ERROR_DRDY
TP_DBG_ESIDE_OP
S_OPT_PARSER_FATAL_CHANNEL0
S_OPT_PARSER_BUSY_CHANNEL0
S_OPT_PARSER_ITCP_STATE_CHANNEL0
S_OPT_PARSER_OTK_STATE_CHANNEL0
S_OPT_PARSER_FATAL_CHANNEL1
S_OPT_PARSER_BUSY_CHANNEL1
S_OPT_PARSER_ITCP_STATE_CHANNEL1
S_OPT_PARSER_OTK_STATE_CHANNEL1
S_OPT_PARSER_FATAL_CHANNEL2
S_OPT_PARSER_BUSY_CHANNEL2
S_OPT_PARSER_ITCP_STATE_CHANNEL2
S_OPT_PARSER_OTK_STATE_CHANNEL2
S_OPT_PARSER_FATAL_CHANNEL3
S_OPT_PARSER_BUSY_CHANNEL3
S_OPT_PARSER_ITCP_STATE_CHANNEL3
S_OPT_PARSER_OTK_STATE_CHANNEL3
TP_DBG_ESIDE_OP_ALT
S_OPT_PARSER_PSTATE_FATAL_CHANNEL0
S_OPT_PARSER_PSTATE_ERRNO_CHANNEL0
S_OPT_PARSER_PSTATE_FATAL_CHANNEL1
S_OPT_PARSER_PSTATE_ERRNO_CHANNEL1
S_OPT_PARSER_PSTATE_FATAL_CHANNEL2
S_OPT_PARSER_PSTATE_ERRNO_CHANNEL2
S_OPT_PARSER_PSTATE_FATAL_CHANNEL3
S_OPT_PARSER_PSTATE_ERRNO_CHANNEL3
TP_DBG_ESIDE_OP_BUSY
S_OPT_PARSER_BUSY_VEC_CHANNEL3
S_OPT_PARSER_BUSY_VEC_CHANNEL2
S_OPT_PARSER_BUSY_VEC_CHANNEL1
S_OPT_PARSER_BUSY_VEC_CHANNEL0
TP_DBG_ESIDE_OP_COOKIE
S_OPT_PARSER_COOKIE_CHANNEL3
S_OPT_PARSER_COOKIE_CHANNEL2
S_OPT_PARSER_COOKIE_CHANNEL1
S_OPT_PARSER_COOKIE_CHANNEL0
S_CPL5RXFULL
S_PLD2XRXVALID
S_DDPSTATE
S_DDPMSGCODE
S_CPL5SOCPCNT
S_PLDRXZEROPCNT
S_TXFRMERR2
S_TXFRMERR1
S_TXVALID2X
S_TXFULL2X
S_CSIDE_DDP_VALID
S_STARTSKIPPLD
S_ATOMICCMDEN
TP_CSPI_POWER
S_GATECHNTX3
S_GATECHNTX2
S_GATECHNTX1
S_GATECHNTX0
S_GATECHNRX1
S_GATECHNRX0
S_SLEEPRDYUTRN
S_SLEEPREQUTRN
S_C4TUPBUSY3
S_CDBVALID3
S_CRXVALID3
S_CRXFULL3
S_C4TUPBUSY2
S_CDBVALID2
S_CRXVALID2
S_CRXFULL2
S_C4TUPBUSY1
S_CDBVALID1
S_CRXVALID1
S_CRXFULL1
S_C4TUPBUSY0
S_CDBVALID0
S_CRXVALID0
S_CRXFULL0
S_CARBVALID
S_CCPL5DONE
S_CTCPOPDONE
TP_DBG_CSIDE_ARBIT
S_CPLVALID3
S_PLDVALID3
S_CRCVALID3
S_ISSVALID3
S_DBVALID3
S_CHKVALID3
S_ZRPVALID3
S_ERRVALID3
S_CPLVALID2
S_PLDVALID2
S_CRCVALID2
S_ISSVALID2
S_DBVALID2
S_CHKVALID2
S_ZRPVALID2
S_ERRVALID2
S_CPLVALID1
S_PLDVALID1
S_CRCVALID1
S_ISSVALID1
S_DBVALID1
S_CHKVALID1
S_ZRPVALID1
S_ERRVALID1
S_CPLVALID0
S_PLDVALID0
S_CRCVALID0
S_ISSVALID0
S_DBVALID0
S_CHKVALID0
S_ZRPVALID0
S_ERRVALID0
CommitReset3
CommitReset2
CommitReset1
CommitReset0
ForceCong3
ForceCong2
ForceCong1
ForceCong0
CommitLimit3
CommitLimit2
CommitLimit1
CommitLimit0
TP_VXLAN_HEADER
S_VXLANPORT
S_SHAREDRQEN
S_SHAREDXRC
TP_FRAG_CONFIG
Reserved
UserMode
FcoeMode
IandpMode
RddpMode
IwarpMode
IscsiMode
DdpMode
PassMode
TP_CMM_CONFIG
WrCntIdle
RdThreshold
WrThrLevel2
WrThrLevel1
WrThrThreshEn
WrThrThresh
TP_VXLAN_CONFIG
VxLanFlags
VxLanType
TP_NVGRE_CONFIG
GreFlags
GreType
S_ERXBUSYOUT
S_ETXBUSYOUT
S_ERDCPLPKT
S_ERDTCPPKT
S_ENEWMSG
S_RXISSSRDY
TP_DBG_CORE_CPL
CplCmdOut3
CplCmdOut2
CplCmdOut1
CplCmdOut0
S_FIFOGRERXVALID
S_FIFOGRERXREADY
S_FIFOGRERXSOCP
TXERRORCNT
TP_ESIDE_CONFIG
VNI_EN
ENC_RX_EN
TNL_LKP_INNER_SEL
AttackFilterEnable
PingDrop
FragmentDrop
RoCEv2UDPPort
TP_DBG_CACHE_WR_ALL
TP_DBG_CACHE_WR_HIT
TP_DBG_CACHE_RD_ALL
TP_DBG_CACHE_RD_HIT
TP_DBG_CACHE_MC_REQ
TP_DBG_CACHE_MC_RSP
S_ISCSICMDMODE
TP_DBG_CSIDE_TRACE_CNT
TrcSopCnt
TrcEopCnt
TrcFltHit
TrcRntPkt
TrcPktLen
TP_DBG_CSIDE_TRACE_RSS
TP_VLN_CONFIG
EthTypeQinQ
EthTypeVlan
MA_SGE_THREAD_0_CLIENT_INTERFACE_EXTERNAL
CmdVld0
CmdRdy0
CmdType0
CmdLen0
CmdAddr0
WrDataVld0
WrDataRdy0
RdDataRdy0
RdDataVld0
RdData0
MA_SGE_THREAD_1_CLIENT_INTERFACE_EXTERNAL
CmdVld1
CmdRdy1
CmdType1
CmdLen1
CmdAddr1
WrDataVld1
WrDataRdy1
RdDataRdy1
RdDataVld1
RdData1
MA_ULP_TX_CLIENT_INTERFACE_EXTERNAL
CmdVld2
CmdRdy2
CmdType2
CmdLen2
CmdAddr2
WrDataVld2
WrDataRdy2
RdDataRdy2
RdDataVld2
RdData2
MA_ULP_RX_CLIENT_INTERFACE_EXTERNAL
CmdVld3
CmdRdy3
CmdType3
CmdLen3
CmdAddr3
WrDataVld3
WrDataRdy3
RdDataRdy3
RdDataVld3
RdData3
MA_ULP_TX_RX_CLIENT_INTERFACE_EXTERNAL
CmdVld4
CmdRdy4
CmdType4
CmdLen4
CmdAddr4
WrDataVld4
WrDataRdy4
RdDataRdy4
RdDataVld4
RdData4
MA_TP_THREAD_0_CLIENT_INTERFACE_EXTERNAL
CmdVld5
CmdRdy5
CmdType5
CmdLen5
CmdAddr5
WrDataVld5
WrDataRdy5
RdDataRdy5
RdDataVld5
RdData5
MA_TP_THREAD_1_CLIENT_INTERFACE_EXTERNAL
CmdVld6
CmdRdy6
CmdType6
CmdLen6
CmdAddr6
WrDataVld6
WrDataRdy6
RdDataRdy6
RdDataVld6
RdData6
MA_LE_CLIENT_INTERFACE_EXTERNAL
CmdVld7
CmdRdy7
CmdType7
CmdLen7
CmdAddr7
WrDataVld7
WrDataRdy7
RdDataRdy7
RdDataVld7
RdData7
MA_CIM_CLIENT_INTERFACE_EXTERNAL
CmdVld8
CmdRdy8
CmdType8
CmdLen8
CmdAddr8
WrDataVld8
WrDataRdy8
RdDataRdy8
RdDataVld8
RdData8
MA_PCIE_CLIENT_INTERFACE_EXTERNAL
CmdVld9
CmdRdy9
CmdType9
CmdLen9
CmdAddr9
WrDataVld9
WrDataRdy9
RdDataRdy9
RdDataVld9
RdData9
MA_PM_TX_CLIENT_INTERFACE_EXTERNAL
CmdVld10
CmdRdy10
CmdType10
CmdLen10
CmdAddr10
WrDataVld10
WrDataRdy10
RdDataRdy10
RdDataVld10
RdData10
MA_PM_RX_CLIENT_INTERFACE_EXTERNAL
CmdVld11
CmdRdy11
CmdType11
CmdLen11
CmdAddr11
WrDataVld11
WrDataRdy11
RdDataRdy11
RdDataVld11
RdData11
MA_HMA_CLIENT_INTERFACE_EXTERNAL
CmdVld12
CmdRdy12
CmdType12
CmdLen12
CmdAddr12
WrDataVld12
WrDataRdy12
RdDataRdy12
RdDataVld12
RdData12
MA_TARGET_0_ARBITER_INTERFACE_EXTERNAL_REG0
ci0_arb0_Req
arb0_ci0_Gnt
ci0_dm0_wdata_vld
dm0_ci0_rdata_vld
ci1_arb0_Req
arb0_ci1_Gnt
ci1_dm0_wdata_vld
dm0_ci1_rdata_vld
ci2_arb0_Req
arb0_ci2_Gnt
ci2_dm0_wdata_vld
dm0_ci2_rdata_vld
ci3_arb0_Req
arb0_ci3_Gnt
ci3_dm0_wdata_vld
dm0_ci3_rdata_vld
ci4_arb0_Req
arb0_ci4_Gnt
ci4_dm0_wdata_vld
dm0_ci4_rdata_vld
ci5_arb0_Req
arb0_ci5_Gnt
ci5_dm0_wdata_vld
dm0_ci5_rdata_vld
ci6_arb0_Req
arb0_ci6_Gnt
ci6_dm0_wdata_vld
dm0_ci6_rdata_vld
ci7_arb0_Req
arb0_ci7_Gnt
ci7_dm0_wdata_vld
dm0_ci7_rdata_vld
MA_TARGET_1_ARBITER_INTERFACE_EXTERNAL_REG0
ci0_arb1_Req
arb1_ci0_Gnt
ci0_dm1_wdata_vld
dm1_ci0_rdata_vld
ci1_arb1_Req
arb1_ci1_Gnt
ci1_dm1_wdata_vld
dm1_ci1_rdata_vld
ci2_arb1_Req
arb1_ci2_Gnt
ci2_dm1_wdata_vld
dm1_ci2_rdata_vld
ci3_arb1_Req
arb1_ci3_Gnt
ci3_dm1_wdata_vld
dm1_ci3_rdata_vld
ci4_arb1_Req
arb1_ci4_Gnt
ci4_dm1_wdata_vld
dm1_ci4_rdata_vld
ci5_arb1_Req
arb1_ci5_Gnt
ci5_dm1_wdata_vld
dm1_ci5_rdata_vld
ci6_arb1_Req
arb1_ci6_Gnt
ci6_dm1_wdata_vld
dm1_ci6_rdata_vld
ci7_arb1_Req
arb1_ci7_Gnt
ci7_dm1_wdata_vld
dm1_ci7_rdata_vld
MA_TARGET_2_ARBITER_INTERFACE_EXTERNAL_REG0
ci0_arb2_Req
arb2_ci0_Gnt
ci0_dm2_wdata_vld
dm2_ci0_rdata_vld
ci1_arb2_Req
arb2_ci1_Gnt
ci1_dm2_wdata_vld
dm2_ci1_rdata_vld
ci2_arb2_Req
arb2_ci2_Gnt
ci2_dm2_wdata_vld
dm2_ci2_rdata_vld
ci3_arb2_Req
arb2_ci3_Gnt
ci3_dm2_wdata_vld
dm2_ci3_rdata_vld
ci4_arb2_Req
arb2_ci4_Gnt
ci4_dm2_wdata_vld
dm2_ci4_rdata_vld
ci5_arb2_Req
arb2_ci5_Gnt
ci5_dm2_wdata_vld
dm2_ci5_rdata_vld
ci6_arb2_Req
arb2_ci6_Gnt
ci6_dm2_wdata_vld
dm2_ci6_rdata_vld
ci7_arb2_Req
arb2_ci7_Gnt
ci7_dm2_wdata_vld
dm2_ci7_rdata_vld
MA_TARGET_3_ARBITER_INTERFACE_EXTERNAL_REG0
ci0_arb3_Req
arb3_ci0_Gnt
ci0_dm3_wdata_vld
dm3_ci0_rdata_vld
ci1_arb3_Req
arb3_ci1_Gnt
ci1_dm3_wdata_vld
dm3_ci1_rdata_vld
ci2_arb3_Req
arb3_ci2_Gnt
ci2_dm3_wdata_vld
dm3_ci2_rdata_vld
ci3_arb3_Req
arb3_ci3_Gnt
ci3_dm3_wdata_vld
dm3_ci3_rdata_vld
ci4_arb3_Req
arb3_ci4_Gnt
ci4_dm3_wdata_vld
dm3_ci4_rdata_vld
ci5_arb3_Req
arb3_ci5_Gnt
ci5_dm3_wdata_vld
dm3_ci5_rdata_vld
ci6_arb3_Req
arb3_ci6_Gnt
ci6_dm3_wdata_vld
dm3_ci6_rdata_vld
ci7_arb3_Req
arb3_ci7_Gnt
ci7_dm3_wdata_vld
dm3_ci7_rdata_vld
MA_MA_DEBUG_SIGNATURE_LTL_END
MA_MA_DEBUG_SIGNATURE_BIG_END_INVERSE
MA_TARGET_0_ARBITER_INTERFACE_EXTERNAL_REG1
ci8_arb0_Req
arb0_ci8_Gnt
ci8_dm0_wdata_vld
dm0_ci8_rdata_vld
ci9_arb0_Req
arb0_ci9_Gnt
ci9_dm0_wdata_vld
dm0_ci9_rdata_vld
ci10_arb0_Req
arb0_ci10_Gnt
ci10_dm0_wdata_vld
dm0_ci10_rdata_vld
ci11_arb0_Req
arb0_ci11_Gnt
ci11_dm0_wdata_vld
dm0_ci11_rdata_vld
ci12_arb0_Req
arb0_ci12_Gnt
ci12_dm0_wdata_vld
dm0_ci12_rdata_vld
MA_TARGET_1_ARBITER_INTERFACE_EXTERNAL_REG1
ci8_arb1_Req
arb1_ci8_Gnt
ci8_dm1_wdata_vld
dm1_ci8_rdata_vld
ci9_arb1_Req
arb1_ci9_Gnt
ci9_dm1_wdata_vld
dm1_ci9_rdata_vld
ci10_arb1_Req
arb1_ci10_Gnt
ci10_dm1_wdata_vld
dm1_ci10_rdata_vld
ci11_arb1_Req
arb1_ci11_Gnt
ci11_dm1_wdata_vld
dm1_ci11_rdata_vld
ci12_arb1_Req
arb1_ci12_Gnt
ci12_dm1_wdata_vld
dm1_ci12_rdata_vld
MA_TARGET_2_ARBITER_INTERFACE_EXTERNAL_REG1
ci8_arb2_Req
arb2_ci8_Gnt
ci8_dm2_wdata_vld
dm2_ci8_rdata_vld
ci9_arb2_Req
arb2_ci9_Gnt
ci9_dm2_wdata_vld
dm2_ci9_rdata_vld
ci10_arb2_Req
arb2_ci10_Gnt
ci10_dm2_wdata_vld
dm2_ci10_rdata_vld
ci11_arb2_Req
arb2_ci11_Gnt
ci11_dm2_wdata_vld
dm2_ci11_rdata_vld
ci12_arb2_Req
arb2_ci12_Gnt
ci12_dm2_wdata_vld
dm2_ci12_rdata_vld
MA_TARGET_3_ARBITER_INTERFACE_EXTERNAL_REG1
ci8_arb3_Req
arb3_ci8_Gnt
ci8_dm3_wdata_vld
dm3_ci8_rdata_vld
ci9_arb3_Req
arb3_ci9_Gnt
ci9_dm3_wdata_vld
dm3_ci9_rdata_vld
ci10_arb3_Req
arb3_ci10_Gnt
ci10_dm3_wdata_vld
dm3_ci10_rdata_vld
ci11_arb3_Req
arb3_ci11_Gnt
ci11_dm3_wdata_vld
dm3_ci11_rdata_vld
ci12_arb3_Req
arb3_ci12_Gnt
ci12_dm3_wdata_vld
dm3_ci12_rdata_vld
MA_SGE_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt0
Cmd_Split_FIFO_Cnt0
Cmd_Throttle_FIFO_Cnt0
Rd_Chnl_FIFO_Cnt0
Rd_Data_Ext_FIFO_Cnt0
Rd_Data_512b_FIFO_Cnt0
Rd_Req_Tag_FIFO_Cnt0
MA_SGE_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt1
Cmd_Split_FIFO_Cnt1
Cmd_Throttle_FIFO_Cnt1
Rd_Chnl_FIFO_Cnt1
Rd_Data_Ext_FIFO_Cnt1
Rd_Data_512b_FIFO_Cnt1
Rd_Req_Tag_FIFO_Cnt1
MA_ULP_TX_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt2
Cmd_Split_FIFO_Cnt2
Cmd_Throttle_FIFO_Cnt2
Rd_Chnl_FIFO_Cnt2
Rd_Data_Ext_FIFO_Cnt2
Rd_Data_512b_FIFO_Cnt2
Rd_Req_Tag_FIFO_Cnt2
MA_ULP_RX_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt3
Cmd_Split_FIFO_Cnt3
Cmd_Throttle_FIFO_Cnt3
Rd_Chnl_FIFO_Cnt3
Rd_Data_Ext_FIFO_Cnt3
Rd_Data_512b_FIFO_Cnt3
Rd_Req_Tag_FIFO_Cnt3
MA_ULP_TX_RX_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt4
Cmd_Split_FIFO_Cnt4
Cmd_Throttle_FIFO_Cnt4
Rd_Chnl_FIFO_Cnt4
Rd_Data_Ext_FIFO_Cnt4
Rd_Data_512b_FIFO_Cnt4
Rd_Req_Tag_FIFO_Cnt4
MA_TP_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt5
Cmd_Split_FIFO_Cnt5
Cmd_Throttle_FIFO_Cnt5
Rd_Chnl_FIFO_Cnt5
Rd_Data_Ext_FIFO_Cnt5
Rd_Data_512b_FIFO_Cnt5
Rd_Req_Tag_FIFO_Cnt5
MA_TP_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt6
Cmd_Split_FIFO_Cnt6
Cmd_Throttle_FIFO_Cnt6
Rd_Chnl_FIFO_Cnt6
Rd_Data_Ext_FIFO_Cnt6
Rd_Data_512b_FIFO_Cnt6
Rd_Req_Tag_FIFO_Cnt6
MA_LE_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt7
Cmd_Split_FIFO_Cnt7
Cmd_Throttle_FIFO_Cnt7
Rd_Chnl_FIFO_Cnt7
Rd_Data_Ext_FIFO_Cnt7
Rd_Data_512b_FIFO_Cnt7
Rd_Req_Tag_FIFO_Cnt7
MA_CIM_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt8
Cmd_Split_FIFO_Cnt8
Cmd_Throttle_FIFO_Cnt8
Rd_Chnl_FIFO_Cnt8
Rd_Data_Ext_FIFO_Cnt8
Rd_Data_512b_FIFO_Cnt8
Rd_Req_Tag_FIFO_Cnt8
MA_PCIE_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt9
Cmd_Split_FIFO_Cnt9
Cmd_Throttle_FIFO_Cnt9
Rd_Chnl_FIFO_Cnt9
Rd_Data_Ext_FIFO_Cnt9
Rd_Data_512b_FIFO_Cnt9
Rd_Req_Tag_FIFO_Cnt9
MA_PM_TX_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt10
Cmd_Split_FIFO_Cnt10
Cmd_Throttle_FIFO_Cnt10
Rd_Chnl_FIFO_Cnt10
Rd_Data_Ext_FIFO_Cnt10
Rd_Data_512b_FIFO_Cnt10
Rd_Req_Tag_FIFO_Cnt10
MA_PM_RX_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt11
Cmd_Split_FIFO_Cnt11
Cmd_Throttle_FIFO_Cnt11
Rd_Chnl_FIFO_Cnt11
Rd_Data_Ext_FIFO_Cnt11
Rd_Data_512b_FIFO_Cnt11
Rd_Req_Tag_FIFO_Cnt11
MA_HMA_CLIENT_INTERFACE_INTERNAL_REG0
Cmd_In_FIFO_Cnt12
Cmd_Split_FIFO_Cnt12
Cmd_Throttle_FIFO_Cnt12
Rd_Chnl_FIFO_Cnt12
Rd_Data_Ext_FIFO_Cnt12
Rd_Data_512b_FIFO_Cnt12
Rd_Req_Tag_FIFO_Cnt12
MA_TARGET_0_ARBITER_INTERFACE_INTERNAL_REG0
Wr_data_FSM0
Rd_Data_FSM0
Tgt_Cmd_FIFO_Cnt0
Clnt_Num_FIFO_Cnt0
Wr_Cmd_Tag_FIFO_Cnt_tgt0
Wr_Data_512b_FIFO_Cnt_tgt0
MA_TARGET_1_ARBITER_INTERFACE_INTERNAL_REG0
Wr_data_FSM1
Rd_Data_FSM1
Tgt_Cmd_FIFO_Cnt1
Clnt_Num_FIFO_Cnt1
Wr_Cmd_Tag_FIFO_Cnt_tgt1
Wr_Data_512b_FIFO_Cnt_tgt1
MA_TARGET_2_ARBITER_INTERFACE_INTERNAL_REG0
Wr_data_FSM2
Rd_Data_FSM2
Tgt_Cmd_FIFO_Cnt2
Clnt_Num_FIFO_Cnt2
Wr_Cmd_Tag_FIFO_Cnt_tgt2
Wr_Data_512b_FIFO_Cnt_tgt2
MA_TARGET_3_ARBITER_INTERFACE_INTERNAL_REG0
Wr_data_FSM3
Rd_Data_FSM3
Tgt_Cmd_FIFO_Cnt3
Clnt_Num_FIFO_Cnt3
Wr_Cmd_Tag_FIFO_Cnt_tgt3
Wr_Data_512b_FIFO_Cnt_tgt3
MA_SGE_THREAD_0_CLNT_EXP_RD_CYC_CNT
MA_SGE_THREAD_1_CLNT_EXP_RD_CYC_CNT
MA_ULP_TX_CLNT_EXP_RD_CYC_CNT
MA_ULP_RX_CLNT_EXP_RD_CYC_CNT
MA_ULP_TX_RX_CLNT_EXP_RD_CYC_CNT
MA_TP_THREAD_0_CLNT_EXP_RD_CYC_CNT
MA_TP_THREAD_1_CLNT_EXP_RD_CYC_CNT
MA_LE_CLNT_EXP_RD_CYC_CNT
MA_CIM_CLNT_EXP_RD_CYC_CNT
MA_PCIE_CLNT_EXP_RD_CYC_CNT
MA_PM_TX_CLNT_EXP_RD_CYC_CNT
MA_PM_RX_CLNT_EXP_RD_CYC_CNT
MA_HMA_CLNT_EXP_RD_CYC_CNT
MA_EDRAM0_WRDATA_CNT1
MA_EDRAM0_WRDATA_CNT0
MA_EDRAM1_WRDATA_CNT1
MA_EDRAM1_WRDATA_CNT0
MA_EXT_MEMORY0_WRDATA_CNT1
MA_EXT_MEMORY0_WRDATA_CNT0
MA_HOST_MEMORY_WRDATA_CNT1
MA_HOST_MEMORY_WRDATA_CNT0
MA_EXT_MEMORY1_WRDATA_CNT1
MA_EXT_MEMORY1_WRDATA_CNT0
MA_EDRAM0_RDDATA_CNT1
MA_EDRAM0_RDDATA_CNT0
MA_EDRAM1_RDDATA_CNT1
MA_EDRAM1_RDDATA_CNT0
MA_EXT_MEMORY0_RDDATA_CNT1
MA_EXT_MEMORY0_RDDATA_CNT0
MA_HOST_MEMORY_RDDATA_CNT1
MA_HOST_MEMORY_RDDATA_CNT0
MA_EXT_MEMORY1_RDDATA_CNT1
MA_EXT_MEMORY1_RDDATA_CNT0
MA_SGE_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt0
Wr_Cmd_Tag_FIFO_Cnt0
Wr_Data_512b_FIFO_Cnt0
Rd_Data_Align_FSM0
Rd_Data_Fetch_FSM0
Coherency_Tx_FSM0
Coherency_Rx_FSM0
Arb_Req_FSM0
Cmd_Split_FSM0
MA_SGE_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt1
Wr_Cmd_Tag_FIFO_Cnt1
Wr_Data_512b_FIFO_Cnt1
Rd_Data_Align_FSM1
Rd_Data_Fetch_FSM1
Coherency_Tx_FSM1
Coherency_Rx_FSM1
Arb_Req_FSM1
Cmd_Split_FSM1
MA_ULP_TX_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt2
Wr_Cmd_Tag_FIFO_Cnt2
Wr_Data_512b_FIFO_Cnt2
Rd_Data_Align_FSM2
Rd_Data_Fetch_FSM2
Coherency_Tx_FSM2
Coherency_Rx_FSM2
Arb_Req_FSM2
Cmd_Split_FSM2
MA_ULP_RX_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt3
Wr_Cmd_Tag_FIFO_Cnt3
Wr_Data_512b_FIFO_Cnt3
Rd_Data_Align_FSM3
Rd_Data_Fetch_FSM3
Coherency_Tx_FSM3
Coherency_Rx_FSM3
Arb_Req_FSM3
Cmd_Split_FSM3
MA_ULP_TX_RX_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt4
Wr_Cmd_Tag_FIFO_Cnt4
Wr_Data_512b_FIFO_Cnt4
Rd_Data_Align_FSM4
Rd_Data_Fetch_FSM4
Coherency_Tx_FSM4
Coherency_Rx_FSM4
Arb_Req_FSM4
Cmd_Split_FSM4
MA_TP_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt5
Wr_Cmd_Tag_FIFO_Cnt5
Wr_Data_512b_FIFO_Cnt5
Rd_Data_Align_FSM5
Rd_Data_Fetch_FSM5
Coherency_Tx_FSM5
Coherency_Rx_FSM5
Arb_Req_FSM5
Cmd_Split_FSM5
MA_TP_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt6
Wr_Cmd_Tag_FIFO_Cnt6
Wr_Data_512b_FIFO_Cnt6
Rd_Data_Align_FSM6
Rd_Data_Fetch_FSM6
Coherency_Tx_FSM6
Coherency_Rx_FSM6
Arb_Req_FSM6
Cmd_Split_FSM6
MA_LE_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt7
Wr_Cmd_Tag_FIFO_Cnt7
Wr_Data_512b_FIFO_Cnt7
Rd_Data_Align_FSM7
Rd_Data_Fetch_FSM7
Coherency_Tx_FSM7
Coherency_Rx_FSM7
Arb_Req_FSM7
Cmd_Split_FSM7
MA_CIM_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt8
Wr_Cmd_Tag_FIFO_Cnt8
Wr_Data_512b_FIFO_Cnt8
Rd_Data_Align_FSM8
Rd_Data_Fetch_FSM8
Coherency_Tx_FSM8
Coherency_Rx_FSM8
Arb_Req_FSM8
Cmd_Split_FSM8
MA_PCIE_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt9
Wr_Cmd_Tag_FIFO_Cnt9
Wr_Data_512b_FIFO_Cnt9
Rd_Data_Align_FSM9
Rd_Data_Fetch_FSM9
Coherency_Tx_FSM9
Coherency_Rx_FSM9
Arb_Req_FSM9
Cmd_Split_FSM9
MA_PM_TX_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt10
Wr_Cmd_Tag_FIFO_Cnt10
Wr_Data_512b_FIFO_Cnt10
Rd_Data_Align_FSM10
Rd_Data_Fetch_FSM10
Coherency_Tx_FSM10
Coherency_Rx_FSM10
Arb_Req_FSM10
Cmd_Split_FSM10
MA_PM_RX_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt11
Wr_Cmd_Tag_FIFO_Cnt11
Wr_Data_512b_FIFO_Cnt11
Rd_Data_Align_FSM11
Rd_Data_Fetch_FSM11
Coherency_Tx_FSM11
Coherency_Rx_FSM11
Arb_Req_FSM11
Cmd_Split_FSM11
MA_HMA_CLIENT_INTERFACE_INTERNAL_REG1
Wr_Data_Ext_FIFO_Cnt12
Wr_Cmd_Tag_FIFO_Cnt12
Wr_Data_512b_FIFO_Cnt12
Rd_Data_Align_FSM12
Rd_Data_Fetch_FSM12
Coherency_Tx_FSM12
Coherency_Rx_FSM12
Arb_Req_FSM12
Cmd_Split_FSM12
MA_TARGET_0_ARBITER_INTERFACE_INTERNAL_REG1
Rd_Cmd_Tag_FIFO_Cnt0
Rd_Data_FIFO_Cnt0
MA_TARGET_1_ARBITER_INTERFACE_INTERNAL_REG1
Rd_Cmd_Tag_FIFO_Cnt1
Rd_Data_FIFO_Cnt1
MA_TARGET_2_ARBITER_INTERFACE_INTERNAL_REG1
Rd_Cmd_Tag_FIFO_Cnt2
Rd_Data_FIFO_Cnt2
MA_TARGET_3_ARBITER_INTERFACE_INTERNAL_REG1
Rd_Cmd_Tag_FIFO_Cnt3
Rd_Data_FIFO_Cnt3
MA_SGE_THREAD_0_CLNT_EXP_WR_CYC_CNT
MA_SGE_THREAD_1_CLNT_EXP_WR_CYC_CNT
MA_ULP_TX_CLNT_EXP_WR_CYC_CNT
MA_ULP_RX_CLNT_EXP_WR_CYC_CNT
MA_ULP_TX_RX_CLNT_EXP_WR_CYC_CNT
MA_TP_THREAD_0_CLNT_EXP_WR_CYC_CNT
MA_TP_THREAD_1_CLNT_EXP_WR_CYC_CNT
MA_LE_CLNT_EXP_WR_CYC_CNT
MA_CIM_CLNT_EXP_WR_CYC_CNT
MA_PCIE_CLNT_EXP_WR_CYC_CNT
MA_PM_TX_CLNT_EXP_WR_CYC_CNT
MA_PM_RX_CLNT_EXP_WR_CYC_CNT
MA_HMA_CLNT_EXP_WR_CYC_CNT
DBQ contexts:
IMSG contexts:
FLM cache:
TCBs:
Pstructs:
Timers:
Rx FL:
Tx FL:
Pstruct FL:
Tx payload:
Rx payload:
LE hash:
iSCSI region:
TDDP region:
TPT region:
STAG region:
RQ region:
RQUDP region:
PBL region:
TXPBL region:
DBVFIFO region:
ULPRX state:
ULPTX state:
On-chip queues:
tp_mib_mac_in_err_0
tp_mib_mac_in_err_1
tp_mib_mac_in_err_2
tp_mib_mac_in_err_3
tp_mib_hdr_in_err_0
tp_mib_hdr_in_err_1
tp_mib_hdr_in_err_2
tp_mib_hdr_in_err_3
tp_mib_tcp_in_err_0
tp_mib_tcp_in_err_1
tp_mib_tcp_in_err_2
tp_mib_tcp_in_err_3
tp_mib_tcp_out_rst
tp_mib_tcp_in_seg_hi
tp_mib_tcp_in_seg_lo
tp_mib_tcp_out_seg_hi
tp_mib_tcp_out_seg_lo
tp_mib_tcp_rxt_seg_hi
tp_mib_tcp_rxt_seg_lo
tp_mib_tnl_cng_drop_0
tp_mib_tnl_cng_drop_1
tp_mib_tnl_cng_drop_2
tp_mib_tnl_cng_drop_3
tp_mib_ofd_chn_drop_0
tp_mib_ofd_chn_drop_1
tp_mib_ofd_chn_drop_2
tp_mib_ofd_chn_drop_3
tp_mib_tnl_out_pkt_0
tp_mib_tnl_out_pkt_1
tp_mib_tnl_out_pkt_2
tp_mib_tnl_out_pkt_3
tp_mib_tnl_in_pkt_0
tp_mib_tnl_in_pkt_1
tp_mib_tnl_in_pkt_2
tp_mib_tnl_in_pkt_3
tp_mib_tcp_v6in_err_0
tp_mib_tcp_v6in_err_1
tp_mib_tcp_v6in_err_2
tp_mib_tcp_v6in_err_3
tp_mib_tcp_v6out_rst
tp_mib_tcp_v6in_seg_hi
tp_mib_tcp_v6in_seg_lo
tp_mib_tcp_v6out_seg_hi
tp_mib_tcp_v6out_seg_lo
tp_mib_tcp_v6rxt_seg_hi
tp_mib_tcp_v6rxt_seg_lo
tp_mib_ofd_arp_drop
tp_mib_ofd_dfr_drop
tp_mib_cpl_in_req_0
tp_mib_cpl_in_req_1
tp_mib_cpl_in_req_2
tp_mib_cpl_in_req_3
tp_mib_cpl_out_rsp_0
tp_mib_cpl_out_rsp_1
tp_mib_cpl_out_rsp_2
tp_mib_cpl_out_rsp_3
tp_mib_tnl_lpbk_0
tp_mib_tnl_lpbk_1
tp_mib_tnl_lpbk_2
tp_mib_tnl_lpbk_3
tp_mib_tnl_drop_0
tp_mib_tnl_drop_1
tp_mib_tnl_drop_2
tp_mib_tnl_drop_3
tp_mib_fcoe_ddp_0
tp_mib_fcoe_ddp_1
tp_mib_fcoe_ddp_2
tp_mib_fcoe_ddp_3
tp_mib_fcoe_drop_0
tp_mib_fcoe_drop_1
tp_mib_fcoe_drop_2
tp_mib_fcoe_drop_3
tp_mib_fcoe_byte_0_hi
tp_mib_fcoe_byte_0_lo
tp_mib_fcoe_byte_1_hi
tp_mib_fcoe_byte_1_lo
tp_mib_fcoe_byte_2_hi
tp_mib_fcoe_byte_2_lo
tp_mib_fcoe_byte_3_hi
tp_mib_fcoe_byte_3_lo
tp_mib_ofd_vln_drop_0
tp_mib_ofd_vln_drop_1
tp_mib_ofd_vln_drop_2
tp_mib_ofd_vln_drop_3
tp_mib_usm_pkts
tp_mib_usm_drop
tp_mib_usm_bytes_hi
tp_mib_usm_bytes_lo
tp_mib_tid_del
tp_mib_tid_inv
tp_mib_tid_act
tp_mib_tid_pas
tp_mib_rqe_dfr_mod
tp_mib_rqe_dfr_pkt
KmdfLibrary
(null)
(null)
  8PP
700WP
`h````
ppxxpp
cht4vx64.pdb
.text$mn
.text$mn$00
.text$mn$21
.text$s
.idata$5
.00cfg
.gfids
.rdata
.rdata$zzzdbg
.xdata
.data
.kmdfclassbind$a
.kmdfclassbind$c
.kmdfclassbind$d
.kmdftypeinit$a
.kmdftypeinit$c
.pdata
PAGE$s
PAGEFW
.idata$2
.idata$3
.idata$4
.idata$6
.rsrc$01
.rsrc$02
MC/MC0
TP_MIB_MAC_IN_ERR_0
TP_MIB_MAC_IN_ERR_1
TP_MIB_MAC_IN_ERR_2
TP_MIB_MAC_IN_ERR_3
TP_MIB_HDR_IN_ERR_0
TP_MIB_HDR_IN_ERR_1
TP_MIB_HDR_IN_ERR_2
TP_MIB_HDR_IN_ERR_3
TP_MIB_TCP_IN_ERR_0
TP_MIB_TCP_IN_ERR_1
TP_MIB_TCP_IN_ERR_2
TP_MIB_TCP_IN_ERR_3
TP_MIB_TCP_OUT_RST
TP_MIB_TCP_IN_SEG_HI
TP_MIB_TCP_IN_SEG_LO
TP_MIB_TCP_OUT_SEG_HI
TP_MIB_TCP_OUT_SEG_LO
TP_MIB_TCP_RXT_SEG_HI
TP_MIB_TCP_RXT_SEG_LO
TP_MIB_TNL_CNG_DROP_0
TP_MIB_TNL_CNG_DROP_1
TP_MIB_TNL_CNG_DROP_2
TP_MIB_TNL_CNG_DROP_3
TP_MIB_OFD_CHN_DROP_0
TP_MIB_OFD_CHN_DROP_1
TP_MIB_OFD_CHN_DROP_2
TP_MIB_OFD_CHN_DROP_3
TP_MIB_TNL_OUT_PKT_0
TP_MIB_TNL_OUT_PKT_1
TP_MIB_TNL_OUT_PKT_2
TP_MIB_TNL_OUT_PKT_3
TP_MIB_TNL_IN_PKT_0
TP_MIB_TNL_IN_PKT_1
TP_MIB_TNL_IN_PKT_2
TP_MIB_TNL_IN_PKT_3
TP_MIB_TCP_V6IN_ERR_0
TP_MIB_TCP_V6IN_ERR_1
TP_MIB_TCP_V6IN_ERR_2
TP_MIB_TCP_V6IN_ERR_3
TP_MIB_TCP_V6OUT_RST
TP_MIB_TCP_V6IN_SEG_HI
TP_MIB_TCP_V6IN_SEG_LO
TP_MIB_TCP_V6OUT_SEG_HI
TP_MIB_TCP_V6OUT_SEG_LO
TP_MIB_TCP_V6RXT_SEG_HI
TP_MIB_TCP_V6RXT_SEG_LO
TP_MIB_OFD_ARP_DROP
TP_MIB_OFD_DFR_DROP
TP_MIB_CPL_IN_REQ_0
TP_MIB_CPL_IN_REQ_1
TP_MIB_CPL_IN_REQ_2
TP_MIB_CPL_IN_REQ_3
TP_MIB_CPL_OUT_RSP_0
TP_MIB_CPL_OUT_RSP_1
TP_MIB_CPL_OUT_RSP_2
TP_MIB_CPL_OUT_RSP_3
TP_MIB_TNL_LPBK_0
TP_MIB_TNL_LPBK_1
TP_MIB_TNL_LPBK_2
TP_MIB_TNL_LPBK_3
TP_MIB_TNL_DROP_0
TP_MIB_TNL_DROP_1
TP_MIB_TNL_DROP_2
TP_MIB_TNL_DROP_3
TP_MIB_FCOE_DDP_0
TP_MIB_FCOE_DDP_1
TP_MIB_FCOE_DDP_2
TP_MIB_FCOE_DDP_3
TP_MIB_FCOE_DROP_0
TP_MIB_FCOE_DROP_1
TP_MIB_FCOE_DROP_2
TP_MIB_FCOE_DROP_3
TP_MIB_FCOE_BYTE_0_HI
TP_MIB_FCOE_BYTE_0_LO
TP_MIB_FCOE_BYTE_1_HI
TP_MIB_FCOE_BYTE_1_LO
TP_MIB_FCOE_BYTE_2_HI
TP_MIB_FCOE_BYTE_2_LO
TP_MIB_FCOE_BYTE_3_HI
TP_MIB_FCOE_BYTE_3_LO
TP_MIB_OFD_VLN_DROP_0
TP_MIB_OFD_VLN_DROP_1
TP_MIB_OFD_VLN_DROP_2
TP_MIB_OFD_VLN_DROP_3
TP_MIB_USM_PKTS
TP_MIB_USM_DROP
TP_MIB_USM_BYTES_HI
TP_MIB_USM_BYTES_LO
TP_MIB_TID_DEL
TP_MIB_TID_INV
TP_MIB_TID_ACT
TP_MIB_TID_PAS
TP_MIB_RQE_DFR_PKT
TP_MIB_RQE_DFR_MOD
TP_MIB_CPL_OUT_ERR_0
TP_MIB_CPL_OUT_ERR_1
TP_MIB_CPL_OUT_ERR_2
TP_MIB_CPL_OUT_ERR_3
TP_MIB_MAC_IN_ERR_0
TP_MIB_MAC_IN_ERR_1
TP_MIB_MAC_IN_ERR_2
TP_MIB_MAC_IN_ERR_3
TP_MIB_HDR_IN_ERR_0
TP_MIB_HDR_IN_ERR_1
TP_MIB_HDR_IN_ERR_2
TP_MIB_HDR_IN_ERR_3
TP_MIB_TCP_IN_ERR_0
TP_MIB_TCP_IN_ERR_1
TP_MIB_TCP_IN_ERR_2
TP_MIB_TCP_IN_ERR_3
TP_MIB_TCP_OUT_RST
TP_MIB_TCP_IN_SEG_HI
TP_MIB_TCP_IN_SEG_LO
TP_MIB_TCP_OUT_SEG_HI
TP_MIB_TCP_OUT_SEG_LO
TP_MIB_TCP_RXT_SEG_HI
TP_MIB_TCP_RXT_SEG_LO
TP_MIB_TNL_CNG_DROP_0
TP_MIB_TNL_CNG_DROP_1
TP_MIB_TNL_CNG_DROP_2
TP_MIB_TNL_CNG_DROP_3
TP_MIB_OFD_CHN_DROP_0
TP_MIB_OFD_CHN_DROP_1
TP_MIB_OFD_CHN_DROP_2
TP_MIB_OFD_CHN_DROP_3
TP_MIB_TNL_OUT_PKT_0
TP_MIB_TNL_OUT_PKT_1
TP_MIB_TNL_OUT_PKT_2
TP_MIB_TNL_OUT_PKT_3
TP_MIB_TNL_IN_PKT_0
TP_MIB_TNL_IN_PKT_1
TP_MIB_TNL_IN_PKT_2
TP_MIB_TNL_IN_PKT_3
TP_MIB_TCP_V6IN_ERR_0
TP_MIB_TCP_V6IN_ERR_1
TP_MIB_TCP_V6IN_ERR_2
TP_MIB_TCP_V6IN_ERR_3
TP_MIB_TCP_V6OUT_RST
TP_MIB_TCP_V6IN_SEG_HI
TP_MIB_TCP_V6IN_SEG_LO
TP_MIB_TCP_V6OUT_SEG_HI
TP_MIB_TCP_V6OUT_SEG_LO
TP_MIB_TCP_V6RXT_SEG_HI
TP_MIB_TCP_V6RXT_SEG_LO
TP_MIB_OFD_ARP_DROP
TP_MIB_OFD_DFR_DROP
TP_MIB_CPL_IN_REQ_0
TP_MIB_CPL_IN_REQ_1
TP_MIB_CPL_IN_REQ_2
TP_MIB_CPL_IN_REQ_3
TP_MIB_CPL_OUT_RSP_0
TP_MIB_CPL_OUT_RSP_1
TP_MIB_CPL_OUT_RSP_2
TP_MIB_CPL_OUT_RSP_3
TP_MIB_TNL_LPBK_0
TP_MIB_TNL_LPBK_1
TP_MIB_TNL_LPBK_2
TP_MIB_TNL_LPBK_3
TP_MIB_TNL_DROP_0
TP_MIB_TNL_DROP_1
TP_MIB_TNL_DROP_2
TP_MIB_TNL_DROP_3
TP_MIB_FCOE_DDP_0
TP_MIB_FCOE_DDP_1
TP_MIB_FCOE_DDP_2
TP_MIB_FCOE_DDP_3
TP_MIB_FCOE_DROP_0
TP_MIB_FCOE_DROP_1
TP_MIB_FCOE_DROP_2
TP_MIB_FCOE_DROP_3
TP_MIB_FCOE_BYTE_0_HI
TP_MIB_FCOE_BYTE_0_LO
TP_MIB_FCOE_BYTE_1_HI
TP_MIB_FCOE_BYTE_1_LO
TP_MIB_FCOE_BYTE_2_HI
TP_MIB_FCOE_BYTE_2_LO
TP_MIB_FCOE_BYTE_3_HI
TP_MIB_FCOE_BYTE_3_LO
TP_MIB_OFD_VLN_DROP_0
TP_MIB_OFD_VLN_DROP_1
TP_MIB_OFD_VLN_DROP_2
TP_MIB_OFD_VLN_DROP_3
TP_MIB_USM_PKTS
TP_MIB_USM_DROP
TP_MIB_USM_BYTES_HI
TP_MIB_USM_BYTES_LO
TP_MIB_TID_DEL
TP_MIB_TID_INV
TP_MIB_TID_ACT
TP_MIB_TID_PAS
TP_MIB_RQE_DFR_PKT
TP_MIB_RQE_DFR_MOD
TP_MIB_CPL_OUT_ERR_0
TP_MIB_CPL_OUT_ERR_1
TP_MIB_CPL_OUT_ERR_2
TP_MIB_CPL_OUT_ERR_3
TP_MIB_MAC_IN_ERR_0
TP_MIB_MAC_IN_ERR_1
TP_MIB_MAC_IN_ERR_2
TP_MIB_MAC_IN_ERR_3
TP_MIB_HDR_IN_ERR_0
TP_MIB_HDR_IN_ERR_1
TP_MIB_HDR_IN_ERR_2
TP_MIB_HDR_IN_ERR_3
TP_MIB_TCP_IN_ERR_0
TP_MIB_TCP_IN_ERR_1
TP_MIB_TCP_IN_ERR_2
TP_MIB_TCP_IN_ERR_3
TP_MIB_TCP_OUT_RST
TP_MIB_TCP_IN_SEG_HI
TP_MIB_TCP_IN_SEG_LO
TP_MIB_TCP_OUT_SEG_HI
TP_MIB_TCP_OUT_SEG_LO
TP_MIB_TCP_RXT_SEG_HI
TP_MIB_TCP_RXT_SEG_LO
TP_MIB_TNL_CNG_DROP_0
TP_MIB_TNL_CNG_DROP_1
TP_MIB_TNL_CNG_DROP_2
TP_MIB_TNL_CNG_DROP_3
TP_MIB_OFD_CHN_DROP_0
TP_MIB_OFD_CHN_DROP_1
TP_MIB_OFD_CHN_DROP_2
TP_MIB_OFD_CHN_DROP_3
TP_MIB_TNL_OUT_PKT_0
TP_MIB_TNL_OUT_PKT_1
TP_MIB_TNL_OUT_PKT_2
TP_MIB_TNL_OUT_PKT_3
TP_MIB_TNL_IN_PKT_0
TP_MIB_TNL_IN_PKT_1
TP_MIB_TNL_IN_PKT_2
TP_MIB_TNL_IN_PKT_3
TP_MIB_TCP_V6IN_ERR_0
TP_MIB_TCP_V6IN_ERR_1
TP_MIB_TCP_V6IN_ERR_2
TP_MIB_TCP_V6IN_ERR_3
TP_MIB_TCP_V6OUT_RST
TP_MIB_TCP_V6IN_SEG_HI
TP_MIB_TCP_V6IN_SEG_LO
TP_MIB_TCP_V6OUT_SEG_HI
TP_MIB_TCP_V6OUT_SEG_LO
TP_MIB_TCP_V6RXT_SEG_HI
TP_MIB_TCP_V6RXT_SEG_LO
TP_MIB_OFD_ARP_DROP
TP_MIB_OFD_DFR_DROP
TP_MIB_CPL_IN_REQ_0
TP_MIB_CPL_IN_REQ_1
TP_MIB_CPL_IN_REQ_2
TP_MIB_CPL_IN_REQ_3
TP_MIB_CPL_OUT_RSP_0
TP_MIB_CPL_OUT_RSP_1
TP_MIB_CPL_OUT_RSP_2
TP_MIB_CPL_OUT_RSP_3
TP_MIB_TNL_LPBK_0
TP_MIB_TNL_LPBK_1
TP_MIB_TNL_LPBK_2
TP_MIB_TNL_LPBK_3
TP_MIB_TNL_DROP_0
TP_MIB_TNL_DROP_1
TP_MIB_TNL_DROP_2
TP_MIB_TNL_DROP_3
TP_MIB_FCOE_DDP_0
TP_MIB_FCOE_DDP_1
TP_MIB_FCOE_DDP_2
TP_MIB_FCOE_DDP_3
TP_MIB_FCOE_DROP_0
TP_MIB_FCOE_DROP_1
TP_MIB_FCOE_DROP_2
TP_MIB_FCOE_DROP_3
TP_MIB_FCOE_BYTE_0_HI
TP_MIB_FCOE_BYTE_0_LO
TP_MIB_FCOE_BYTE_1_HI
TP_MIB_FCOE_BYTE_1_LO
TP_MIB_FCOE_BYTE_2_HI
TP_MIB_FCOE_BYTE_2_LO
TP_MIB_FCOE_BYTE_3_HI
TP_MIB_FCOE_BYTE_3_LO
TP_MIB_OFD_VLN_DROP_0
TP_MIB_OFD_VLN_DROP_1
TP_MIB_OFD_VLN_DROP_2
TP_MIB_OFD_VLN_DROP_3
TP_MIB_USM_PKTS
TP_MIB_USM_DROP
TP_MIB_USM_BYTES_HI
TP_MIB_USM_BYTES_LO
TP_MIB_TID_DEL
TP_MIB_TID_INV
TP_MIB_TID_ACT
TP_MIB_TID_PAS
TP_MIB_RQE_DFR_PKT
TP_MIB_RQE_DFR_MOD
TP_MIB_CPL_OUT_ERR_0
TP_MIB_CPL_OUT_ERR_1
TP_MIB_CPL_OUT_ERR_2
TP_MIB_CPL_OUT_ERR_3
TP_MIB_ENG_LINE_0
TP_MIB_ENG_LINE_1
TP_MIB_ENG_LINE_2
TP_MIB_ENG_LINE_3
TP_MIB_TNL_ERR_0
TP_MIB_TNL_ERR_1
TP_MIB_TNL_ERR_2
TP_MIB_TNL_ERR_3
t$ WAVAWH
L$pE3
A_A^_
UATAVH
t$ E3
A^A\]
\$ UVWH
` AWH
d$ E3
@USVWATAUAVAWH
A_A^A]A\_^[]
@SVWH
L$PH3
@SUVWATAVAWH
A_A^A\_^][
x AVH
WATAUAVAWH
0A_A^A]A\_
{ AVH
T$ E3
WATAUAVAWH
0A_A^A]A\_
f9D$@t
UVWAVAWH
<@rlH
A_A^_^]
x AVH
@USVWAVH
L$0E3
A^_^[]
@USVWATAUAVAWH
<Pu1D
fwbfH
A_A^A]A\_^[]
IoGetDeviceNumaNode
NUMA node of the nic = %d
Dump buffer allocation failed
LocationInfo
chvbdx64
!!!WARNING!!! In single interrupt mode
_Vf_NICAllocatePcieResources
%s(): BUS_INTERFACE_STANDARD failed: %#x
%s(): VPCI_INTERFACE_STANDARD returned: %#x
Vf_EvtDeviceAdd
%s() NICAllocatePcieResources failed: %#x
%s() WdfInterruptCreate[0] failed: %#x
%s(): CreateVfAdapter failed
Vf_EvtDevicePrepareHardware
%s(): NICMapHWResources failed %#x
!!!WARNING!!! %s(): In single interrupt mode
CHT4BUS\Chelsio
B:%02d D:%02d F:%02d I:%02d
%02d%02d
Chelsio %s Function on Port#%02d
Resource Type: CmResourceTypePort!!!
Bar%d Addr: %#llx Length: %d
Bar%d VirtAddr: 0 PhysAddr:%#llx Len: %d
PcieError!!! barCount=%d intrCount=%d
NicGetPortCountFromVpd
%s returned %d using 2 ports
Error using firmware from system32 folder %#x
Firmware changed from %d.%d.%d.%d to %d.%d.%d.%d
# Chelsio T6 SMB configuration file.
# Copyright (C) 2010-2017 Chelsio Communications.  All rights reserved.
#   DO NOT MODIFY THIS FILE UNDER ANY CIRCUMSTANCES.  MODIFICATION OF THIS FILE
#   WILL RESULT IN A NON-FUNCTIONAL ADAPTER AND MAY RESULT IN PHYSICAL DAMAGE
#   TO ADAPTERS.
# This file provides the default, power-on configuration for 2-port T6-based
# adapters shipped from the factory.  These defaults are designed to address
# the needs of the vast majority of Terminator customers.  The basic idea is to
# have a default configuration which allows a customer to plug a Terminator
# adapter in and have it work regardless of OS, driver or application except in
# the most unusual and/or demanding customer applications.
# Many of the Terminator resources which are described by this configuration
# are finite.  This requires balancing the configuration/operation needs of
# device drivers across OSes and a large number of customer application.
# Some of the more important resources to allocate and their constaints are:
#  1. Virtual Interfaces: 256.
#  2. Ingress Queues with Free Lists: 1024.
#  3. Egress Queues: 128K.
#  4. MSI-X Vectors: 1088.
#  5. Multi-Port Support (MPS) TCAM: 336 entries to support MAC destination
#     address matching on Ingress Packets.
# Some of the important OS/Driver resource needs are:
#  6. Some OS Drivers will manage all resources through a single Physical
#     Function (currently PF4 but it could be any Physical Function).
#  7. Some OS Drivers will manage different ports and functions (NIC,
#     storage, etc.) on different Physical Functions.  For example, NIC
#     functions for ports 0-1 on PF0-3, FCoE on PF4, iSCSI on PF5, etc.
# Some of the customer application needs which need to be accommodated:
#  8. Some customers will want to support large CPU count systems with
#     good scaling.  Thus, we'll need to accommodate a number of
#     Ingress Queues and MSI-X Vectors to allow up to some number of CPUs
#     to be involved per port and per application function.  For example,
#     in the case where all ports and application functions will be
#     managed via a single Unified PF and we want to accommodate scaling up
#     to 8 CPUs, we would want:
#         4 ports *
#         3 application functions (NIC, FCoE, iSCSI) per port *
#         16 Ingress Queue/MSI-X Vectors per application function
#     for a total of 96 Ingress Queues and MSI-X Vectors on the Unified PF.
#     (Plus a few for Firmware Event Queues, etc.)
#  9. Some customers will want to use PCI-E SR-IOV Capability to allow Virtual
#     Machines to directly access T6 functionality via SR-IOV Virtual Functions
#     and "PCI Device Passthrough" -- this is especially true for the NIC
#     application functionality.
# Global configuration settings.
[global]
rss_glb_config_mode = basicvirtual
rss_glb_config_options = tnlmapen,hashtoeplitz,tnlalllkp
rss_keymode = idxvf_key #Other modes: glb_key, glbvf_key, pfvf_key
# PL_TIMEOUT register
pl_timeout_value = 200
# the timeout value in units of us
# The following Scatter Gather Engine (SGE) settings assume a 4KB Host
# Page Size and a 64B L1 Cache Line Size. It programs the
# EgrStatusPageSize and IngPadBoundary to 64B and the PktShift to 2.
# If a Master PF Driver finds itself on a machine with different
# parameters, then the Master PF Driver is responsible for initializing
# these parameters to appropriate values.
# Notes:
#  1. The Free List Buffer Sizes below are raw and the firmware will
#     round them up to the Ingress Padding Boundary.
#  2. The SGE Timer Values below are expressed below in microseconds.
#     The firmware will convert these values to Core Clock Ticks when
#     it processes the configuration parameters.
reg[0x1008] = 0x40800/0x21c70
# SGE_CONTROL
reg[0x100c] = 0x22222222
# SGE_HOST_PAGE_SIZE
reg[0x10a0] = 0x01040810
# SGE_INGRESS_RX_THRESHOLD
reg[0x1044] = 4096
# SGE_FL_BUFFER_SIZE0
reg[0x1048] = 65536
# SGE_FL_BUFFER_SIZE1
reg[0x104c] = 1536
# SGE_FL_BUFFER_SIZE2
reg[0x1050] = 9024
# SGE_FL_BUFFER_SIZE3
reg[0x1054] = 9216
# SGE_FL_BUFFER_SIZE4
reg[0x1058] = 2048
# SGE_FL_BUFFER_SIZE5
reg[0x105c] = 128
# SGE_FL_BUFFER_SIZE6
reg[0x1060] = 8192
# SGE_FL_BUFFER_SIZE7
reg[0x1064] = 16384
# SGE_FL_BUFFER_SIZE8
sge_timer_value = 5, 10, 20, 50, 100, 200 # SGE_TIMER_VALUE* in usecs
reg[0x10c4] = 0x20000000/0x20000000 # GK_CONTROL, enable 5th thread
# enable TP_OUT_CONFIG.IPIDSPLITMODE
reg[0x7d04] = 0x00010000/0x00010000
# TP_SHIFT_CNT - set SYN shift count to 4 for quicker connect timeouts
reg[0x7dc0] = 0x042f8849
# TP_SHIFT_CNT
#Tick granularities in kbps
tsch_ticks = 100000, 10000, 1000, 10
# TP_VLAN_PRI_MAP to select filter tuples and enable ServerSram
# filter control: compact, fcoemask
# server sram   : srvrsram
# filter tuples : fragmentation, mpshittype, macmatch, ethertype,
  protocol, tos, vlan, vnic_id, port, fcoe
# valid filterModes are described the Terminator 5 Data Book
filterMode = mpshittype, macmatch, protocol, vnic_id, port
# filter tuples enforced in LE active region (equal to or subset of filterMode)
filterMask = protocol
# Percentage of dynamic memory (in either the EDRAM or external MEM)
# to use for TP RX payload
tp_pmrx = 20
# TP RX payload page size
tp_pmrx_pagesize = 64K
# TP number of RX channels
tp_nrxch = 0
# 0 (auto) = 1
# Percentage of dynamic memory (in either the EDRAM or external MEM)
# to use for TP TX payload
tp_pmtx = 30
# TP TX payload page size
tp_pmtx_pagesize = 64K
# TP number of TX channels
tp_ntxch = 0
# 0 (auto) = equal number of ports
# TP OFLD MTUs
tp_mtus = 88, 256, 512, 576, 808, 1024, 1280, 1488, 1500, 2002, 2048, 4096, 4352, 8192, 9000, 9600
# enable TP_OUT_CONFIG.IPIDSPLITMODE and CRXPKTENC
reg[0x7d04] = 0x00010008/0x00010008
# TP TCP hardware stack tuning
tp_tcptuning = cluster
# wan, lan or cluster
# TP_GLOBAL_CONFIG
reg[0x7d08] = 0x00000800/0x00000800 # set IssFromCplEnable
# TP_PC_CONFIG
reg[0x7d48] = 0x00000000/0x00000400 # clear EnableFLMError
# TP_PARA_REG0
reg[0x7d60] = 0x06000000/0x07000000 # set InitCWND to 6
# LE_DB_CONFIG
reg[0x19c04] = 0x00000000/0x00440000 # LE Server SRAM disabled
     # LE IPv4 compression disabled 
# LE_DB_HASH_CONFIG
reg[0x19c28] = 0x00800000/0x01f00000 # LE Hash bucket size 8
# ULP_TX_CONFIG
reg[0x8dc0] = 0x00000004/0x00000004 # Enable more error msg for ...
    # TPT error.
# HMA configuration
hma_size = 96
# Size (in MBs) of host memory expected
hma_regions = stag,pbl,rq
# What all regions to place in host memory
# Some "definitions" to make the rest of this a bit more readable.  We support
# 4 ports, 3 functions (NIC, FCoE and iSCSI), scaling up to 8 "CPU Queue Sets"
# per function per port ...
# NMSIX = 1088
# available MSI-X Vectors
# NVI = 256
# available Virtual Interfaces
# NMPSTCAM = 336
# MPS TCAM entries
# NPORTS = 2
# ports
# NCPUS = 16
# CPUs we want to support scalably
# NFUNCS = 3
# functions per port (NIC, FCoE, iSCSI)
# RSSNSECRET = 16
# available 320b entries in rss secret table
# Breakdown of Virtual Interface/Queue/Interrupt resources for the "Unified
# PF" which many OS Drivers will use to manage most or all functions.
# Each Ingress Queue can use one MSI-X interrupt but some Ingress Queues can
# use Forwarded Interrupt Ingress Queues.  For these latter, an Ingress Queue
# would be created and the Queue ID of a Forwarded Interrupt Ingress Queue
# will be specified as the "Ingress Queue Asynchronous Destination Index."
# Thus, the number of MSI-X Vectors assigned to the Unified PF will be less
# than or equal to the number of Ingress Queues ...
# NVI_NIC = 4
# NIC access to NPORTS
# NFLIQ_NIC = 32
# NIC Ingress Queues with Free Lists
# NETHCTRL_NIC = 32
# NIC Ethernet Control/TX Queues
# NEQ_NIC = 64
# NIC Egress Queues (FL, ETHCTRL/TX)
# NMPSTCAM_NIC = 16
# NIC MPS TCAM Entries (NPORTS*4)
# NMSIX_NIC = 32
# NIC MSI-X Interrupt Vectors (FLIQ)
# NVI_OFLD = 0
# Offload uses NIC function to access ports
# NFLIQ_OFLD = 16
# Offload Ingress Queues with Free Lists
# NETHCTRL_OFLD = 0
# Offload Ethernet Control/TX Queues
# NEQ_OFLD = 16
# Offload Egress Queues (FL)
# NMPSTCAM_OFLD = 0
# Offload MPS TCAM Entries (uses NIC's)
# NMSIX_OFLD = 16
# Offload MSI-X Interrupt Vectors (FLIQ)
# NVI_RDMA = 0
# RDMA uses NIC function to access ports
# NFLIQ_RDMA = 4
# RDMA Ingress Queues with Free Lists
# NETHCTRL_RDMA = 0
# RDMA Ethernet Control/TX Queues
# NEQ_RDMA = 4
# RDMA Egress Queues (FL)
# NMPSTCAM_RDMA = 0
# RDMA MPS TCAM Entries (uses NIC's)
# NMSIX_RDMA = 4
# RDMA MSI-X Interrupt Vectors (FLIQ)
# NEQ_WD = 128
# Wire Direct TX Queues and FLs
# NETHCTRL_WD = 64
# Wire Direct TX Queues
# NFLIQ_WD = 64
# Wire Direct Ingress Queues with Free Lists
# NVI_ISCSI = 4
# ISCSI access to NPORTS
# NFLIQ_ISCSI = 4
# ISCSI Ingress Queues with Free Lists
# NETHCTRL_ISCSI = 0
# ISCSI Ethernet Control/TX Queues
# NEQ_ISCSI = 4
# ISCSI Egress Queues (FL)
# NMPSTCAM_ISCSI = 4
# ISCSI MPS TCAM Entries (NPORTS)
# NMSIX_ISCSI = 4
# ISCSI MSI-X Interrupt Vectors (FLIQ)
# NVI_FCOE = 4
# FCOE access to NPORTS
# NFLIQ_FCOE = 34
# FCOE Ingress Queues with Free Lists
# NETHCTRL_FCOE = 32
# FCOE Ethernet Control/TX Queues
# NEQ_FCOE = 66
# FCOE Egress Queues (FL)
# NMPSTCAM_FCOE = 32 
# FCOE MPS TCAM Entries (NPORTS)
# NMSIX_FCOE = 34
# FCOE MSI-X Interrupt Vectors (FLIQ)
# Two extra Ingress Queues per function for Firmware Events and Forwarded
# Interrupts, and two extra interrupts per function for Firmware Events (or a
# Forwarded Interrupt Queue) and General Interrupts per function.
# NFLIQ_EXTRA = 6
# "extra" Ingress Queues 2*NFUNCS (Firmware and
#   Forwarded Interrupts
# NMSIX_EXTRA = 6
# extra interrupts 2*NFUNCS (Firmware and
#   General Interrupts
# Microsoft HyperV resources.  The HyperV Virtual Ingress Queues will have
# their interrupts forwarded to another set of Forwarded Interrupt Queues.
# NVI_HYPERV = 16
# VMs we want to support
# NVIIQ_HYPERV = 2
# Virtual Ingress Queues with Free Lists per VM
# NFLIQ_HYPERV = 40
# VIQs + NCPUS Forwarded Interrupt Queues
# NEQ_HYPERV = 32
# VIQs Free Lists
# NMPSTCAM_HYPERV = 16
# MPS TCAM Entries (NVI_HYPERV)
# NMSIX_HYPERV = 8
# NCPUS Forwarded Interrupt Queues
# Adding all of the above Unified PF resource needs together: (NIC + OFLD +
# RDMA + ISCSI + FCOE + EXTRA + HYPERV)
# NVI_UNIFIED = 28
# NFLIQ_UNIFIED = 106
# NETHCTRL_UNIFIED = 32
# NEQ_UNIFIED = 124
# NMPSTCAM_UNIFIED = 40
# The sum of all the MSI-X resources above is 74 MSI-X Vectors but we'll round
# that up to 128 to make sure the Unified PF doesn't run out of resources.
# NMSIX_UNIFIED = 128
# The Storage PFs could need up to NPORTS*NCPUS + NMSIX_EXTRA MSI-X Vectors
# which is 34 but they're probably safe with 32.
# NMSIX_STORAGE = 32
# Note: The UnifiedPF is PF4 which doesn't have any Virtual Functions
# associated with it.  Thus, the MSI-X Vector allocations we give to the
# UnifiedPF aren't inherited by any Virtual Functions.  As a result we can
# provision many more Virtual Functions than we can if the UnifiedPF were
# one of PF0-3.
# All of the below PCI-E parameters are actually stored in various *_init.txt
# files.  We include them below essentially as comments.
# For PF0-3 we assign 8 vectors each for NIC Ingress Queues of the associated
# ports 0-3.
# For PF4, the Unified PF, we give it an MSI-X Table Size as outlined above.
# For PF5-6 we assign enough MSI-X Vectors to support FCoE and iSCSI
# storage applications across all four possible ports.
# Additionally, since the UnifiedPF isn't one of the per-port Physical
# Functions, we give the UnifiedPF and the PF0-3 Physical Functions
# different PCI Device IDs which will allow Unified and Per-Port Drivers
# to directly select the type of Physical Function to which they wish to be
# attached.
# Note that the actual values used for the PCI-E Intelectual Property will be
# 1 less than those below since that's the way it "counts" things.  For
# readability, we use the number we actually mean ...
# PF0_INT = 8
# NCPUS
# PF1_INT = 8
# NCPUS
# PF2_INT = 8
# NCPUS
# PF3_INT = 8
# NCPUS
# PF0_3_INT = 32
# PF0_INT + PF1_INT + PF2_INT + PF3_INT
# PF4_INT = 128
# NMSIX_UNIFIED
# PF5_INT = 32
# NMSIX_STORAGE
# PF6_INT = 32
# NMSIX_STORAGE
# PF7_INT = 0
# Nothing Assigned
# PF4_7_INT = 192
# PF4_INT + PF5_INT + PF6_INT + PF7_INT
# PF0_7_INT = 224
# PF0_3_INT + PF4_7_INT
# With the above we can get 17 VFs/PF0-3 (limited by 336 MPS TCAM entries)
# but we'll lower that to 16 to make our total 64 and a nice power of 2 ...
# NVF = 16
# Some OS Drivers manage all application functions for all ports via PF4.
# Thus we need to provide a large number of resources here.  For Egress
# Queues we need to account for both TX Queues as well as Free List Queues
# (because the host is responsible for producing Free List Buffers for the
# hardware to consume).
[function "4"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 34
# NVI_UNIFIED
rssnsecret = 16
# all 16 table entries to PF 4
rssnvi = 32
niqflint = 170
# NFLIQ_UNIFIED + NLFIQ_WD
nethctrl = 100
# NETHCTRL_UNIFIED + NETHCTRL_WD
neq = 256
# NEQ_UNIFIED + NEQ_WD
nexactf = 256
# NMPSTCAM_UNIFIED
nrawf = 2
nqpcq = 12288
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nclip = 384
# number of clip region entries
nfilter = 368
# number of filter region entries
nserver = 128
# number of server region entries
nhash = 16384
# number of hash region entries
protocol = nic_vm, ofld, rddp, rdmac, iscsi_initiator_pdu
tp_l2t = 4096
tp_ddp = 1
tp_ddp_iscsi = 1
tp_stag = 5
tp_pbl = 34
tp_rq = 10
# The following function, 1023, is not an actual PCIE function but is used to
# configure and reserve firmware internal resources that come from the global
# resource pool.
[function "1023"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 4
# NVI_UNIFIED
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nexactf = 8
# NPORTS + DCBX +
nfilter = 16
# number of filter region entries
# For Virtual functions, we only allow NIC functionality and we only allow
# access to one port (1 << PF).  Note that because of limitations in the
# Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
# and GTS registers, the number of Ingress and Egress Queues must be a power
# of 2.
[function "0/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "1/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "2/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "3/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "4/*"]
# NVF
wx_caps = 0x82
# DMAQ | VF
r_caps = 0x86
# DMAQ | VF | PORT
nvi = 1
# 1 port
rssnvi = 1
niqflint = 11
# 8 "Queue Sets" + CIQ + FWEVTQ + FWDINTRQ 
nethctrl = 8
# 8 "Queue Sets"
neq = 16
# 8 "Queue Sets" * 2
nexactf = 4
cmask = all
# access to all channels
pmask = all 
# access to all ports
nqpcq = 78
protocol = ofld, rdmac
# MPS features a 196608 bytes ingress buffer that is used for ingress buffering
# for packets from the wire as well as the loopback path of the L2 switch. The
# folling params control how the buffer memory is distributed and the L2 flow
# control settings:
# bg_mem:
%-age of mem to use for port/buffer group
# lpbk_mem:
%-age of port/bg mem to use for loopback
# hwm:
high watermark; bytes available when starting to send pause
frames (in units of 0.1 MTU)
# lwm:
low watermark; bytes remaining when sending 'unpause' frame
(in inuits of 0.1 MTU)
# dwm:
minimum delta between high and low watermark (in units of 100
Bytes)
[port "0"]
dcb = ppp, dcbx
# configure for DCB PPP and enable DCBX offload
dcb_dcbx_protocol = ieee
hwm = 60
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[port "1"]
dcb = ppp, dcbx
dcb_dcbx_protocol = ieee
hwm = 60
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[fini]
version = 0x08000025
checksum = 0x6f4a2d9b
# Total resources used by above allocations:
#   Virtual Interfaces: 104
#   Ingress Queues/w Free Lists and Interrupts: 526
#   Egress Queues: 702
#   MPS TCAM Entries: 336
#   MSI-X Vectors: 736
#   Virtual Functions: 
# Chelsio T5 SMB configuration file.
# Copyright (C) 2010-2017 Chelsio Communications.  All rights reserved.
#   DO NOT MODIFY THIS FILE UNDER ANY CIRCUMSTANCES.  MODIFICATION OF THIS FILE
#   WILL RESULT IN A NON-FUNCTIONAL ADAPTER AND MAY RESULT IN PHYSICAL DAMAGE
#   TO ADAPTERS.
# This file provides the default, power-on configuration for 4-port T5-based
# adapters shipped from the factory.  These defaults are designed to address
# the needs of the vast majority of Terminator customers.  The basic idea is to
# have a default configuration which allows a customer to plug a Terminator
# adapter in and have it work regardless of OS, driver or application except in
# the most unusual and/or demanding customer applications.
# Many of the Terminator resources which are described by this configuration
# are finite.  This requires balancing the configuration/operation needs of
# device drivers across OSes and a large number of customer application.
# Some of the more important resources to allocate and their constaints are:
#  1. Virtual Interfaces: 256.
#  2. Ingress Queues with Free Lists: 1024.
#  3. Egress Queues: 128K.
#  4. MSI-X Vectors: 1088.
#  5. Multi-Port Support (MPS) TCAM: 336 entries to support MAC destination
#     address matching on Ingress Packets.
# Some of the important OS/Driver resource needs are:
#  6. Some OS Drivers will manage all resources through a single Physical
#     Function (currently PF4 but it could be any Physical Function).
#  7. Some OS Drivers will manage different ports and functions (NIC,
#     storage, etc.) on different Physical Functions.  For example, NIC
#     functions for ports 0-3 on PF0-3, FCoE on PF4, iSCSI on PF5, etc.
# Some of the customer application needs which need to be accommodated:
#  8. Some customers will want to support large CPU count systems with
#     good scaling.  Thus, we'll need to accommodate a number of
#     Ingress Queues and MSI-X Vectors to allow up to some number of CPUs
#     to be involved per port and per application function.  For example,
#     in the case where all ports and application functions will be
#     managed via a single Unified PF and we want to accommodate scaling up
#     to 8 CPUs, we would want:
#         4 ports *
#         3 application functions (NIC, FCoE, iSCSI) per port *
#         8 Ingress Queue/MSI-X Vectors per application function
#     for a total of 96 Ingress Queues and MSI-X Vectors on the Unified PF.
#     (Plus a few for Firmware Event Queues, etc.)
#  9. Some customers will want to use PCI-E SR-IOV Capability to allow Virtual
#     Machines to directly access T6 functionality via SR-IOV Virtual Functions
#     and "PCI Device Passthrough" -- this is especially true for the NIC
#     application functionality.
# Global configuration settings.
[global]
rss_glb_config_mode = basicvirtual
rss_glb_config_options = tnlmapen,hashtoeplitz,tnlalllkp
rss_keymode = idxvf_key #Other modes: glb_key, glbvf_key, pfvf_key
# PL_TIMEOUT register
pl_timeout_value = 10000
# the timeout value in units of us
# The following Scatter Gather Engine (SGE) settings assume a 4KB Host
# Page Size and a 64B L1 Cache Line Size. It programs the
# EgrStatusPageSize and IngPadBoundary to 64B and the PktShift to 2.
# If a Master PF Driver finds itself on a machine with different
# parameters, then the Master PF Driver is responsible for initializing
# these parameters to appropriate values.
# Notes:
#  1. The Free List Buffer Sizes below are raw and the firmware will
#     round them up to the Ingress Padding Boundary.
#  2. The SGE Timer Values below are expressed below in microseconds.
#     The firmware will convert these values to Core Clock Ticks when
#     it processes the configuration parameters.
reg[0x1008] = 0x40010/0x21c70
# SGE_CONTROL
reg[0x100c] = 0x22222222
# SGE_HOST_PAGE_SIZE
reg[0x10a0] = 0x01040810
# SGE_INGRESS_RX_THRESHOLD
reg[0x1044] = 4096
# SGE_FL_BUFFER_SIZE0
reg[0x1048] = 65536
# SGE_FL_BUFFER_SIZE1
reg[0x104c] = 1536
# SGE_FL_BUFFER_SIZE2
reg[0x1050] = 9024
# SGE_FL_BUFFER_SIZE3
reg[0x1054] = 9216
# SGE_FL_BUFFER_SIZE4
reg[0x1058] = 2048
# SGE_FL_BUFFER_SIZE5
reg[0x105c] = 128
# SGE_FL_BUFFER_SIZE6
reg[0x1060] = 8192
# SGE_FL_BUFFER_SIZE7
reg[0x1064] = 16384
# SGE_FL_BUFFER_SIZE8
reg[0x10a4] = 0x00280000/0x3ffc0000 # SGE_DBFIFO_STATUS
reg[0x1118] = 0x00002800/0x00003c00 # SGE_DBFIFO_STATUS2
reg[0x10a8] = 0x402000/0x402000
# SGE_DOORBELL_CONTROL
# SGE_THROTTLE_CONTROL
bar2throttlecount = 500
# bar2throttlecount in us
sge_timer_value = 5, 10, 20, 50, 100, 200 # SGE_TIMER_VALUE* in usecs
reg[0x1124] = 0x00000400/0x00000400 # SGE_CONTROL2, enable VFIFO; if
# SGE_VFIFO_SIZE is not set, then
# firmware will set it up in function
# of number of egress queues used
reg[0x1130] = 0x00d5ffeb
# SGE_DBP_FETCH_THRESHOLD, fetch
# threshold set to queue depth
# minus 128-entries for FL and HP
# queues, and 0xfff for LP which
# prompts the firmware to set it up
# in function of egress queues
# used
reg[0x113c] = 0x0002ffc0
# SGE_VFIFO_SIZE, set to 0x2ffc0 which
# prompts the firmware to set it up in
# function of number of egress queues
# used 
# enable TP_OUT_CONFIG.IPIDSPLITMODE
reg[0x7d04] = 0x00010000/0x00010000
# disable TP_PARA_REG3.RxFragEn
reg[0x7d6c] = 0x00000000/0x00007000
# enable TP_PARA_REG6.EnableCSnd
reg[0x7d78] = 0x00000400/0x00000000
# TP_SHIFT_CNT - set SYN shift count to 4 for quicker connect timeouts
reg[0x7dc0] = 0x042f8849
# TP_SHIFT_CNT
# TP_VLAN_PRI_MAP to select filter tuples and enable ServerSram
# filter control: compact, fcoemask
# server sram   : srvrsram
# filter tuples : fragmentation, mpshittype, macmatch, ethertype,
  protocol, tos, vlan, vnic_id, port, fcoe
# valid filterModes are described the Terminator 5 Data Book
filterMode = mpshittype, macmatch, protocol, vnic_id, port
# filter tuples enforced in LE active region (equal to or subset of filterMode)
filterMask = protocol
# Percentage of dynamic memory (in either the EDRAM or external MEM)
# to use for TP RX payload
tp_pmrx = 20
# TP RX payload page size
tp_pmrx_pagesize = 64K
# TP number of RX channels
tp_nrxch = 0
# 0 (auto) = 1
# Percentage of dynamic memory (in either the EDRAM or external MEM)
# to use for TP TX payload
tp_pmtx = 30
# TP TX payload page size
tp_pmtx_pagesize = 64K
# TP number of TX channels
tp_ntxch = 0
# 0 (auto) = equal number of ports
# TP OFLD MTUs
tp_mtus = 88, 256, 512, 576, 808, 1024, 1280, 1488, 1500, 2002, 2048, 4096, 4352, 8192, 9000, 9600
# TP TCP hardware stack tuning
tp_tcptuning = cluster
# wan, lan or cluster
# TP_GLOBAL_CONFIG
reg[0x7d08] = 0x00000800/0x00000800 # set IssFromCplEnable
# TP_PC_CONFIG
reg[0x7d48] = 0x00000000/0x00000400 # clear EnableFLMError
# TP_PARA_REG0
reg[0x7d60] = 0x06000000/0x07000000 # set InitCWND to 6
# ULPRX iSCSI Page Sizes
reg[0x19168] = 0x04020100 # 64K, 16K, 8K and 4K
# MC configuration
mc_mode_brc[0] = 1
# mc0 - 1: enable BRC, 0: enable RBC
mc_mode_brc[1] = 1
# mc1 - 1: enable BRC, 0: enable RBC
# ULP_TX_CONFIG
reg[0x8dc0] = 0x00000004/0x00000004 # Enable more error msg for ...
    # TPT error.
# Some "definitions" to make the rest of this a bit more readable.  We support
# 4 ports, 3 functions (NIC, FCoE and iSCSI), scaling up to 8 "CPU Queue Sets"
# per function per port ...
# NMSIX = 1088
# available MSI-X Vectors
# NVI = 128
# available Virtual Interfaces
# NMPSTCAM = 336
# MPS TCAM entries
# NPORTS = 4
# ports
# NCPUS = 8
# CPUs we want to support scalably
# NFUNCS = 3
# functions per port (NIC, FCoE, iSCSI)
# RSSNSECRET = 16
# available 320b entries in rss secret table
# Breakdown of Virtual Interface/Queue/Interrupt resources for the "Unified
# PF" which many OS Drivers will use to manage most or all functions.
# Each Ingress Queue can use one MSI-X interrupt but some Ingress Queues can
# use Forwarded Interrupt Ingress Queues.  For these latter, an Ingress Queue
# would be created and the Queue ID of a Forwarded Interrupt Ingress Queue
# will be specified as the "Ingress Queue Asynchronous Destination Index."
# Thus, the number of MSI-X Vectors assigned to the Unified PF will be less
# than or equal to the number of Ingress Queues ...
# NVI_NIC = 4
# NIC access to NPORTS
# NFLIQ_NIC = 32
# NIC Ingress Queues with Free Lists
# NETHCTRL_NIC = 32
# NIC Ethernet Control/TX Queues
# NEQ_NIC = 64
# NIC Egress Queues (FL, ETHCTRL/TX)
# NMPSTCAM_NIC = 16
# NIC MPS TCAM Entries (NPORTS*4)
# NMSIX_NIC = 32
# NIC MSI-X Interrupt Vectors (FLIQ)
# NVI_OFLD = 0
# Offload uses NIC function to access ports
# NFLIQ_OFLD = 16
# Offload Ingress Queues with Free Lists
# NETHCTRL_OFLD = 0
# Offload Ethernet Control/TX Queues
# NEQ_OFLD = 16
# Offload Egress Queues (FL)
# NMPSTCAM_OFLD = 0
# Offload MPS TCAM Entries (uses NIC's)
# NMSIX_OFLD = 16
# Offload MSI-X Interrupt Vectors (FLIQ)
# NVI_RDMA = 0
# RDMA uses NIC function to access ports
# NFLIQ_RDMA = 4
# RDMA Ingress Queues with Free Lists
# NETHCTRL_RDMA = 0
# RDMA Ethernet Control/TX Queues
# NEQ_RDMA = 4
# RDMA Egress Queues (FL)
# NMPSTCAM_RDMA = 0
# RDMA MPS TCAM Entries (uses NIC's)
# NMSIX_RDMA = 4
# RDMA MSI-X Interrupt Vectors (FLIQ)
# NEQ_WD = 128
# Wire Direct TX Queues and FLs
# NETHCTRL_WD = 64
# Wire Direct TX Queues
# NFLIQ_WD = 64
# Wire Direct Ingress Queues with Free Lists
# NVI_ISCSI = 4
# ISCSI access to NPORTS
# NFLIQ_ISCSI = 4
# ISCSI Ingress Queues with Free Lists
# NETHCTRL_ISCSI = 0
# ISCSI Ethernet Control/TX Queues
# NEQ_ISCSI = 4
# ISCSI Egress Queues (FL)
# NMPSTCAM_ISCSI = 4
# ISCSI MPS TCAM Entries (NPORTS)
# NMSIX_ISCSI = 4
# ISCSI MSI-X Interrupt Vectors (FLIQ)
# NVI_FCOE = 4
# FCOE access to NPORTS
# NFLIQ_FCOE = 34
# FCOE Ingress Queues with Free Lists
# NETHCTRL_FCOE = 32
# FCOE Ethernet Control/TX Queues
# NEQ_FCOE = 66
# FCOE Egress Queues (FL)
# NMPSTCAM_FCOE = 32 
# FCOE MPS TCAM Entries (NPORTS)
# NMSIX_FCOE = 34
# FCOE MSI-X Interrupt Vectors (FLIQ)
# Two extra Ingress Queues per function for Firmware Events and Forwarded
# Interrupts, and two extra interrupts per function for Firmware Events (or a
# Forwarded Interrupt Queue) and General Interrupts per function.
# NFLIQ_EXTRA = 6
# "extra" Ingress Queues 2*NFUNCS (Firmware and
#   Forwarded Interrupts
# NMSIX_EXTRA = 6
# extra interrupts 2*NFUNCS (Firmware and
#   General Interrupts
# Microsoft HyperV resources.  The HyperV Virtual Ingress Queues will have
# their interrupts forwarded to another set of Forwarded Interrupt Queues.
# NVI_HYPERV = 16
# VMs we want to support
# NVIIQ_HYPERV = 2
# Virtual Ingress Queues with Free Lists per VM
# NFLIQ_HYPERV = 40
# VIQs + NCPUS Forwarded Interrupt Queues
# NEQ_HYPERV = 32
# VIQs Free Lists
# NMPSTCAM_HYPERV = 16
# MPS TCAM Entries (NVI_HYPERV)
# NMSIX_HYPERV = 8
# NCPUS Forwarded Interrupt Queues
# Adding all of the above Unified PF resource needs together: (NIC + OFLD +
# RDMA + ISCSI + FCOE + EXTRA + HYPERV)
# NVI_UNIFIED = 28
# NFLIQ_UNIFIED = 106
# NETHCTRL_UNIFIED = 32
# NEQ_UNIFIED = 124
# NMPSTCAM_UNIFIED = 40
# The sum of all the MSI-X resources above is 74 MSI-X Vectors but we'll round
# that up to 128 to make sure the Unified PF doesn't run out of resources.
# NMSIX_UNIFIED = 128
# The Storage PFs could need up to NPORTS*NCPUS + NMSIX_EXTRA MSI-X Vectors
# which is 34 but they're probably safe with 32.
# NMSIX_STORAGE = 32
# Note: The UnifiedPF is PF4 which doesn't have any Virtual Functions
# associated with it.  Thus, the MSI-X Vector allocations we give to the
# UnifiedPF aren't inherited by any Virtual Functions.  As a result we can
# provision many more Virtual Functions than we can if the UnifiedPF were
# one of PF0-3.
# All of the below PCI-E parameters are actually stored in various *_init.txt
# files.  We include them below essentially as comments.
# For PF0-3 we assign 8 vectors each for NIC Ingress Queues of the associated
# ports 0-3.
# For PF4, the Unified PF, we give it an MSI-X Table Size as outlined above.
# For PF5-6 we assign enough MSI-X Vectors to support FCoE and iSCSI
# storage applications across all four possible ports.
# Additionally, since the UnifiedPF isn't one of the per-port Physical
# Functions, we give the UnifiedPF and the PF0-3 Physical Functions
# different PCI Device IDs which will allow Unified and Per-Port Drivers
# to directly select the type of Physical Function to which they wish to be
# attached.
# Note that the actual values used for the PCI-E Intelectual Property will be
# 1 less than those below since that's the way it "counts" things.  For
# readability, we use the number we actually mean ...
# PF0_INT = 8
# NCPUS
# PF1_INT = 8
# NCPUS
# PF2_INT = 8
# NCPUS
# PF3_INT = 8
# NCPUS
# PF0_3_INT = 32
# PF0_INT + PF1_INT + PF2_INT + PF3_INT
# PF4_INT = 128
# NMSIX_UNIFIED
# PF5_INT = 32
# NMSIX_STORAGE
# PF6_INT = 32
# NMSIX_STORAGE
# PF7_INT = 0
# Nothing Assigned
# PF4_7_INT = 192
# PF4_INT + PF5_INT + PF6_INT + PF7_INT
# PF0_7_INT = 224
# PF0_3_INT + PF4_7_INT
# With the above we can get 17 VFs/PF0-3 (limited by 336 MPS TCAM entries)
# but we'll lower that to 16 to make our total 64 and a nice power of 2 ...
# NVF = 16
# Some OS Drivers manage all application functions for all ports via PF4.
# Thus we need to provide a large number of resources here.  For Egress
# Queues we need to account for both TX Queues as well as Free List Queues
# (because the host is responsible for producing Free List Buffers for the
# hardware to consume).
[function "4"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 34
# NVI_UNIFIED
rssnsecret = 16
# all 16 table entries to PF 4
rssnvi = 32
niqflint = 170
# NFLIQ_UNIFIED + NLFIQ_WD
nethctrl = 100
# NETHCTRL_UNIFIED + NETHCTRL_WD
neq = 256
# NEQ_UNIFIED + NEQ_WD
nexactf = 128
# NMPSTCAM_UNIFIED
nqpcq = 12288 
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nclip = 32
# number of clip region entries
nfilter = 368
# number of filter region entries
nserver = 128
# number of server region entries
nhash = 16384
# number of hash region entries
protocol = nic_vm, ofld, rddp, rdmac, iscsi_initiator_pdu
tp_l2t = 4096
tp_ddp = 1
tp_ddp_iscsi = 1
tp_stag = 5 
tp_pbl = 34 
tp_rq = 10
# The following function, 1023, is not an actual PCIE function but is used to
# configure and reserve firmware internal resources that come from the global
# resource pool.
[function "1023"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 4
# NVI_UNIFIED
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nexactf = 8
# NPORTS + DCBX +
nfilter = 16
# number of filter region entries
# For Virtual functions, we only allow NIC functionality and we only allow
# access to one port (1 << PF).  Note that because of limitations in the
# Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
# and GTS registers, the number of Ingress and Egress Queues must be a power
# of 2.
[function "0/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "1/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "2/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "3/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "4/*"]
# NVF
wx_caps = 0x82
# DMAQ | VF
r_caps = 0x86
# DMAQ | VF | PORT
nvi = 1
# 1 port
rssnvi = 1
niqflint = 11
# 8 "Queue Sets" + CIQ + FWEVTQ + FWDINTRQ 
nethctrl = 8
# 8 "Queue Sets"
neq = 16
# 8 "Queue Sets" * 2
nexactf = 4
cmask = all
# access to all channels
pmask = all 
# access to all ports
nqpcq = 78
protocol = ofld, rdmac
# MPS features a 196608 bytes ingress buffer that is used for ingress buffering
# for packets from the wire as well as the loopback path of the L2 switch. The
# folling params control how the buffer memory is distributed and the L2 flow
# control settings:
# bg_mem:
%-age of mem to use for port/buffer group
# lpbk_mem:
%-age of port/bg mem to use for loopback
# hwm:
high watermark; bytes available when starting to send pause
frames (in units of 0.1 MTU)
# lwm:
low watermark; bytes remaining when sending 'unpause' frame
(in inuits of 0.1 MTU)
# dwm:
minimum delta between high and low watermark (in units of 100
Bytes)
[port "0"]
dcb = ppp, dcbx
# configure for DCB PPP and enable DCBX offload
dcb_dcbx_protocol = ieee
bg_mem = 25
lpbk_mem = 25 
hwm = 30
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[port "1"]
dcb = ppp, dcbx
dcb_dcbx_protocol = ieee
bg_mem = 25
lpbk_mem = 25
hwm = 30
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[port "2"]
dcb = ppp, dcbx
dcb_dcbx_protocol = ieee
bg_mem = 25
lpbk_mem = 25
hwm = 30
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[port "3"]
dcb = ppp, dcbx
dcb_dcbx_protocol = ieee
bg_mem = 25
lpbk_mem = 25
hwm = 30
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[fini]
version = 0x08000025
checksum = 0x9cb3a8ce
# Total resources used by above allocations:
#   Virtual Interfaces: 104
#   Ingress Queues/w Free Lists and Interrupts: 526
#   Egress Queues: 702
#   MPS TCAM Entries: 336
#   MSI-X Vectors: 736
#   Virtual Functions: 6
# Chelsio T6 SMB direct configuration file.
# Copyright (C) 2010-2017 Chelsio Communications.  All rights reserved.
#   DO NOT MODIFY THIS FILE UNDER ANY CIRCUMSTANCES.  MODIFICATION OF THIS FILE
#   WILL RESULT IN A NON-FUNCTIONAL ADAPTER AND MAY RESULT IN PHYSICAL DAMAGE
#   TO ADAPTERS.
# This file provides the default, power-on configuration for 2-port T6-based
# adapters shipped from the factory.  These defaults are designed to address
# the needs of the vast majority of Terminator customers.  The basic idea is to
# have a default configuration which allows a customer to plug a Terminator
# adapter in and have it work regardless of OS, driver or application except in
# the most unusual and/or demanding customer applications.
# Many of the Terminator resources which are described by this configuration
# are finite.  This requires balancing the configuration/operation needs of
# device drivers across OSes and a large number of customer application.
# Some of the more important resources to allocate and their constaints are:
#  1. Virtual Interfaces: 256.
#  2. Ingress Queues with Free Lists: 1024.
#  3. Egress Queues: 128K.
#  4. MSI-X Vectors: 1088.
#  5. Multi-Port Support (MPS) TCAM: 336 entries to support MAC destination
#     address matching on Ingress Packets.
# Some of the important OS/Driver resource needs are:
#  6. Some OS Drivers will manage all resources through a single Physical
#     Function (currently PF4 but it could be any Physical Function).
#  7. Some OS Drivers will manage different ports and functions (NIC,
#     storage, etc.) on different Physical Functions.  For example, NIC
#     functions for ports 0-1 on PF0-3, FCoE on PF4, iSCSI on PF5, etc.
# Some of the customer application needs which need to be accommodated:
#  8. Some customers will want to support large CPU count systems with
#     good scaling.  Thus, we'll need to accommodate a number of
#     Ingress Queues and MSI-X Vectors to allow up to some number of CPUs
#     to be involved per port and per application function.  For example,
#     in the case where all ports and application functions will be
#     managed via a single Unified PF and we want to accommodate scaling up
#     to 8 CPUs, we would want:
#         4 ports *
#         3 application functions (NIC, FCoE, iSCSI) per port *
#         16 Ingress Queue/MSI-X Vectors per application function
#     for a total of 96 Ingress Queues and MSI-X Vectors on the Unified PF.
#     (Plus a few for Firmware Event Queues, etc.)
#  9. Some customers will want to use PCI-E SR-IOV Capability to allow Virtual
#     Machines to directly access T6 functionality via SR-IOV Virtual Functions
#     and "PCI Device Passthrough" -- this is especially true for the NIC
#     application functionality.
# Global configuration settings.
[global]
rss_glb_config_mode = basicvirtual
rss_glb_config_options = tnlmapen,hashtoeplitz,tnlalllkp
rss_keymode = idxvf_key #Other modes: glb_key, glbvf_key, pfvf_key
# PL_TIMEOUT register
pl_timeout_value = 200
# the timeout value in units of us
# The following Scatter Gather Engine (SGE) settings assume a 4KB Host
# Page Size and a 64B L1 Cache Line Size. It programs the
# EgrStatusPageSize and IngPadBoundary to 64B and the PktShift to 2.
# If a Master PF Driver finds itself on a machine with different
# parameters, then the Master PF Driver is responsible for initializing
# these parameters to appropriate values.
# Notes:
#  1. The Free List Buffer Sizes below are raw and the firmware will
#     round them up to the Ingress Padding Boundary.
#  2. The SGE Timer Values below are expressed below in microseconds.
#     The firmware will convert these values to Core Clock Ticks when
#     it processes the configuration parameters.
reg[0x1008] = 0x40800/0x21c70
# SGE_CONTROL
reg[0x100c] = 0x22222222
# SGE_HOST_PAGE_SIZE
reg[0x10a0] = 0x01040810
# SGE_INGRESS_RX_THRESHOLD
reg[0x1044] = 4096
# SGE_FL_BUFFER_SIZE0
reg[0x1048] = 65536
# SGE_FL_BUFFER_SIZE1
reg[0x104c] = 1536
# SGE_FL_BUFFER_SIZE2
reg[0x1050] = 9024
# SGE_FL_BUFFER_SIZE3
reg[0x1054] = 9216
# SGE_FL_BUFFER_SIZE4
reg[0x1058] = 2048
# SGE_FL_BUFFER_SIZE5
reg[0x105c] = 128
# SGE_FL_BUFFER_SIZE6
reg[0x1060] = 8192
# SGE_FL_BUFFER_SIZE7
reg[0x1064] = 16384
# SGE_FL_BUFFER_SIZE8
sge_timer_value = 5, 10, 20, 50, 100, 200 # SGE_TIMER_VALUE* in usecs
reg[0x10c4] = 0x20000000/0x20000000 # GK_CONTROL, enable 5th thread
# enable TP_OUT_CONFIG.IPIDSPLITMODE
reg[0x7d04] = 0x00010000/0x00010000
# TP_SHIFT_CNT - set SYN shift count to 4 for quicker connect timeouts
reg[0x7dc0] = 0x042f8849
# TP_SHIFT_CNT
#Tick granularities in kbps
tsch_ticks = 100000, 10000, 1000, 10
# TP_VLAN_PRI_MAP to select filter tuples and enable ServerSram
# filter control: compact, fcoemask
# server sram   : srvrsram
# filter tuples : fragmentation, mpshittype, macmatch, ethertype,
  protocol, tos, vlan, vnic_id, port, fcoe
# valid filterModes are described the Terminator 5 Data Book
filterMode = fcoemask, fragmentation, mpshittype, macmatch, protocol, tos, port, fcoe
# filter tuples enforced in LE active region (equal to or subset of filterMode)
filterMask = protocol, fcoe
# Percentage of dynamic memory (in either the EDRAM or external MEM)
# to use for TP RX payload
tp_pmrx = 20
# TP RX payload page size
tp_pmrx_pagesize = 64K
# TP number of RX channels
tp_nrxch = 0
# 0 (auto) = 1
# Percentage of dynamic memory (in either the EDRAM or external MEM)
# to use for TP TX payload
tp_pmtx = 30
# TP TX payload page size
tp_pmtx_pagesize = 64K
# TP number of TX channels
tp_ntxch = 0
# 0 (auto) = equal number of ports
# TP OFLD MTUs
tp_mtus = 88, 256, 512, 576, 808, 1024, 1280, 1488, 1500, 2002, 2048, 4096, 4352, 8192, 9000, 9600
# enable TP_OUT_CONFIG.IPIDSPLITMODE and CRXPKTENC
reg[0x7d04] = 0x00010008/0x00010008
# TP TCP hardware stack tuning
tp_tcptuning = cluster
# wan, lan or cluster
# TP_GLOBAL_CONFIG
reg[0x7d08] = 0x00000800/0x00000800 # set IssFromCplEnable
# TP_PC_CONFIG
reg[0x7d48] = 0x00000000/0x00000400 # clear EnableFLMError
# TP_PARA_REG0
reg[0x7d60] = 0x06000000/0x07000000 # set InitCWND to 6
# LE_DB_CONFIG
reg[0x19c04] = 0x00000000/0x00440000 # LE Server SRAM disabled
     # LE IPv4 compression disabled 
# LE_DB_HASH_CONFIG
reg[0x19c28] = 0x00800000/0x01f00000 # LE Hash bucket size 8
# ULP_TX_CONFIG
reg[0x8dc0] = 0x00000004/0x00000004 # Enable more error msg for ...
    # TPT error.
# ULP_RX_MISC_FEATURE_ENABLE
#reg[0x1925c] = 0x01003400/0x01003400 # iscsi tag pi bit
                                             # Enable offset decrement after ...
     # PI extraction and before DDP
     # ulp insert pi source info in DIF
     # iscsi_eff_offset_en
#Enable iscsi completion moderation feature
reg[0x1925c] = 0x000041c0/0x000031c0
# Enable offset decrement after
# PI extraction and before DDP.
# ulp insert pi source info in
# DIF.
# Enable iscsi hdr cmd mode.
# iscsi force cmd mode.
# Enable iscsi cmp mode.
# HMA configuration
hma_size = 96
# Size (in MBs) of host memory expected
hma_regions = stag,pbl,rq
# What all regions to place in host memory
# Some "definitions" to make the rest of this a bit more readable.  We support
# 4 ports, 3 functions (NIC, FCoE and iSCSI), scaling up to 8 "CPU Queue Sets"
# per function per port ...
# NMSIX = 1088
# available MSI-X Vectors
# NVI = 256
# available Virtual Interfaces
# NMPSTCAM = 336
# MPS TCAM entries
# NPORTS = 2
# ports
# NCPUS = 16
# CPUs we want to support scalably
# NFUNCS = 3
# functions per port (NIC, FCoE, iSCSI)
# RSSNSECRET = 16
# available 320b entries in rss secret table
# Breakdown of Virtual Interface/Queue/Interrupt resources for the "Unified
# PF" which many OS Drivers will use to manage most or all functions.
# Each Ingress Queue can use one MSI-X interrupt but some Ingress Queues can
# use Forwarded Interrupt Ingress Queues.  For these latter, an Ingress Queue
# would be created and the Queue ID of a Forwarded Interrupt Ingress Queue
# will be specified as the "Ingress Queue Asynchronous Destination Index."
# Thus, the number of MSI-X Vectors assigned to the Unified PF will be less
# than or equal to the number of Ingress Queues ...
# NVI_NIC = 4
# NIC access to NPORTS
# NFLIQ_NIC = 32
# NIC Ingress Queues with Free Lists
# NETHCTRL_NIC = 32
# NIC Ethernet Control/TX Queues
# NEQ_NIC = 64
# NIC Egress Queues (FL, ETHCTRL/TX)
# NMPSTCAM_NIC = 16
# NIC MPS TCAM Entries (NPORTS*4)
# NMSIX_NIC = 32
# NIC MSI-X Interrupt Vectors (FLIQ)
# NVI_OFLD = 0
# Offload uses NIC function to access ports
# NFLIQ_OFLD = 16
# Offload Ingress Queues with Free Lists
# NETHCTRL_OFLD = 0
# Offload Ethernet Control/TX Queues
# NEQ_OFLD = 16
# Offload Egress Queues (FL)
# NMPSTCAM_OFLD = 0
# Offload MPS TCAM Entries (uses NIC's)
# NMSIX_OFLD = 16
# Offload MSI-X Interrupt Vectors (FLIQ)
# NVI_RDMA = 0
# RDMA uses NIC function to access ports
# NFLIQ_RDMA = 4
# RDMA Ingress Queues with Free Lists
# NETHCTRL_RDMA = 0
# RDMA Ethernet Control/TX Queues
# NEQ_RDMA = 4
# RDMA Egress Queues (FL)
# NMPSTCAM_RDMA = 0
# RDMA MPS TCAM Entries (uses NIC's)
# NMSIX_RDMA = 4
# RDMA MSI-X Interrupt Vectors (FLIQ)
# NEQ_WD = 128
# Wire Direct TX Queues and FLs
# NETHCTRL_WD = 64
# Wire Direct TX Queues
# NFLIQ_WD = 64
# Wire Direct Ingress Queues with Free Lists
# NVI_ISCSI = 4
# ISCSI access to NPORTS
# NFLIQ_ISCSI = 4
# ISCSI Ingress Queues with Free Lists
# NETHCTRL_ISCSI = 0
# ISCSI Ethernet Control/TX Queues
# NEQ_ISCSI = 4
# ISCSI Egress Queues (FL)
# NMPSTCAM_ISCSI = 4
# ISCSI MPS TCAM Entries (NPORTS)
# NMSIX_ISCSI = 4
# ISCSI MSI-X Interrupt Vectors (FLIQ)
# NVI_FCOE = 4
# FCOE access to NPORTS
# NFLIQ_FCOE = 34
# FCOE Ingress Queues with Free Lists
# NETHCTRL_FCOE = 32
# FCOE Ethernet Control/TX Queues
# NEQ_FCOE = 66
# FCOE Egress Queues (FL)
# NMPSTCAM_FCOE = 32 
# FCOE MPS TCAM Entries (NPORTS)
# NMSIX_FCOE = 34
# FCOE MSI-X Interrupt Vectors (FLIQ)
# Two extra Ingress Queues per function for Firmware Events and Forwarded
# Interrupts, and two extra interrupts per function for Firmware Events (or a
# Forwarded Interrupt Queue) and General Interrupts per function.
# NFLIQ_EXTRA = 6
# "extra" Ingress Queues 2*NFUNCS (Firmware and
#   Forwarded Interrupts
# NMSIX_EXTRA = 6
# extra interrupts 2*NFUNCS (Firmware and
#   General Interrupts
# Microsoft HyperV resources.  The HyperV Virtual Ingress Queues will have
# their interrupts forwarded to another set of Forwarded Interrupt Queues.
# NVI_HYPERV = 16
# VMs we want to support
# NVIIQ_HYPERV = 2
# Virtual Ingress Queues with Free Lists per VM
# NFLIQ_HYPERV = 40
# VIQs + NCPUS Forwarded Interrupt Queues
# NEQ_HYPERV = 32
# VIQs Free Lists
# NMPSTCAM_HYPERV = 16
# MPS TCAM Entries (NVI_HYPERV)
# NMSIX_HYPERV = 8
# NCPUS Forwarded Interrupt Queues
# Adding all of the above Unified PF resource needs together: (NIC + OFLD +
# RDMA + ISCSI + FCOE + EXTRA + HYPERV)
# NVI_UNIFIED = 28
# NFLIQ_UNIFIED = 106
# NETHCTRL_UNIFIED = 32
# NEQ_UNIFIED = 124
# NMPSTCAM_UNIFIED = 40
# The sum of all the MSI-X resources above is 74 MSI-X Vectors but we'll round
# that up to 128 to make sure the Unified PF doesn't run out of resources.
# NMSIX_UNIFIED = 128
# The Storage PFs could need up to NPORTS*NCPUS + NMSIX_EXTRA MSI-X Vectors
# which is 34 but they're probably safe with 32.
# NMSIX_STORAGE = 32
# Note: The UnifiedPF is PF4 which doesn't have any Virtual Functions
# associated with it.  Thus, the MSI-X Vector allocations we give to the
# UnifiedPF aren't inherited by any Virtual Functions.  As a result we can
# provision many more Virtual Functions than we can if the UnifiedPF were
# one of PF0-3.
# All of the below PCI-E parameters are actually stored in various *_init.txt
# files.  We include them below essentially as comments.
# For PF0-3 we assign 8 vectors each for NIC Ingress Queues of the associated
# ports 0-3.
# For PF4, the Unified PF, we give it an MSI-X Table Size as outlined above.
# For PF5-6 we assign enough MSI-X Vectors to support FCoE and iSCSI
# storage applications across all four possible ports.
# Additionally, since the UnifiedPF isn't one of the per-port Physical
# Functions, we give the UnifiedPF and the PF0-3 Physical Functions
# different PCI Device IDs which will allow Unified and Per-Port Drivers
# to directly select the type of Physical Function to which they wish to be
# attached.
# Note that the actual values used for the PCI-E Intelectual Property will be
# 1 less than those below since that's the way it "counts" things.  For
# readability, we use the number we actually mean ...
# PF0_INT = 8
# NCPUS
# PF1_INT = 8
# NCPUS
# PF2_INT = 8
# NCPUS
# PF3_INT = 8
# NCPUS
# PF0_3_INT = 32
# PF0_INT + PF1_INT + PF2_INT + PF3_INT
# PF4_INT = 128
# NMSIX_UNIFIED
# PF5_INT = 32
# NMSIX_STORAGE
# PF6_INT = 32
# NMSIX_STORAGE
# PF7_INT = 0
# Nothing Assigned
# PF4_7_INT = 192
# PF4_INT + PF5_INT + PF6_INT + PF7_INT
# PF0_7_INT = 224
# PF0_3_INT + PF4_7_INT
# With the above we can get 17 VFs/PF0-3 (limited by 336 MPS TCAM entries)
# but we'll lower that to 16 to make our total 64 and a nice power of 2 ...
# NVF = 16
# Some OS Drivers manage all application functions for all ports via PF4.
# Thus we need to provide a large number of resources here.  For Egress
# Queues we need to account for both TX Queues as well as Free List Queues
# (because the host is responsible for producing Free List Buffers for the
# hardware to consume).
[function "4"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 34
# NVI_UNIFIED
rssnsecret = 16
# all 16 table entries to PF 4
rssnvi = 32
niqflint = 170
# NFLIQ_UNIFIED + NLFIQ_WD
nethctrl = 100
# NETHCTRL_UNIFIED + NETHCTRL_WD
neq = 256
# NEQ_UNIFIED + NEQ_WD
nexactf = 256
# NMPSTCAM_UNIFIED
nrawf = 2
nqpcq = 12288
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nclip = 384
# number of clip region entries
nfilter = 368
# number of filter region entries
nserver = 128
# number of server region entries
nhash = 14336
# number of hash region entries
protocol = nic_vm, ofld, rddp, rdmac, iscsi_initiator_pdu
tp_l2t = 4096
tp_ddp = 1
tp_ddp_iscsi = 1
tp_stag = 5
tp_pbl = 34
tp_rq = 10
[function "6"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 4
# NPORTS
niqflint = 34
# NPORTS*NCPUS + NMSIX_EXTRA
nethctrl = 32
# NPORTS*NCPUS
neq = 66
# NPORTS*NCPUS * 2 (FL, ETHCTRL/TX) + 2 (EXTRA)
nexactf = 32
# NPORTS + adding 28 exact entries for FCoE
# which is OK since < MIN(SUM PF0..3, PF4)
# and we never load PF0..3 and PF4 concurrently
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nhash = 2048
tp_l2t = 4
protocol = fcoe_initiator
tp_ddp = 2
fcoe_nfcf = 16
fcoe_nvnp = 32
fcoe_nssn = 1024
# The following function, 1023, is not an actual PCIE function but is used to
# configure and reserve firmware internal resources that come from the global
# resource pool.
[function "1023"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 4
# NVI_UNIFIED
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nexactf = 8
# NPORTS + DCBX +
nfilter = 16
# number of filter region entries
# For Virtual functions, we only allow NIC functionality and we only allow
# access to one port (1 << PF).  Note that because of limitations in the
# Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
# and GTS registers, the number of Ingress and Egress Queues must be a power
# of 2.
[function "0/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "1/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "2/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "3/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "4/*"]
# NVF
wx_caps = 0x82
# DMAQ | VF
r_caps = 0x86
# DMAQ | VF | PORT
nvi = 1
# 1 port
rssnvi = 1
niqflint = 11
# 8 "Queue Sets" + CIQ + FWEVTQ + FWDINTRQ 
nethctrl = 8
# 8 "Queue Sets"
neq = 16
# 8 "Queue Sets" * 2
nexactf = 4
cmask = all
# access to all channels
pmask = all 
# access to all ports
nqpcq = 78
protocol = ofld, rdmac
# MPS features a 196608 bytes ingress buffer that is used for ingress buffering
# for packets from the wire as well as the loopback path of the L2 switch. The
# folling params control how the buffer memory is distributed and the L2 flow
# control settings:
# bg_mem:
%-age of mem to use for port/buffer group
# lpbk_mem:
%-age of port/bg mem to use for loopback
# hwm:
high watermark; bytes available when starting to send pause
frames (in units of 0.1 MTU)
# lwm:
low watermark; bytes remaining when sending 'unpause' frame
(in inuits of 0.1 MTU)
# dwm:
minimum delta between high and low watermark (in units of 100
Bytes)
[port "0"]
dcb = ppp, dcbx
# configure for DCB PPP and enable DCBX offload
dcb_dcbx_protocol = auto
hwm = 60
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[port "1"]
dcb = ppp, dcbx
dcb_dcbx_protocol = auto
hwm = 60
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[fini]
version = 0x08000025
checksum = 0x7632c817
# Total resources used by above allocations:
#   Virtual Interfaces: 104
#   Ingress Queues/w Free Lists and Interrupts: 526
#   Egress Queues: 702
#   MPS TCAM Entries: 336
#   MSI-X Vectors: 736
#   Virtual Functions: 64
# Chelsio T5 SMB configuration file.
# Copyright (C) 2010-2017 Chelsio Communications.  All rights reserved.
#   DO NOT MODIFY THIS FILE UNDER ANY CIRCUMSTANCES.  MODIFICATION OF THIS FILE
#   WILL RESULT IN A NON-FUNCTIONAL ADAPTER AND MAY RESULT IN PHYSICAL DAMAGE
#   TO ADAPTERS.
# This file provides the default, power-on configuration for 4-port T5-based
# adapters shipped from the factory.  These defaults are designed to address
# the needs of the vast majority of Terminator customers.  The basic idea is to
# have a default configuration which allows a customer to plug a Terminator
# adapter in and have it work regardless of OS, driver or application except in
# the most unusual and/or demanding customer applications.
# Many of the Terminator resources which are described by this configuration
# are finite.  This requires balancing the configuration/operation needs of
# device drivers across OSes and a large number of customer application.
# Some of the more important resources to allocate and their constaints are:
#  1. Virtual Interfaces: 256.
#  2. Ingress Queues with Free Lists: 1024.
#  3. Egress Queues: 128K.
#  4. MSI-X Vectors: 1088.
#  5. Multi-Port Support (MPS) TCAM: 336 entries to support MAC destination
#     address matching on Ingress Packets.
# Some of the important OS/Driver resource needs are:
#  6. Some OS Drivers will manage all resources through a single Physical
#     Function (currently PF4 but it could be any Physical Function).
#  7. Some OS Drivers will manage different ports and functions (NIC,
#     storage, etc.) on different Physical Functions.  For example, NIC
#     functions for ports 0-3 on PF0-3, FCoE on PF4, iSCSI on PF5, etc.
# Some of the customer application needs which need to be accommodated:
#  8. Some customers will want to support large CPU count systems with
#     good scaling.  Thus, we'll need to accommodate a number of
#     Ingress Queues and MSI-X Vectors to allow up to some number of CPUs
#     to be involved per port and per application function.  For example,
#     in the case where all ports and application functions will be
#     managed via a single Unified PF and we want to accommodate scaling up
#     to 8 CPUs, we would want:
#         4 ports *
#         3 application functions (NIC, FCoE, iSCSI) per port *
#         8 Ingress Queue/MSI-X Vectors per application function
#     for a total of 96 Ingress Queues and MSI-X Vectors on the Unified PF.
#     (Plus a few for Firmware Event Queues, etc.)
#  9. Some customers will want to use PCI-E SR-IOV Capability to allow Virtual
#     Machines to directly access T6 functionality via SR-IOV Virtual Functions
#     and "PCI Device Passthrough" -- this is especially true for the NIC
#     application functionality.
# Global configuration settings.
[global]
rss_glb_config_mode = basicvirtual
rss_glb_config_options = tnlmapen,hashtoeplitz,tnlalllkp
rss_keymode = idxvf_key #Other modes: glb_key, glbvf_key, pfvf_key
# PL_TIMEOUT register
pl_timeout_value = 10000
# the timeout value in units of us
# The following Scatter Gather Engine (SGE) settings assume a 4KB Host
# Page Size and a 64B L1 Cache Line Size. It programs the
# EgrStatusPageSize and IngPadBoundary to 64B and the PktShift to 2.
# If a Master PF Driver finds itself on a machine with different
# parameters, then the Master PF Driver is responsible for initializing
# these parameters to appropriate values.
# Notes:
#  1. The Free List Buffer Sizes below are raw and the firmware will
#     round them up to the Ingress Padding Boundary.
#  2. The SGE Timer Values below are expressed below in microseconds.
#     The firmware will convert these values to Core Clock Ticks when
#     it processes the configuration parameters.
reg[0x1008] = 0x40010/0x21c70
# SGE_CONTROL
reg[0x100c] = 0x22222222
# SGE_HOST_PAGE_SIZE
reg[0x10a0] = 0x01040810
# SGE_INGRESS_RX_THRESHOLD
reg[0x1044] = 4096
# SGE_FL_BUFFER_SIZE0
reg[0x1048] = 65536
# SGE_FL_BUFFER_SIZE1
reg[0x104c] = 1536
# SGE_FL_BUFFER_SIZE2
reg[0x1050] = 9024
# SGE_FL_BUFFER_SIZE3
reg[0x1054] = 9216
# SGE_FL_BUFFER_SIZE4
reg[0x1058] = 2048
# SGE_FL_BUFFER_SIZE5
reg[0x105c] = 128
# SGE_FL_BUFFER_SIZE6
reg[0x1060] = 8192
# SGE_FL_BUFFER_SIZE7
reg[0x1064] = 16384
# SGE_FL_BUFFER_SIZE8
reg[0x10a4] = 0x00280000/0x3ffc0000 # SGE_DBFIFO_STATUS
reg[0x1118] = 0x00002800/0x00003c00 # SGE_DBFIFO_STATUS2
reg[0x10a8] = 0x402000/0x402000
# SGE_DOORBELL_CONTROL
# SGE_THROTTLE_CONTROL
bar2throttlecount = 500
# bar2throttlecount in us
sge_timer_value = 5, 10, 20, 50, 100, 200 # SGE_TIMER_VALUE* in usecs
reg[0x1124] = 0x00000400/0x00000400 # SGE_CONTROL2, enable VFIFO; if
# SGE_VFIFO_SIZE is not set, then
# firmware will set it up in function
# of number of egress queues used
reg[0x1130] = 0x00d5ffeb
# SGE_DBP_FETCH_THRESHOLD, fetch
# threshold set to queue depth
# minus 128-entries for FL and HP
# queues, and 0xfff for LP which
# prompts the firmware to set it up
# in function of egress queues
# used
reg[0x113c] = 0x0002ffc0
# SGE_VFIFO_SIZE, set to 0x2ffc0 which
# prompts the firmware to set it up in
# function of number of egress queues
# used 
# enable TP_OUT_CONFIG.IPIDSPLITMODE
reg[0x7d04] = 0x00010000/0x00010000
# disable TP_PARA_REG3.RxFragEn
reg[0x7d6c] = 0x00000000/0x00007000
# enable TP_PARA_REG6.EnableCSnd
reg[0x7d78] = 0x00000400/0x00000000
# TP_SHIFT_CNT - set SYN shift count to 4 for quicker connect timeouts
reg[0x7dc0] = 0x042f8849
# TP_SHIFT_CNT
# TP_VLAN_PRI_MAP to select filter tuples and enable ServerSram
# filter control: compact, fcoemask
# server sram   : srvrsram
# filter tuples : fragmentation, mpshittype, macmatch, ethertype,
  protocol, tos, vlan, vnic_id, port, fcoe
# valid filterModes are described the Terminator 5 Data Book
filterMode = fcoemask, fragmentation, mpshittype, macmatch, protocol, tos, port, fcoe
# filter tuples enforced in LE active region (equal to or subset of filterMode)
filterMask = protocol, fcoe
# Percentage of dynamic memory (in either the EDRAM or external MEM)
# to use for TP RX payload
tp_pmrx = 20
# TP RX payload page size
tp_pmrx_pagesize = 64K
# TP number of RX channels
tp_nrxch = 0
# 0 (auto) = 1
# Percentage of dynamic memory (in either the EDRAM or external MEM)
# to use for TP TX payload
tp_pmtx = 30
# TP TX payload page size
tp_pmtx_pagesize = 64K
# TP number of TX channels
tp_ntxch = 0
# 0 (auto) = equal number of ports
# TP OFLD MTUs
tp_mtus = 88, 256, 512, 576, 808, 1024, 1280, 1488, 1500, 2002, 2048, 4096, 4352, 8192, 9000, 9600
# TP TCP hardware stack tuning
tp_tcptuning = cluster
# wan, lan or cluster
# TP_GLOBAL_CONFIG
reg[0x7d08] = 0x00000800/0x00000800 # set IssFromCplEnable
# TP_PC_CONFIG
reg[0x7d48] = 0x00000000/0x00000400 # clear EnableFLMError
# TP_PARA_REG0
reg[0x7d60] = 0x06000000/0x07000000 # set InitCWND to 6
# ULPRX iSCSI Page Sizes
reg[0x19168] = 0x04020100 # 64K, 16K, 8K and 4K
# MC configuration
mc_mode_brc[0] = 1
# mc0 - 1: enable BRC, 0: enable RBC
mc_mode_brc[1] = 1
# mc1 - 1: enable BRC, 0: enable RBC
# ULP_TX_CONFIG
reg[0x8dc0] = 0x00000004/0x00000004 # Enable more error msg for ...
    # TPT error.
# Some "definitions" to make the rest of this a bit more readable.  We support
# 4 ports, 3 functions (NIC, FCoE and iSCSI), scaling up to 8 "CPU Queue Sets"
# per function per port ...
# NMSIX = 1088
# available MSI-X Vectors
# NVI = 128
# available Virtual Interfaces
# NMPSTCAM = 336
# MPS TCAM entries
# NPORTS = 4
# ports
# NCPUS = 8
# CPUs we want to support scalably
# NFUNCS = 3
# functions per port (NIC, FCoE, iSCSI)
# RSSNSECRET = 16
# available 320b entries in rss secret table
# Breakdown of Virtual Interface/Queue/Interrupt resources for the "Unified
# PF" which many OS Drivers will use to manage most or all functions.
# Each Ingress Queue can use one MSI-X interrupt but some Ingress Queues can
# use Forwarded Interrupt Ingress Queues.  For these latter, an Ingress Queue
# would be created and the Queue ID of a Forwarded Interrupt Ingress Queue
# will be specified as the "Ingress Queue Asynchronous Destination Index."
# Thus, the number of MSI-X Vectors assigned to the Unified PF will be less
# than or equal to the number of Ingress Queues ...
# NVI_NIC = 4
# NIC access to NPORTS
# NFLIQ_NIC = 32
# NIC Ingress Queues with Free Lists
# NETHCTRL_NIC = 32
# NIC Ethernet Control/TX Queues
# NEQ_NIC = 64
# NIC Egress Queues (FL, ETHCTRL/TX)
# NMPSTCAM_NIC = 16
# NIC MPS TCAM Entries (NPORTS*4)
# NMSIX_NIC = 32
# NIC MSI-X Interrupt Vectors (FLIQ)
# NVI_OFLD = 0
# Offload uses NIC function to access ports
# NFLIQ_OFLD = 16
# Offload Ingress Queues with Free Lists
# NETHCTRL_OFLD = 0
# Offload Ethernet Control/TX Queues
# NEQ_OFLD = 16
# Offload Egress Queues (FL)
# NMPSTCAM_OFLD = 0
# Offload MPS TCAM Entries (uses NIC's)
# NMSIX_OFLD = 16
# Offload MSI-X Interrupt Vectors (FLIQ)
# NVI_RDMA = 0
# RDMA uses NIC function to access ports
# NFLIQ_RDMA = 4
# RDMA Ingress Queues with Free Lists
# NETHCTRL_RDMA = 0
# RDMA Ethernet Control/TX Queues
# NEQ_RDMA = 4
# RDMA Egress Queues (FL)
# NMPSTCAM_RDMA = 0
# RDMA MPS TCAM Entries (uses NIC's)
# NMSIX_RDMA = 4
# RDMA MSI-X Interrupt Vectors (FLIQ)
# NEQ_WD = 128
# Wire Direct TX Queues and FLs
# NETHCTRL_WD = 64
# Wire Direct TX Queues
# NFLIQ_WD = 64
# Wire Direct Ingress Queues with Free Lists
# NVI_ISCSI = 4
# ISCSI access to NPORTS
# NFLIQ_ISCSI = 4
# ISCSI Ingress Queues with Free Lists
# NETHCTRL_ISCSI = 0
# ISCSI Ethernet Control/TX Queues
# NEQ_ISCSI = 4
# ISCSI Egress Queues (FL)
# NMPSTCAM_ISCSI = 4
# ISCSI MPS TCAM Entries (NPORTS)
# NMSIX_ISCSI = 4
# ISCSI MSI-X Interrupt Vectors (FLIQ)
# NVI_FCOE = 4
# FCOE access to NPORTS
# NFLIQ_FCOE = 34
# FCOE Ingress Queues with Free Lists
# NETHCTRL_FCOE = 32
# FCOE Ethernet Control/TX Queues
# NEQ_FCOE = 66
# FCOE Egress Queues (FL)
# NMPSTCAM_FCOE = 32 
# FCOE MPS TCAM Entries (NPORTS)
# NMSIX_FCOE = 34
# FCOE MSI-X Interrupt Vectors (FLIQ)
# Two extra Ingress Queues per function for Firmware Events and Forwarded
# Interrupts, and two extra interrupts per function for Firmware Events (or a
# Forwarded Interrupt Queue) and General Interrupts per function.
# NFLIQ_EXTRA = 6
# "extra" Ingress Queues 2*NFUNCS (Firmware and
#   Forwarded Interrupts
# NMSIX_EXTRA = 6
# extra interrupts 2*NFUNCS (Firmware and
#   General Interrupts
# Microsoft HyperV resources.  The HyperV Virtual Ingress Queues will have
# their interrupts forwarded to another set of Forwarded Interrupt Queues.
# NVI_HYPERV = 16
# VMs we want to support
# NVIIQ_HYPERV = 2
# Virtual Ingress Queues with Free Lists per VM
# NFLIQ_HYPERV = 40
# VIQs + NCPUS Forwarded Interrupt Queues
# NEQ_HYPERV = 32
# VIQs Free Lists
# NMPSTCAM_HYPERV = 16
# MPS TCAM Entries (NVI_HYPERV)
# NMSIX_HYPERV = 8
# NCPUS Forwarded Interrupt Queues
# Adding all of the above Unified PF resource needs together: (NIC + OFLD +
# RDMA + ISCSI + FCOE + EXTRA + HYPERV)
# NVI_UNIFIED = 28
# NFLIQ_UNIFIED = 106
# NETHCTRL_UNIFIED = 32
# NEQ_UNIFIED = 124
# NMPSTCAM_UNIFIED = 40
# The sum of all the MSI-X resources above is 74 MSI-X Vectors but we'll round
# that up to 128 to make sure the Unified PF doesn't run out of resources.
# NMSIX_UNIFIED = 128
# The Storage PFs could need up to NPORTS*NCPUS + NMSIX_EXTRA MSI-X Vectors
# which is 34 but they're probably safe with 32.
# NMSIX_STORAGE = 32
# Note: The UnifiedPF is PF4 which doesn't have any Virtual Functions
# associated with it.  Thus, the MSI-X Vector allocations we give to the
# UnifiedPF aren't inherited by any Virtual Functions.  As a result we can
# provision many more Virtual Functions than we can if the UnifiedPF were
# one of PF0-3.
# All of the below PCI-E parameters are actually stored in various *_init.txt
# files.  We include them below essentially as comments.
# For PF0-3 we assign 8 vectors each for NIC Ingress Queues of the associated
# ports 0-3.
# For PF4, the Unified PF, we give it an MSI-X Table Size as outlined above.
# For PF5-6 we assign enough MSI-X Vectors to support FCoE and iSCSI
# storage applications across all four possible ports.
# Additionally, since the UnifiedPF isn't one of the per-port Physical
# Functions, we give the UnifiedPF and the PF0-3 Physical Functions
# different PCI Device IDs which will allow Unified and Per-Port Drivers
# to directly select the type of Physical Function to which they wish to be
# attached.
# Note that the actual values used for the PCI-E Intelectual Property will be
# 1 less than those below since that's the way it "counts" things.  For
# readability, we use the number we actually mean ...
# PF0_INT = 8
# NCPUS
# PF1_INT = 8
# NCPUS
# PF2_INT = 8
# NCPUS
# PF3_INT = 8
# NCPUS
# PF0_3_INT = 32
# PF0_INT + PF1_INT + PF2_INT + PF3_INT
# PF4_INT = 128
# NMSIX_UNIFIED
# PF5_INT = 32
# NMSIX_STORAGE
# PF6_INT = 32
# NMSIX_STORAGE
# PF7_INT = 0
# Nothing Assigned
# PF4_7_INT = 192
# PF4_INT + PF5_INT + PF6_INT + PF7_INT
# PF0_7_INT = 224
# PF0_3_INT + PF4_7_INT
# With the above we can get 17 VFs/PF0-3 (limited by 336 MPS TCAM entries)
# but we'll lower that to 16 to make our total 64 and a nice power of 2 ...
# NVF = 16
# Some OS Drivers manage all application functions for all ports via PF4.
# Thus we need to provide a large number of resources here.  For Egress
# Queues we need to account for both TX Queues as well as Free List Queues
# (because the host is responsible for producing Free List Buffers for the
# hardware to consume).
[function "4"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 34
# NVI_UNIFIED
rssnsecret = 16
# all 16 table entries to PF 4
rssnvi = 32
niqflint = 170
# NFLIQ_UNIFIED + NLFIQ_WD
nethctrl = 100
# NETHCTRL_UNIFIED + NETHCTRL_WD
neq = 256
# NEQ_UNIFIED + NEQ_WD
nexactf = 128
# NMPSTCAM_UNIFIED
nqpcq = 12288 
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nclip = 32
# number of clip region entries
nfilter = 368
# number of filter region entries
nserver = 128
# number of server region entries
nhash = 14336
# number of hash region entries
protocol = nic_vm, ofld, rddp, rdmac, iscsi_initiator_pdu
tp_l2t = 4096
tp_ddp = 1
tp_ddp_iscsi = 1
tp_stag = 5 
tp_pbl = 34 
tp_rq = 10
[function "6"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 4
# NPORTS
niqflint = 34
# NPORTS*NCPUS + NMSIX_EXTRA
nethctrl = 32
# NPORTS*NCPUS
neq = 66
# NPORTS*NCPUS * 2 (FL, ETHCTRL/TX) + 2 (EXTRA)
nexactf = 32
# NPORTS + adding 28 exact entries for FCoE
# which is OK since < MIN(SUM PF0..3, PF4)
# and we never load PF0..3 and PF4 concurrently
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nhash = 2048
tp_l2t = 4
protocol = fcoe_initiator
tp_ddp = 2
fcoe_nfcf = 16
fcoe_nvnp = 32
fcoe_nssn = 1024
# The following function, 1023, is not an actual PCIE function but is used to
# configure and reserve firmware internal resources that come from the global
# resource pool.
[function "1023"]
wx_caps = all
# write/execute permissions for all commands
r_caps = all
# read permissions for all commands
nvi = 4
# NVI_UNIFIED
cmask = all
# access to all channels
pmask = all
# access to all four ports ...
nexactf = 8
# NPORTS + DCBX +
nfilter = 16
# number of filter region entries
# For Virtual functions, we only allow NIC functionality and we only allow
# access to one port (1 << PF).  Note that because of limitations in the
# Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
# and GTS registers, the number of Ingress and Egress Queues must be a power
# of 2.
[function "0/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "1/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "2/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "3/*"]
# NVF
nvi = 1
# 1 port
rssnvi = 0
[function "4/*"]
# NVF
wx_caps = 0x82
# DMAQ | VF
r_caps = 0x86
# DMAQ | VF | PORT
nvi = 1
# 1 port
rssnvi = 1
niqflint = 11
# 8 "Queue Sets" + CIQ + FWEVTQ + FWDINTRQ 
nethctrl = 8
# 8 "Queue Sets"
neq = 16
# 8 "Queue Sets" * 2
nexactf = 4
cmask = all
# access to all channels
pmask = all 
# access to all ports
nqpcq = 78
protocol = ofld, rdmac
# MPS features a 196608 bytes ingress buffer that is used for ingress buffering
# for packets from the wire as well as the loopback path of the L2 switch. The
# folling params control how the buffer memory is distributed and the L2 flow
# control settings:
# bg_mem:
%-age of mem to use for port/buffer group
# lpbk_mem:
%-age of port/bg mem to use for loopback
# hwm:
high watermark; bytes available when starting to send pause
frames (in units of 0.1 MTU)
# lwm:
low watermark; bytes remaining when sending 'unpause' frame
(in inuits of 0.1 MTU)
# dwm:
minimum delta between high and low watermark (in units of 100
Bytes)
[port "0"]
dcb = ppp, dcbx
# configure for DCB PPP and enable DCBX offload
dcb_dcbx_protocol = auto
bg_mem = 25
lpbk_mem = 25 
hwm = 30
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[port "1"]
dcb = ppp, dcbx
dcb_dcbx_protocol = auto
bg_mem = 25
lpbk_mem = 25
hwm = 30
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[port "2"]
dcb = ppp, dcbx
dcb_dcbx_protocol = auto
bg_mem = 25
lpbk_mem = 25
hwm = 30
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[port "3"]
dcb = ppp, dcbx
dcb_dcbx_protocol = auto
bg_mem = 25
lpbk_mem = 25
hwm = 30
lwm = 15
dwm = 30
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[2] = 3260, socketnum, 5
[fini]
version = 0x08000025
checksum = 0xd24280b8
# Total resources used by above allocations:
#   Virtual Interfaces: 104
#   Ingress Queues/w Free Lists and Interrupts: 526
#   Egress Queues: 702
#   MPS TCAM Entries: 336
#   MSI-X Vectors: 736
#   Virtual Functions: 64
Chelsio FW RUNMEM DEBUG=0 (Built Mon Sep  3 00:58:14 PDT 2018 on vnc4.asicdesigners.com:/home/firmware/cvs/fw-release), Version T6xx 01.15.05.00
-70-78#=
/7 /7@/7`#=
0(70(78#=
'7 '7@'7`#=
0(7@(7H#=
  ##&&)),,//225588;;
@&^ZQ
)"DC*
k)!+, 
d($")
)+ 8*V9
+)!)(!'
d#$"(
&!(dl"
3)2:n
N+29d
d/$"(
g, ,*
k)A,e
,.A0"A1
,2x(\`
w,6|)2y)6{
"2|*!
$6|$6{
d/$")
0(7@(7H#=
#B~+!
R~OD}O`
yOuqO|)\
"%$ %$!%$"%$#
8,Q9*
dB.h@X
dpOd 
<) Eh
Z)V;)V<)V=
+R;+$
*R<*$
)R=)%
(R>(%
"$$ $$!$$"$$#
"$$ $$!$$"$$#
"$$ $$!$$"$$#
(b$$r
'a~"a
2+@nd
.+@o,
q/@nd
Z,@nd
-Doe.1
K/r9.
i.0$(0%,0!
.0$(0%
,08-09
.0$/0%
/0L(0M
-08.09
,08-09
V/0L(0M
za<{a9|a6)"
.0D/0E
.0,(0-
.0@/0A
.0,/0-
/0T(0U
T+0@-0A
)0@+0A
D/0T(0U
@) Eh
U.R:+
s&4l.0A
.-,8}
'r&""
.#,8s
k&$;&%(&%)&&
-%+-&
(!")!
l/ :(
()$()%
f(b:-
@g) ,,
6)T#,
'/$ /$!
UwQY-P
b&%5&$h
,T1,T2
* A& 
+T1+T2
*T5*T6
)T1)T2
(T5(T6
-$h-%5/%*
w'*2}-
.pt.$d-
{(2~*
/01&\H
<'$h'$i'%5'&
-'$h'$i'%5'&
Bk)00
,0D.0E
,0D.0E
bejW+
eG)!7
-!5,1
f6,%5*$h
-0D(0E
Rj(PC
i# A-!"
)D1)D2
F/dX+ 
:)@x*
,0D.0E
+ S- 
`(*l 
*d&+d'
(d()d)
j+0^e
(r#&R
)`=y9
4*0<h
Z*0<+
(0,)0-
)!~/"@
l}b1" 
Rc-A'
Q=-,N-
)+ xd
(  * 
yq^{q[
n-  d
" ("4
h%Oh&#
?_+r4*R
k. v~
.R$,r
Z.d!.d#
j.d;.dC
)d9)dA
)d8)d@+dM
)d!*B
d0\jQY
1/(A)
,%3*%2+%4
BkY*=Y*3
*F~+B~
2Y)'$-
,FO"FN
%\|)R
&40&41
)tS(tR
/tU.tT
-tW,tV
+tX*tY
Z+@(e
, 2- 3
. V/ W
/ X( Y
configuration file parser found additional configuration after [fini]
vnic_id
ethertype
macmatch
mpshittype
fragmentation
srvrsram
fcoemask
compact
pf_vf
outer_vlan
encapsulation
basicvirtual
glb_key
glbvf_key
pfvf_key
idxvf_key
synmapen
syn4tupenipv6
syn2tupenipv6
syn4tupenipv4
syn2tupenipv4
ofdmapen
tnlmapen
tnlalllkp
hashtoeplitz
iscsi
rqudp
cluster
manual
tp_pio
tp_tm_pio
nic_vm
nic_um
nic_um_isgl
nic_hashfilter
rdmac
iscsi_initiator_pdu
iscsi_target_pdu
iscsi_initiator_fofld
iscsi_target_fofld
fcoe_initiator
fcoe_target
pofcoe_initiator
pofcoe_target
iscsi_t10dif
iscsi_initiator_cmdofld
iscsi_target_cmdofld
tlskeys
crypto_lookaside
ipsec_inline
socketnum
an_dis
pdlite_dis
force_pause
an_retry_dis
0123456789abcdefABCDEF
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/
0123456789abcdefghijklmnopqrstuvwxyz
disabled
enabled
protocol
global
function
filterMode
filterMask
vnicMode
rss_glb_config_mode
rss_keymode
rss_glb_config_options
sge_timer_value
tsch_ticks
tp_pmrx
tp_pmrx_pagesize
tp_pmrx_flags
tp_nrxch
tp_pmtx
tp_pmtx_pagesize
hma_size
hma_regions
tp_pmtx_flags
tp_ntxch
tp_mtus
tp_tcptuning
tp_timerres
tp_timervals
tp_backoffvals
tp_pstruct
sched_ioqtx_bp_priority
max_irdord_qp
extended_ird_ord_qp
pl_timeout_value
memfree_config
base_mac_pf
ofld_flags
mc_mode_brc
wx_caps
r_caps
niqflint
nqpcq
tp_srq
nethctrl
ncrypto_lookaside
rssnvi
rssnsecret
nexactf
nrawf
cmask
pmask
nethofld
nroute
nclip
nfilter
nhpfilter
nserver
nhash
tp_l2t
tp_ddp
tp_ddp_iscsi
tp_tls_key
tp_tls_mxrxsize
tp_stag
tp_pbl
tp_rq
iscsi_ntask
iscsi_nsess
iscsi_nconn_per_session
iscsi_ninitiator_instance
iscsi_max_sge
ppm_max_zones
ppm_zone_range0
ppm_zone_range1
ppm_zone_range2
ppm_zone_range3
coiscsi_ntarget
coiscsi_ntask
fcoe_nfcf
fcoe_nvnp
fcoe_nssn
fcoe_nfcb
dcb_app_tlv
dcb_dcbx_protocol
debouncetime
an_aec_time
aec_retry_cnt
version
checksum
SessionType
OFMarker
IFMarker
DataDigest
HeaderDigest
ErrorRecoveryLevel
ImmediateData
DataPDUInOrder
DataSequenceInOrder
InitialR2T
MaxConnections
MaxRecvDataSegmentLength
InitiatorName
InitiatorAlias
DefaultTime2Wait
DefaultTime2Retain
MaxBurstLength
FirstBurstLength
MaxOutstandingR2T
TargetName
TargetAlias
TargetAddress
TargetPortalGroupTag
AuthMethod
SendTargets=All
CHAP_A
CHAP_I
CHAP_C
CHAP_N
CHAP_R
Discovery
Normal
CRC32C
CRC32C,None
None,CRC32C
CHAP,None
None,CHAP
NotUnderstood
Irrelevant
Reject
CHNet 1.00
#=$#<@
zA9hVZ
#2$d0
(@:)@;
<.@n/@o
_h1Dh2
z1A{1W|1 
h!!h#&h$+h%0h&5o)
Rj'PC
d0dd 
)$'.b
-U2."
*00,01
}A_."
(b$"R
S/00)01
f(b:*
(b$$R
d__*P
i(B)."]
.&]-R
](B()"\
*&\)R
.b)-B
.b(-B
wht<+@
zi &p
[g_#c
)0$*"
+0 ,0!
M&0$(0%
+%2*$
w+@E*
%D'*D3
z+r&(R
,R#+Bu
.-,8}
dn_.`
k'r'$B
% =sQ
) z)5
*D[+R
!)@[c
#Ll(0
#<l%0
#Ll(0
od@V.@
, P&l
^eM$c
d1#h2
GhB5c
&R|%R
%\8.P
X)0;+0F
h!Jo%
o"4h%ah&.
%DN%D6%D
Y&$9+ :
%$;%$<
e, /d
&$9) :
%$;%$<
h7Dh8
o9;~18
hD hH
p'$Z'V:'V;)
". Nd
Eh;ph=m
#2=&:
hBXhD_
ZhBRhDY
- /,"
@/ +~
@fLB,"
(%/,R
Z) Xd
~AO+Q
@- Yd
kd@h%&
<* Y+L
Y*@$,R7
e.@(e
*@$)@R
z17{1d
FhAGhB7
hAAhB6
c8#$M
u;)t1&
"-$",@
-R=/R<
($T)B0
'+ t+4X
-2=/2<
|1+2:
+D7+D6
O. t.
Z.t~,t|*t
W*p}~
d Wi!
*0;,0F
oBIhEnhFC
'|8-p
,$;-0
+ ,-0
/ s) t
&'$9+ :
&$;&$<
'$9+ :
&$;&$<
*b7'b4,
E%$0%$1
?#$9( :. E
q1#t(
#tq#t
%$0%$1
#$9* :( E
"d a'b
',H{qF
*.0'h
ih*A)
U*P:+P;
,+Pn,Po
i~* S
)$h.P&$$
.$>#P&
) :* ;
L* n+ o
)d N(!
*t1*t2
+t5+t6
")t9+t5(
&ba)0<
Z[-a~
9*@:+@;
,+@n,@o
a-1/n
P+p2-p3
.p4/p5
(p6)p7
)p8+p9
)t8+0Y
W+P6d
-p<.p=
n) :* ;
<. n/ o
RM/`P
0(0Th
*0Z/`
K\*A)
-08(09
-08(09
L,)1..
-08(09*
G&- h
)F!,F
Y&Rd*
"+1.e
. h-0U
d`S/`
+`!*` 
dE7*`x,
dO:)r
dN[)`
dNH*`
dN5+`
dN"-`
*``)`a
dMl,`P
',rw+`
/R4.B
*R4)B
-R4,B
dO.XP
4g#0}
4T#0}
+24*"
.24-"
+ Y*!
}+ Me
Be2~- %
}, Me
+ Y*!
L* $) R
d1j+ Wn
h19h2
h4;h8@h;Eh<Jh=
)VO+J
,r2+"
&r6)@
`+r7-"
(20%"
(2)."
*)(1~
):*2c
'%)wa
+R$*2
d.R&-2
 (R'&2
*`k,`l-`m
1)i6&
o(2&f
(2$/r
d.2&-r
`(2'$r
(r"#R
)r!$R
(r #R
DhI-#R
%fn"fo$fn"fo%6R"6S$6R
(x!Ly!az!n
)bv$R7
V#T8'T9'T:'V
%k".f +"
h%kh!hh"eh&bh#_
hEyhG.hH
oI%zA"{A
0$"=#"=
0$"=#"=
h2Ph4Mh8J
0("=,"=
hBdhDq
(:S(F
,@V+@W
hD hH
hM$hK!(
hL.hH+hK(
0f \*
* $+ %
* $+ %
" 7h!
h##h$(h%
P. %w
- V+ W
hD hH
hD hH
X5b&'
(R1$"
(R1&"
%6~"6
)6p)6q/6
d@a) 
d0yo4nd0k
& }&D
% ~%D
%(a@-
f$b:sC
4+r!#J
U/P|*
&b!d`
vY"# 
[z3})R
~=]%\
L|J'v
+P={y
+0F,0G
*T.(0
d0ki1
)D?*D>
)$?*$>
&zR#$"
hpd(i
&lpsat
kL4f@E
(7@(7H#=
(7P(7X#=
1111451101      
1111451201      
1111451251      
1111451301      
1111453201      
1111453301      
1111453401      
1111453501      
TAS-A1EH1-8AQ   
SFP28-25G-1M    D|
TR-PY13L-N00    
@QSFP28-100G-2M  
@QSFP28-30-01    
SP7051-RW        
OV00 
#-<Pd
?PbM@$
)& /2
-Jx-&L
*&O/2
/&t-"v
#&r."v
 f!:X
+b},b~
lha\hbI
d_Q$T
d_<$T
md`Nc
-&5(2
-bq,BP
l+Q}e
+,Q~e
f(`P#
#a:(a2
#a3(b
#`#(`l
#`m(`n
H*D,#D--@,
G(FR%BS
,FX'|
:*BF*6
)F?/A
+FE[`
(f!)Qj}
.V/-B
-V0,B
,V1+B
+V2*B
*V3)B
x&R3$2
8(R3)2
Ky"R0*2
&b0"B
&b1"B
s&b2"B
6/Fn&v
&rw+rx(ru
6)rr*m
 "FE"FD"FC
4#E|#E}#E~
)Bc%\
'r4#2
+v9+v8/
&4-+4"
+4N+4*+4++6
+4,+4/+4M
-4W)-
$'%.&%0+%,.&
p&b0#2
.vv,r~
,v~*B
,6()6'
|,6%-2%d
$%2'dQ
&2%'0
'2'/0
*'6%%6&
6(2yd
V%6()6'
-6)-6*
@/!~/%~
*- Hi
P[nofP
3t1](0
0/4x+5)
<,4z*4 *4!,4
)U|)U~.U})U
)BN*2
hauhb|id
", i/
+&l(&g,&i
(a8)m
FCoE DDP failed : ox_id 0x%x rx_id 0x%x
FCoE DDP failed : DdpReport 0x%x DdpValid 0x%x
FC xchg alloc failed: avail %d
FCOE Free: still yielded when freeing...flowc_id %x flowc_flags %x 
PRLI Rsp timedout : flowc_id 0x%x ox_id 0x%x rx_id 0x%x 
hw_bcm5482_cfgmdi[%u] setting type %u
DHCPv6 packet type %u, optslen %u received
Invalid dhcp state %d
Ignore DHCPv6 msg xid %x,  dh6ctxt->xid %x
Error in DHCPv6 options parsing. Ignoring msg, i %d, optslen %d
DHCP failed, statuscode %d. Ignoring advertise
Start DHCPv6 to get the ip address
No dhcp, dhcp state %d, addr state %d
dhcp6_timer_cb: resending DHCP6SOLICIT again
dhcp6_timer_cb: sending DHCP6REQUEST
dhcp6_timer_cb: sending DHCP6RENEW request
dhcp6_timer_cb: sending DHCP6REBIND request
dhcp6_timer_cb: DHCP6REPLY rcvd, state %u
failed to renew/rebind dhcpv6 address
type %x, xid %x, type_xid %x
%08x: %08x %08x %08x %08x
chnet_find_l2t_entry: daddr [%08x], [0x%08x], local network [%d]
chnet find l2tent not valid, 0x%x, idx %u, state 0x%x, retry count %u
chnet l2tent 0x%x, idx %u, refcnt %u
chnet l2tent find err
chnet_find_ip6_l2t_entry: find prefix match [%04x %04x %04x %04x]
No router configured, l2dev_fc->flowc_id 0x%x
chnet_find_ip6_l2t_entry: prefix len 0, directly reach daddr
Router life %u expired. deleting router [%04x %04x %04x %04x]
Using router [%04x %04x %04x %04x] to reach [%04x %04x %04x %04x]
chnet find ip6 l2tent not valid, 0x%x, idx %u, state 0x%x, retry count %u
chnet l2tent %0x, idx %u, refcnt %u
chnet ip6 l2tent find err
set_digest: BP already fc 0x%x flags 0x%x
set_digest: csk 0x%x conn 0x%x state
set_digest: uplsubmode:%x, pgidx:0x%x, val:0x%x buffered 0x%x
set_digest: buf_ll_flush fc 0x%x next_wr 0x%x
no valid l2t entry for reject csk_fc %p
no valid l2t entry for accept csk_fc %p
tgt_conn_wr: flow-id:0x%x type:0x%x is wrong for subop:0x%x
ipv6_addr[0] 0x%x ipv6_addr[1] 0x%x
addr %s port %s tag %s
redirect IPv6 0x%x-0x%x, port %x
redirect IPv4 0x%x, port %x
authenticate_target: Incorrect password
CHAP_C: digest expansion error
CHAP_N: Target userid mismatch
CHAP_R: digest expansion error
rcvd_params: error, len %d
Logout from session [0x%x]
iSCSI Sec-params received have errors!!
Target moved temp. conn %x, sess %x
Login Failed!!. conn_fc [0x%x], sess_fc [0x%x], status_class [0x%x]
Protocol Error cbit %d tbit %d csg %d nsg %d
ofld_rx_data: mem_size: 0x%x, dlen [0x%x], aborting conn 0x%x
netif_ping_timer_cb: l2dev_fc->flowc_id [0x%x], indevctxt 0x%x state [%d] retry_cnt [%d]
netif_ping_timer_cb: l2t_idx %d, del_l2t %d
netif_ping_timer_cb: time 0x%x type %d code %d retval %d
netif_ping_timer_cb: ping_ts 0x%x%x rsp_time 0x%x%x
icmp_l2t_cb: subop %d
icmp_l2t_cb: Invalid subop %d
login_timedout: Breaking path s [0x%x] c [0x%x] csk [0x%x]
recovery_timeout: sess id [0x%x] in logout
foiscsi: Recovery timed out after [%u] retry, bailing out
TCP conn establishment failed %d
data_ddp: itask-id:0x%x, flags:0x%x, dxfer_len:%d, dsent_len:%d
data_ddp: tid [0x%x] error [0x%x]
DDP error [0x%x], aborting connn [0x%x]
rx_data_ddp: Responce recieved for task [0x%x] while invalid task or connection state. task state [0x%x], conn state [0x%x], conn flags [0x%x]
==> received data fc id 0x%x flowc_iconn_flags 0x%x len 0x%x
foiscsi_task NULL, op:0x%x csk_fcid:0x%x csk_state:0x%x tcb_fcid:0x%x, tcb_state:0x%x 
ihdr: Responce recieved for task [0x%x] while invalid task or connection state. task state [0x%x], conn state [0x%x], conn flags [0x%x]
ihdr: Invalid task state 0x%x for task 0x%x, itt [0x%x], opc [0x%x]
iscsi_hdr_rx: abort conn: flags >> 7 [0x%x], hdsglen [0x%x] dsr_dtl [0x%x], max_burst [0x%x]
Max data len exceeded %d > %d
Invalid opcode 0x%x in ctrl path
coiscsi_find_task: task not found tcb_fc id 0x%x itt 0x%x ttt 0x%x
data_ddp: itask-id:0x%x, flags:0x%x, dxfer_len:%d, dsent_len:%d
data_ddp: tid [0x%x] error [0x%x]
DDP error [0x%x], aborting connn [0x%x]
iscsi_cmp: opc:0x%x, in data path
iscsi_cmp: Responce recieved for task [0x%x] while invalid task or connection state. task state [0x%x], conn state [0x%x], conn flags [0x%x]
iscsi_cmp: Invalid task state 0x%x for task 0x%x, itt [0x%x], opc [0x%x]
iscsi_hdr_rx: abort conn: flags >> 7 [0x%x], hdsglen [0x%x] dsr_dtl [0x%x], max_burst [0x%x]
iscsi_cmp: opc:0x%x, in ctrl path
==> received data fc id 0x%x flowc_iconn_flags 0x%x len 0x%x
idata: tid:0x%x, op:0x%x, len:0x%x, seq:0x%x, status:0x%x.
Max data len exceeded %d > %d
Max data len exceeded %d > %d
return_pending_task: no WR itask: id:0x%x, state:0x%x, conn:0x%x, flags:0x%x, conn-id:0x%x, ddp:%d
handler %x, queued %x
return_pending_task: Done sending task error to host
return_pending_task: dequeue task [0x%x], state [0x%x] from tx_list
return_pending_task: all tasks returned, recovery state trans to [0x%x]
process_tx_queue: tx_queue for conn:0x%x stopped, aborting task.
WATCHDOG_dispatch case to avoid: Counter_watchdog %u Counter_sched %u 
WATCHDOG: device shutdown
WATCHDOG: port[%u] pause watchdog timeout
WATCHDOG: bypass timeout
WATCHDOG: FLR - not implemented yet
WATCHDOG: temperature of %dC exceeds threshold of %dC
filter: porgramming tid %u (le tcam index %u)...
wrh_filter: ix %d not multiple of %d
filter: requesting completion...
hw_cim_tsch_ch_cl_rate_max_resolution[%u/%u]: increased deficit_incr from requested %u to required min of %u, rate %u (eff %u) deficit_max %u
hw_cim_tsch_ch_cl_rate_max_resolution[%u/%u]: capped deficit_incr from required %u to %u; rate %u (eff %u) deficit_max %u
Cannot get class [%u/%u] rate/percent %u/%u with configured granularities. Check config file
hw_cim_tsch_ch_cl_rate_percent[%u/%u]: increased deficit_incr from requested %u to required min of %u; rate %u (eff %u)
dcbx_ieee_cmdh[%u] write only permitted on local conf
dcbx_ieee_cmdh[%u] cannot write %u apps (MAX: %u)
dcbx_ieee_cmdh[%u] requesting DCB_IEEE_CMD
dcbx_ieee_cmdh[%u] unknown feature write: %u
dcbx_ieee_cmdh[%u] unknown feature read: %u
cannot allocate offloaded filter connection
cannot allocate offloaded filter IPv6 connection
dispatch_deferred_class_class_shaping[%u:%u]: list_empty
ch_cl_rate[%u/%u]: capped class rate from requested %u to configured (effective) channel rate %u
Cannot get class [%u/%u] rate %u with configured granularities. Check config file
ch_cl_rate[%u/%u]: increased deficit_incr from requested %u to required min of %u; rate %u (eff %u) deficit_max %u
ch_cl_rate[%u/%u]: tick %d/%d, deficit_incr %d, eff %d
pktsched channel %u sets speed (from %u) to %u kbps
dcbx_cee_set_cfg[%u] BWs do not add up to 100!(%u), resetting it to local config
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_LINKUP
dcbx_cee_fea_sm[%u] Feature[%u] SET_LOCAL_PARAMETERS
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_NO_ADVERTISE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_PEER_NOT_ADVERTISE_DCBX
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_PEER_NOT_ADVERTISE_FEATURE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_UPDATE_OPER_VERSION
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_PEER_UPDATE_OPER_VERSION
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_GET_PEER_CFG
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_CFG_NOT_COMPATIBLE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_USE_LOCAL_CFG
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_USE_PEER_CFG
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_FEATURE_DISABLED
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_ERROR_CHANGE
port[%u] link down (%u) (lstatus %#x)
port_hss_sigdet[%u]: hss_sigdet changed to 0x%x
sendto pending: wr_pend %p for port %u, want to send to port %u
port[%u] update (flowcid %u rc %u)
port[%u] speed update: %#x
port[%u] beginning debounce
fc %u vf %u got ivf=0x%x,range: %#x-%#x (%u/%u used)
VI %u cannot get RSS slice: No more slices available (used %u/%u)
pfn %u vfn %u with port mask 0x%x cannot access port %u, ret %d
pfn %u vfn %u could not allocate viid, ret %d
pfn %u vfn %u could map viid  0x%x to flowc, ret %d
pfn %u vfn %u could not allocate uwire func %d mac addr, ret %d
pf %d, vf %d, ERROR exceeded max mac limit %d/%d
pf %d, vf %d, ERROR exceeded max mac limit %d/%d
vi_mac_cmd_handler: raw entry %u del
mii_init[%u]: acaps 0x%x
mii_force_speed[%u]: rcaps 0x%x
mii_pdown[%u]: powerdown en %u
port_set_loopback port %#x current %#x mode %#x
port_cmd_handler: unknown u.dcb.type 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, invalid request, mcaps 0x%x acaps 0x%x rcaps 0x%x
Returning success as the link status update is pending
port[%u:0x%02x:0x%02x]: l1cfg, mcaps %#x acaps %#x rcaps %#x
port[%u]: l1cfg, Fire Code FEC is not supported for 100G, rcaps %#x
port[%u]: l1cfg, FEC is not supported for this speed, rcaps %#x
port[%u]: l1cfg, 50G Link requested with RS FECforcing it to Fire Code FEC, rcaps %#x
port[%u:0x%02x:0x%02x]: l1cfg, mdi issue mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, auto-neg supported only for copper mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, 1G/10G can't be advertised for this port type. mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, cannot force no/multiple speed(s), mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, cannot force multiple fec(s), mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: unknown action 0x%x
port[%u:0x%02x:0x%02x]: unknown read action 0x%x
port_reset[%u]: Resetting port capabilities
cpl_err_notify: tid %u cpl 0x%08x%08x
cpl_err_notify: tid %u cpl 0x%08x%08x 0x%08x%08x
cpl_err_notify: tid %u len %u
FCOE Free: still yielded when freeing...flowc_id %x flowc_flags %x 
FCOE BP WR ERR: WR with cookie %x%x errored back 
abort/close WR with cookie 0x%lx was issued on ssn 0x%x in wrong state 0x%x
abort WR on ssn 0x%x did not find WR with cookie 0x%x%x
close WR with cookie 0x%lx on ssn 0x%x;did not find WR with cookie 0x%lx
abort WR on ssn 0x%x was issued on xchg 0x%x with rx_id 0x%x in wrong state 0x%x
dcbx_apply_app_cfg[%u]: app 0x%x is configured
dcbx_ieee_process[%u] BWs do not add up to 100!(%u), resetting it to local config
WARNING: received App TLV contains more thanFW can handle (max: %u; tlv contains: %u
dcbx_ieee_process[%u] subtype %#x rem_ft_changed %u sm_change %u
dcbx_ieee_process[%u] subtype unknown
[%u] unable to execute internal DCB_IEEE_CMD
dcbx_parse_pkt[%u] error %d
chnet_l2t_update: l2dev_fc [0x%x], l2dev_fc->flowc_id [%u] l2dev_fc->flowc_flags [0x%x], intf [0x%x]
chnet_l2t_update: in delayed_processing, l2tent [%08x]
chnet_l2t_update_cache: l2t ip4 entry not found
chnet_l2t_update_cache: l2t ip6 entry not found
chnet_l2t_update_cache: both ip4 and ip6 addr cannot be null
chnet_l2t_update_cache: l2t entry idx %u, state 0x%x
chnet_l2t_update: l2t_update request sent l2tent [%08x], l2tent->idx [%d], l2tent->vlan [%d]
Could no allocate pcb!! Freeing fcf !!!
vn_parse unknown subcode %u
vn_parse unknown dtype %u
ignoring fip recv for pcb flow:%x in offline state
fip_vn2vn_recv_err 
Could not allocate flowc!!!!
Could not allocate SCB flowc!!!!
Could not find right scb for logo
ignoring fip recv for fcf flow:%x in offline state
Could not find right scb for flogi
port 0x%x, state 0x%x, retry not supported
Flogi resp rcv with unknown xchg ox_id%x sid %2x%2x%2x did %2x%2x%2x
N_PORT 0x%x%x%x rejected PLOGI with reason code %x
ABTS while awaiting PRLI Rsp: flowc_id 0x%x ox_id 0x%x rx_id 0x%x 
ABTS fake Rsp: loc 0x%x ox_id 0x%x rx_id 0x%x
lldp_rx_pkt_handler[%u] drop pre-init (count = %u)
arp_recv: ipid [0x%x], in_addr.addr [0x%x], sip [0x%x], rip [0x%x], arp_op [0x%x]
arp_recv: in_attr.ipv4.addr:0x%x, ahdr.sip:0x%x
chnet_arp_recv: ip conflict detected
chnet_arp_recv: pid [%u], vlan [0x%x], arp op [0x%x], sip [0x%x], rip [0x%x] l2dev_fc->flowc_id %x l2dc->in4_dev.in_addr.addr %x
%x%x%x Recieved LOGO from %x%x%x 
Failed to post xchg err: ssni 0x%x cookie 0x%lx rval %x 
ofld_abort_req_negadv[%u]: wr 0x%08x cpl_abort_req DELIVERED
host_wr[%u]: wr 0x%08x cpl_abort_req status 0x%x
pktsched_cl_rl[%u:%u]: mode | unit | rate 0x%06x min %u max %u pktsize %u
pf %d, vf %d secret key_index %d, VF secret 0x%x
param_chnet[0x%x:0x%x]: chnet 0x%x read %u pf %u ret %d
param_dmaq[0x%x:0x%x]: dmaq 0x%x read %u pf %u ret %d
RSSSECRETKEY: rsssecret tbl base %d, rssnsecret %d
MC[%u] init_state_machine 0x%02x
MC initialization not completing, MC current init state is 0x%02x
Initializing IBM DDR34LMC
DDR init complete, beginning calibration
DDR calibration succeeded
MC[%u] _hw_mc_init_mc
_hw_mc_init_mc: error, ret %d
phy: failed to allocated memory for phy fw file, ret %d
hw_le_filter_ctuple: tuple %u not specified but required for mask 0x%x
hw_tp_tcp_settings_w: timer_rs %uus timestamp_res %uus delayedack_res %uus
hw_tp_tcp_settings_w: dack_timer %uus msl %uus rxt_min,max %u,%uus pers_min,max %u,%uus
hw_tp_tcp_settings_w: keep_idle,intvl %u,%us maxrtt %uus initsrtt %uus finwait2_timer %uus
hw_tp_tcp_settings_w: capping dack_timer from %u to %u
hw_tp_tcp_settings_w: capping msl from %u to %u
hw_tp_tcp_settings_w: capping rxt_min from %u to %u
hw_tp_tcp_settings_w: capping rxt_max from %u to %u
hw_tp_tcp_settings_w: capping pers_min from %u to %u
hw_tp_tcp_settings_w: capping pers_max from %u to %u
hw_tp_tcp_settings_w: capping keep_idle from %u to %u
hw_tp_tcp_settings_w: capping keep_intvl from %u to %u
hw_tp_tcp_settings_w: capping init_srtt_maxrtt from %u to %u
hw_tp_tcp_settings_w: capping init_srtt_initsrtt from %u to %u
hw_tp_tcp_settings_w: capping finwait2_timer from %u to %u
HMA is supported only when external memory is not present
filterMode=%#x illegal: selects %d bits (max %d)
le configuration: nentries %u route %u clip %u filter %u active %u server %u hash %u
le configuration: nentries %u clip %u normal filter %u hi priority filter %u server %u active %u hash %u nserversram %u
hw_sge_queue_base_map[%u]: exceeded number of egress queues, %u
hw_sge_queue_base_map[%u]: exceeded number of ingress queues with freelist and interrupt, %u
hw_sge_queue_base_map[%u]: exceeded number of ingress queues, %u
Error, Total RSS Secret table allocation %d > 16
cf_parse: file memtype 0x%x memaddr 0x%x mapped @ %p:
configured with caps nbm|link 0x%08x switch|nic 0x%08x toe|rdma 0x%08x iscsi|crypto 0x%08x fcoe:0x%x
net VI allocation failed for fc_id %u with error %d
net VI mac address programming failed for fc_id %u with error %d
net VI rxmode programming failed for fc_id %u with error %d
net VI rss indirection table programming for fc_id %u failed with error %d
net VI rss config command failed for fc_id %u with error %d
net VI command failed for fc_id %u with error %d
iscsi edram start %x end %x
foiscsi_init: init_done:%u, foiscsi_ntasks:%u, foiscsi_nsess:%u, ncsock:%u, nsports:%u, foiscsi_ninit:%u, rc:%d
disabling tx %#x rx %#x
port_link_state_handler[%u] powering down
port_link_state_handler[%u] powering up
port_link_state_handler[%u] unknown state (state = %#x)
port_link_state_handler[%u]: Something went terribly wrong. ret = %d
le configuration: hash region too large to enable server sram
le initialization: nentries %u route %u clip %u filter %u active %u server %u hash %u nhpfilter %u
le initialization: nentries %u route %u clip %u filter %u server %u active %u hash %u nserversram %u
hw_tp_init: tcb region (start 0x%08s size %u) must be in first 256MB of MA memory
hw_tp_init: pgmngt region (start 0x%08s size %u) must be in first 256MB of MA memory
hw_tp_init: TP pgmngt initialization did not complete
bufm_init: n %u bufll64int_size 0x%x
bufm_init: not enough memory to allocate internal bufll64 buffers
bufm_init: not enough memory to allocate bufll64 buffers
mem_init_buf: not enough memory to allocate flow buffers
mem_init_buf: not enough memory to allocate tcb_cache (offered %u trying to use %u available %u)
mem_init_extmem: total_size %u, pmtx_size %u, pmrx_size %u, others_size %u
mem_init_extmem: dev.tp.pmtx_start %u, dev.tp.pmtx_size %u
mem_init_extmem: limiting pmtx mem to max half the MC. new pmtx_offset %u, pmtx_size %u
mem_init_extmem: requested size for pmtx %u/0x%x, pmtx offset 0x%x
mem_init_extmem: aligned size for pmtx %u/0x%x, pmtx offset 0x%x
mem_init_extmem: fw_addressable_size %u/0x%x, total available to fw %u/0x%x
mem_init: EDC overcommitted by %d bytes
mem_init: not enough memory to allocate flow table
flowc_table 0x%x, size %u
cxcnic_device_init: cxcnic [0x%0x], cxcnic->filter [%0x]
pofcoe init done
port_init[%u] ptype 0x%x
Port[%u]: Unknown SGMII sub-type %#x
Port[%u]: Unknown BT_XFI sub-type %#x
port_init[%u]: port type 0x%x is not supported
mpartition_init: ddp_iscsi 0x%x iscsi_ppod_edram_flag 0x%x
mpartition_init: moved pmrx_start from 0x%08x to 0x%08x to make room for LE HASH and/or TP TCBs
mpartition_init: moved pmrx_start from 0x%08x to 0x%08x (EDRAM)
EQ pfn %u vfn %u: destroying eqid %u with pending WR(s) (num_bytes %u and flags 0x%08x
foiscsi_core_flr: active sess_cnt %d buffered %d
Ah ha...double free ox_id 0x%x, rx_id 0x%x
Host PRLI Response timedout: ox_id 0x%x rx_id 0x%x
FCoE DDP init: fcoe llimit 0x%x, fcoe ulimit 0x%x gbl llimit 0x%x gbl ulimit 0x%x pcbsz %x
FCoE DDP init: fcoe ppod off 0x%x, fcoe st ppod addr 0x%x fcoe num ppods 0x%x
tls_key_start:0x%x, tls_key_size:%d
mpartition_others: start 0x%08x size %u (unused %u), hma %u
mpartition_others: _m:%x _size:%ld dev.tp.tls_key_size:%ld 
mpartition_others: start 0x%08x size %u (unused %u)
cmdh_bye[%u:%u]: Unregistering HMA
pfn %u vfn %u via command
hw_i2c_transaction: Address WRITE operation ndata %u addr_op 0x%x reg 0x%x data[0] 0x%x diff %u, i2cm_op 0x%x failed with err %d
hw_i2c_transaction: ndata %u addr_op 0x%x reg 0x%x diff %u cont %u failed with err %d
hw_i2c_transaction: ndata %u addr_op 0x%x reg 0x%x data[0] 0x%x diff %u dpos %u cont %u failed with err %d
i2c transaction failed to complete
configuration file parser: aec_retry_cnt value %d is not within the allowed limit of 1 to 254.Disabling it.
fec option in config file is deprecated
configuration file parser: an_aec_time value %d is bigger than allowed limit.Changing it to 10000 ms.
Deprecated config option found in config file. Ignoring..
configuration file parser: pl timeout value is too large, changing from %u to %uusecs
extended irdord per qp cannot be more than 65535, using 65535
sched_ioqtx_bp_priority: has %u entries only, requires %u entries
tp_backoff: parsed %d instead of %u entries
tp_timervals: parsed %d instead of %u entries
tp_timerres: parsed %d instead of %u entries
tp_mtus has %u entries only, requires %u entries
tp_mtus[%u] is %u bytes which is not supported
hw_cim_tsch_tick_init: TICK%d, value 0x%x, rate %u kbps
invalid tick granularity %u kbps or granularity val must be < %u, changed to %u
Tick granularities %ukbps
configuration file parser: sge timer value[%d] is too large, changing from %u to %uusecs
filtermask 0x%x is not equal/subset to/of filtermode
config_hma_offset_table: Each region needs to have multiple of 8 pages
config_hma_offset_table[%u:%u]: region[%u]: page_size %u, total size %u, base 0x%x
config_hma_offset_table: HMA table write failed %d
cmdh_hma_cmd: HMA not enabled in the config file (hma_size=X in MBs)
cmdh_hma_cmd: Host memory should be atleast 1MB
cmdh_hma_cmd: page size should be power of 2
cmdh_hma_cmd: Host memory already registered
cmdh_hma_cmd[%u:%u]: mode %d HMA size %u
cmdh_hma_cmd: Only %u regions supported
cmdh_hma_cmd: Only %u pages supported
clip entry deletion failed at pos %u, ret %d
hw_le_clip_handler: removed pos=%u (=idx %u)
hw_le_clip_handler: adding to pos=%u (=idx %u)
phy_init: port %u with the type %u  have ret %d
hw_mac_override_tx_coefficients[%u] lswap 0x%x, lane %d
hw_mac_aec_force_complete[%u] on lanes %#x (sigdet %#x), tx_lanes %#x
hw_mac_mtip_enable[%u]: speed 0x%x, fec 0x%x, an %d
consortium_fec[%u]: local 0x%x, remote 0x%x, negotiated 0x%x
hw_mac_init_port[%u], ptype 0x%x, speed 0x%x, lanes 0x%x, fec 0x%x
hw_mac_link_status[%u] int_cause 0x%x, link_status 0x%x
cx4_cr_module_rx_los[%u]: rx_los changed to %u
II.1.bx dp18[%u] q[%u] %#x %#x %#x %#x min %#x max %#x
II.1.c-d. %#x %#x %#x %#x all  %#x
II.2.b (%#x - %#x + %#x) % 128 = %#x
II.3 inew_1e after limit compute itemp_1e %x, inew_1e %x
II.3. itemp_1e %#x inew_1e %#x inew_1e %d
II.4. set_1e %#x
MC: Errata19 DQS Align calibration FAILED
MC: Errata19 RDCLK Align calibration FAILED
temp2_1e+0x10 = %#x
IV.1. dp18[%u] phase_sel before %#x after %#x, gate_delay %#x
MC errata19 issue1: dp18 %u quad %u
MC errata19 issue2: dp18 %u quad %u
MC errata19 issue3: dp18 %u quad %u
MC errata19 issue4: dp18 %u quad %u
MC calibration FAILED: DFI_INIT_COMPLETE not becoming 0
MC calibration FAILED: DFI_INIT_COMPLETE not becoming 1
MC calibration FAILED: INIT_CAL_COMPLETE not becoming 1
MC calibration FAILED: PC_INIT_CAL_ERROR is 0x%x
DDR init complete, Beginning calibration
MC: Initial Calibration FAILED
MC: Initial Calibration PASSED
MC: Errata19 Task FAILED
MC initialization failed: Didn't get all DP18s locked
MC initialization failed: Didn't get both ADRs locked
MC initialization failed: SLEW_DONE_STATUS never toggled
flr_pfvf_fsm[%u:%u]: unknown state %u
pfn %u PCIE PM_DATA_PMCSR 0x%08x STAT 0x%08x DSTATE 0x%08x
hw pf bitmap 0x%02x
&vfid_bitmap[0] 0x%08x:0x%08x:0x%08x:0x%08x
&vfid_bitmap[4] 0x%08x:0x%08x:0x%08x:0x%08x
after vfid fixup hw pf bitmap 0x%02x
&vfid_bitmap[0] 0x%08x:0x%08x:0x%08x:0x%08x
&vfid_bitmap[4] 0x%08x:0x%08x:0x%08x:0x%08x
timer queue %u lost a tick! next %p last %p nume %u
flr_timer_start: flowc_id %u %p buf %p
MAC: PLLs didn't lock
hw_mc_prep_mc: mc %d, mode %d, density %d, width %d, usable size 0x%x, num_chips %d 
pcie: read from sercfg pcie_ip_ur_maxfunc 0x%x pfbitmap 0x%x
Serial Configuration version: 0x%x VPD version: 0x%x
pcie: npf %u (pfbitmap 0x%02x) nvf %u (pf 0..7 0x%08x%08x) vfstride %u
hw_mac_prep: error, ret %d
hw_mc_set_clk_cfg: force_reset %d, curr_state %d, size %u
MC CLK setting failed: PLL_M_LOCK never toggled
failed to find the %c%c VPD parameter
failed to parse the %c%c VPD parameter
mem_prep: not enough memory to allocate page tables
mem_prep: error, ret %d
failed to successfully find Chelsio VPD
vpd_prep: error, ret %d
sercfg_prep: error, ret %d
log initialized @ 0x%08x size %u (%u entries) fwrev 0x%08x pcie_fw 0x%08x
PI error flowid_len16 0x%x, app_tag 0x%x, ref_tag 0x%x, pisc %04x %04x %04x %04x
flowc %u (SGE eqid %u) (ETHCTRL queue) experienced a PCI DMA READ work request error (inbound queue %u)
flowc %u (SGE eqid %u) experienced an unexpected PCI DMA READ work request error (inbound queue %u)
Encountered SGE flop workaround, Ignore opcode
flowc %u experienced an unexpected PCI DMA READ error (inbound queue %u)
gather_tasks_for_tmf: Invalid type [0x%x], bailing out.
fc_send_alloc_cpl: failed to setup filter ctuple
fcoe_compute_ctuple 0x%x:%x
compute_ctuple(): failed to setup filter ctuple
FCoE FCB linkdown: io_req 0x%x%x iqid 0x%x flowid 0x%x op 0x%x
fcoe notify : Update new DCBX values VI state 0x%x pri 0x%x schedcl 0x%x dcbx_done 0x%x
fcoe notify : FCF flowid 0x%x, ulpch 0x%x 
fcoe notify : FCoE LINKUP: port 0x%x, event 0x%x
fcoe notify : FCoE LINKDOWN: port 0x%x, event 0x%x
fcoe notify : DCBX : port %d state 0x%x pri 0x%x/0x%x cl 0x%x/0x%x ch 0x%x/0x%x
RDEV msg flowc:%x state 0x%x event 0x%x
cancel fcb:%x scb:%x state:%x
FCoE FCF timer: flowc state 0x%x, port 0x%x ,fcf 0x%x, flowc_id 0x%x
hw register operation not completing, reg 0x%08x mask 0x%08x value 0x%08x (reg 0x%08x)
MDIO CL45: failed to set up MMD addr
MDIO: failed to write
MDIO CL45: failed to set up MMD addr
MDIO: failed to read
mii_adv_fc[%u]: rcaps 0x%x
mii_adv_speed[%u]: rcaps 0x%x
DHCPv6 REPLY received state %u
dhcp reply received in wrong state %d
unknown serverid. Ignoring dhcp reply
received reply with different address. ignoring dhcp reply
DHCPv6 ADVERTISE received
dhcp advertise received in wrong state %d
ignoring rcvd advertise preference %u
chnet [%d/%d] free l2t entry: idx %u, refcnt %u
chnet [%d/%d] put l2t entry: idx %u, refcnt %u
chnet [%d/%d] get l2t entry: idx %u, refcnt %u
chnet [%d/%d] l2t alloc l2tent 0x%x, idx %u, refcnt %u
out of atids: max atids: %d
setup_ddp: istask:0x%x, nppod %u, alloc failed %d
pending_csocks: csock: %p tgt_fc: %p idx %u state 0x%x
flow_id [0x%x] history 0x%2x 0x%2x 0x%2x 0x%2x 0x%2x
foiscsi_validate_login_stage: - 1
foiscsi_find_task: task not found tcb_fc id 0x%x itt 0x%x
WATCHDOG: No temperature sensor available.
WATCHDOG: Activating
WATCHDOG - Enable action %u time %u
WATCHDOG - Disable action %u
WATCHDOG: De-activating
dcbx_populate_ctrl code incomplete
rate %u kbps is out of configured granularity ranges min %d kbps - max %d kbps. Using minimum possible granularity %d kbps
Cannot get rate %u with configured granularities. Using lowest possible tick %d
DCBX: sum of rates on all classes must be 100 (actual: %u)
ri_wr_init[%u]: mss %u is not 8-byte aligned
core_program_tcb: tid %#x t_state %#x rcv_adv 0x%08x rcv_scale %#x tx_max %#x rcv_nxt %#x atid %#x
opt0 %#x%x opt2 %#x ipv6 %#x flags_timer 0x%08x
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x%08x pip 0x%08x%08x filter 0x%08x exists @ LE index %u
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x pip 0x%08x filter 0x%08x exists @ LE index %u
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x%08x pip 0x%08x%08x filter 0x%08x
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x pip 0x%08x filter 0x%08x
EQ (freeslist) pfn %u vfn %u: flid_a %u fetch burst max[%u] %u (%u bytes) > 28
IQFLINT pfn %u vfn %u: iqid %u too large (max %u)
IQFLINT pfn %u vfn %u: iqid %u not allocated
IQFLINT pfn %u vfn %u: fl0id %u too large (max %u)
IQFLINT pfn %u vfn %u: fl0id %u not allocated
IQFLINT pfn %u vfn %u: fl1id %u too large (max %u)
IQFLINT pfn %u vfn %u: fl1id %u not allocated
IQFLINT pfn %u vfn %u: fl1id %u is valid but not fl0id %u
IQFLINT pfn %u vfn %u: fl1id %u is valid but header split feature is not enabled
EQ pfn %u vfn %u: creating ETH eqid %u with pending WR(s) (num_bytes %u and flags 0x%08x
EQ pfn %u vfn %u: creating CTRL eqid %u with pending WR(s) (num_bytes %u and flags 0x%08x
EQ pfn %u vfn %u: eqid %u too large (max %u)
EQ pfn %u vfn %u: eqid %u not allocated
missing port caps32 to caps16 translation for %#lx
Cannot get channel rate %u with configured granularities. Check config file
_hw_cim_tsch_ch_rate_percent[%u]: increased deficit_incr from requested %u to required min of %u; rate %u (eff %u)
dcbx_ieee_construct[%u] ets %u pfc %u app %u
dcbx_timeout[%u]
dcbx_control_sm[%u] CONTROL_LINKUP
dcbx_control_sm[%u] CONTROL_UPDATE_DCBX_TLV
dcbx_control_sm[%u] CONTROL_PEER_NOT_ADVERTISE_DCBX
dcbx_control_sm[%u] CONTROL_UPDATE_OPER_VERSION
dcbx_control_sm[%u] CONTROL_PROCESS_PEER_TLV
dcbx_control_sm[%u] CONTROL_ACK_PEER
dcbx_run_version_sm[%u] DCBX_VER_STATE_RUN_IEEE
dcbx_run_version_sm[%u] DCBX_VER_STATE_RUN_CEE
dcbx_run_version_sm[%u] DCBX_VER_STATE_RUN_NONE
MAC failed to resync tx
port[%u] link up (%u) (speed %#x acaps %#x lpcaps %#x)
port_blink_led_restore
port[%u] initializing KR
vi_tcam_raw idx %u mac 0x%04x %08x
port_blink: blinkdur=0x%x blink_refcnt=0x%x
port_blink: 
blink_refcnt=0x%x
port_blink: 
blink_refcnt=0x%x
mii_anrestart[%u]: acaps 0x%x
port_cmd_handler: unknown u.dcb.type 0x%x
missing port caps16 to caps32 translation for %#x
bad FlowC %d on established connection
eth_flowc_handler[0x%x]: flags 0x%08x num_bytes %u schedcl 0x%x -> 0x%x
task_alloc: Out of tasks.
scsi_read: ppod alloc failed, nppod %u
dcbx_ieee_validate[%u] error (oui %#x subtype %#x len %#x)
dcbx_cee_validate[%u] error
vn2vn: port 0x%x did:0x%x%x%x UP
vn2vn: port 0x%x did:0x%x%x%x DOWN
fc_send_alloc_cpl: failed to setup filter ctuple
fcoe_compute_ctuple 0x%x:%x
compute_ctuple(): failed to setup filter ctuple
fcoe_compute_ctuple vlan %x viid %x port %x mps_idx %x
ABTS ACC awaiting PRLI Rsp: flowc_id 0x%x ox_id 0x%x rx_id 0x%x iqid 0x%x
port 0x%x, state 0x%x, command failed retries 0x%x
rx_pkt: max len %d > buf size %d
Got CONN_EXIST for xid:0x%x, tag:0x%x, retrying.
pktsched_ch_rl[%u]: channel rl not available in conjunction with flow shaping
pktsched_ch_rl[%u]: rate %u max %u
pktsched_cl_wrr[%u:%u]: weight %u
eq_params[0x%x:0x%x]: dmaq 0x%x read %u pf %u eqid_api %u ret %d
hw_ma_addr_to_mem_type_off: MA address 0x%08x is not mapped
hw_ma_addr_to_mem_type_off: MA address 0x%08x maps to type %u offset 0x%x
mem_malloc_temp: failed to allocate %u bytes, returning NULL
mem_malloc: failed to allocate %u bytes, returning NULL
le configuration: requested %u tcam entries but only %u available (nfilter %u nserver %u nhpfilter %u
le configuration: tcam regions must have multiple of 64 entries, nfilter %u nhpfilter %u nserver %u
hw_tp_tcp_tunings: tuning for cluster environment
hw_tp_tcp_tunings: tuning for LAN environment
hw_tp_tcp_tunings: tuning for WAN environment
hw_tp_tcp_tunings: manual tuning
_hw_cim_flash_memcpy: memcpyX start
_hw_cim_flash_memcpy: dst 0x%08 offset 0x%08x size %u, width of %u is not supported
_hw_cim_flash_memcpy: memcpyX end
configuration file parser encountered error @ line %u:
fcoe xchg mgr init: Number of exchanges for FCoE is %x
fcoe_l2t_init: No ulptx credit ch:[%u]
fcoe_l2t_init: ch:[%u] l2t_idx [%u]
no l2t entries configured; forcing %u entries, starting at %u
Calculation out of bounds furing init: %#x %#x %#x
le configuration: hash mode requires at least 16 entries, nhash %u
le configuration: hash size %u must be multiple of %u
Adding match-all clip entry @ loc 0x%x/%d
hw_sge_mamem_init: encountered error %d
_hw_tp_pgmngt: tx_page_max %u rx_page_max %u pstructs %u size %u
No space left for pgmngt, Need %uB, available %uB, No offload
mpartition_others_total: mem %u, ddp %u ddp_iscsi %u stag %u pbl %u rq %u rqudp %u -> %u
No space left for pmtx pages, Need %uB, available %uB, No offload
No space left for pmrx pages, Need %uB, available %uB, No offload
_mpartition_banks_mcX: nbanks_pmtx %u (%uMB) nbanks_pmrx %u (%uMB) nbanks_others %u (%uMB) nbanks_fw %u (%uMB)
_mpartition_banks_mc1: nbanks_pmtx %u (%uMB) nbanks_others %u (%uMB) nbanks_fw %u (%uMB)
_mpartition_banks_mc0: nbanks_pmrx %u (%uMB) nbanks_others %u (%uMB)
mem_malloc_internal: failed to allocate %u bytes, returning NULL
hw_edc_bist[%u]: bist_cmd[0x%08x] addr 0x%x len 0x%x
hw_edc_bist[%u]: done, encountered %u errors on first and %u errors on second attempt (%ugbps)
mpartition_pmtx: m 0x%08x size %u, pmtx region already allocated pmtx_start 0x%x, pmtx size 0x%x
mpartition_pmtx: m 0x%08x size %u
mem_init_caches: cache_size %u flowc_buf_tcb_cache_size %u bufll64_cache_size %u
mpartition_pmrx: m 0x%08x size %u
mpartition_banks_mcX: ddp_iscsi 0x%x iscsi_ppod_edram_flag 0x%x
mpartition_banks_mc0: ddp_iscsi 0x%x iscsi_ppod_edram_flag 0x%x
mpartition_edc (no extmem): m 0x%08x size %u
edc overcommited by %dB, 0x%x/0x%x
edc overcommited by %dB, 0x%x/0x%x/%d
mpartition_edc_estimate: hw modules require %d bytes in EDC
Temperature/Voltage Sensor: Core clock %u > %u; capping to stay in compliance with hardware.
foiscsi_core_bye: active sess_cnt %d
hw_mac_aec_complete[%u] on lanes %#x (sigdet %#x), tx_lanes %#x
aec_fsm[%u] : state START (sigdet %#x)
aec_fsm[%u] : Transitioning to TRAINING_LOCAL
aec_fsm[%u] : Transitioning to COEF_STATUS_UPDATE
aec_fsm[%u] : transitioning to TRAINING
aec_fsm[%u] : TRAINING_COMPLETE
aec_fsm[%u] : Local fault while waiting for link status 0x%x : 0x%x
aec_fsm[%u] : Remote fault while waiting for link status 0x%x
aec_fsm[%u] : Remote fault cleared while waiting for link status 0x%x
aec_fsm[%u] : DONE
aec_fsm[%u] timed out training FSM_STATE_0 0x%x, _1 0x%x _2 0x%x _3 0x%x, Link Status 0x%x
aec_fsm[%u] timed out training, Link Status 0x%x
bean_fsm[%u] : state START (count = %u)
bean_fsm[%u] : entering state WAIT_SIGDET
bean_fsm[%u] : entering state BASEP_HANDLE
bean_fsm[%u] : entering state NXP_HANDLE
bean_fsm[%u] : entering state WAIT_COMPLETE
bean_fsm[%u] : entering state EXT_NXP_HANDLE
bean_fsm[%u]: PEER is done with NPs without 25/50G. Entering state WAIT_COMPLETE
bean_fsm[%u]: Didn't receive unformatted next page. Exiting
bean_fsm[%u] : entering state WAIT_FOR_NULL_PAGE
bean_fsm[%u]: PEER is done with NPs. Entering state WAIT_COMPLETE
bean_fsm[%u] : entering state WAIT_COMPLETE
bean_fsm[%u] : IEEE speed 0x%x, FEC remote 0x%x, negotiated 0x%x
bean_fsm[%u] : state DONE
bean_fsm[%u] : FEC local 0x%x, negotiated 0x%x
bean_fsm[%u] : state RESTART1
bean_fsm[%u] : state RESTART2
bean_fsm[%u] : state RESTART3
bean_fsm[%u] TIMEOUT; state %u eth_status %#x bean_status %#x PCS_DEBUG0_RO %#x, AN_STATE 0x%x, hss sigdet %#x retry_cnt %u
port %u negotiated unsupported speed
port[%u] negotiated speed 0x%x, lanes 0x%x:0x%x, fec 0x%x
bean/aec complete (retry: %u)
port[%u] resetting KR
port %u negotiated unsupported speed
port[%u] negotiated speed 0x%x, lanes 0x%x:0x%x, fec 0x%x
bean/aec complete (retry: %u)
MC: GPO 0x%x, RLO 0x%x
pfn %u vfn %u FSM complete
pfn %u vfn %u FSM start
pfn %u vfn %u complete immediate
MC calibration failed 0x%x
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%x > LASTC2E 0x%x
mailbox cmd not yet supported: pfn 0x%x vfn 0x%x; opcode 0x%x
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%x is valid post device init only
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%02x ramask 0x%x cmd ramask 0x%x
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%02x len16 0x%x versus expected len16 0x%x
insufficient caps to process mailbox cmd: pfn 0x%x vfn 0x%x; r_caps 0x%x wx_caps 0x%x required r_caps 0x%x w_caps 0x%x
insufficient caps to process mailbox cmd: pfn 0x%x vfn 0x%x; r_caps 0x%x wx_caps 0x%x required r_caps 0x%x w_caps 0x%x
MC: Taking PHY out of reset (FPGA).
download_sram: error, ret %d
download_tcam: error, ret %d
hw_power_prep: VDD=NONE but VCS=%d
hw_power_prep: unsupported external adjustable power regulators VDD=%d, VCS=%d
hw_power_prep: unsupported VDD=%d
hw_power_prep: unsupported VCS=%d
hw_power_prep: i2c write error, VDD=%d,ret=%d
hw_power_prep: unsupported VDD=%d
hw_power_prep: i2c write error, VCS=%d,ret=%d
hw_power_prep: unsupported VCS=%d
extmem clk mode %d, extmem %u, ref_clk %u
up clk mode %d, ref_clk %u, dev.clk.up %u
clk mode %d, ref_clk %u, dev.clk.core %u
VPD region is too small (SERCFG_SR_PFNVPDSIZE 0x%x)
cf_prep: error, ret %d
port[%u] set PAUSE PARAMS: pppen %u txpe %#x rxpe %#x
loopback buffer group[%u] is disabled
invalid buffer group[%u] configuration: mtu %u lwm %u hwm %u dwm %u
split tcam, enable %d, smac_flag 0x%x, mps.flags 0x%x
tcam split no change in configuration
tcam split configuration error, TCAM not empty. available %d, size %d
add smac feature takes precedence over ring backbone
Setting up TCAM for source and destination MAC addresses
TCAM split config error, TCAM not empty. available %d, size %d
mps_link_up[%u] acaps %#x (802.3 %#x) + lpacaps %#x => %#x
xt_overlay_fatal_error: overlay %u map failed
i2c error caused by module unplug
QSFP module unplug - reinitializing rx_los  to 0xff
gpio_qsfp_module_update: changed rx_los from 0x%x to 0x%x
gpio_qsfp_module_update: changed tx_dis from 0x%x to 0x%x
module[%u]: port module inserted and ready
module[%u]: port module removed
module[%u]: unknown module identifier 0x%02x, gpio_n %d, retry_cnt %d
module[%u]: unknown module identifier 0x%02x
module[%u]: exception cable fec ability of cable 0x%x
module[%u]: unspecified extended compliance code 0x%02x
module[%u]: fec ability of cable 0x%x
module[%u]: Disabling fec (0x%x) as it is not supported by the port
module[%u]: gpio %u vendor id %06x, identifier 0x%02x, SFP28(byte 36/192) 0x%02x, SFP(byte 3/131) 0x%02x, 1G (byte 6) 0x%02x
optical length(byte 15/142) %u, copper cable(byte 8/147) 0x%02x, length(byte 18/146) %u, module_type 0x%02x
port initialization failed
module[%u]: gpio %u vendor id %06x, identifier 0x%02x, SFP28(byte 36/192) 0x%02x, SFP(byte 3/131) 0x%02x, 1G (byte 6) 0x%02x
optical length(byte 15/142) %u, copper cable(byte 8/147) 0x%02x, length(byte 18/146) %u, module_type 0x%02x
hw_gpio_prep: error, ret %d
l2dev_fc [0x%x ] Failed to start timer for ipv4 dad
l2dev_vi_fsm: mb [0x%x], deferred, state [0x%x], port [0x%x]
l2dev_vi_fsm: viid [0x%x] port [0x%x], mac-id [%02x:%02x:%02x:%02x:%02x:%02x]. 
l2dev_vi_fsm: sge_eqid [0x%x], sge_iqid [0x%x], sge_eqcr [0x%x], rss_sz [0x%x]
l2dev_vi_fsm: l2dev_fc->flowc_net_l2dev_mtu [%u], mb_scratch [0x%x], port [0x%x]
l2dev_vi_fsm: viid [%d], vi_fc->flowc_vi_flags [0x%x]
l2dev_vi_fsm: pfn [0x%x], vfn [0x%x], l2dev_fc->flowc_id [0x%x], lport [0x%x], viid [0x%x], flags [0x%x]
l2dev_vi_fsm: Error freeing VI, rc [0x%x]
l2dev_vi_fsm: pid [0x%x], viid [0x%x], mb_loc [0x%x], mb_orig[0x%x], l2dev_flags [0x%x], rc [0x%x]
cpl_tx_pkt: vlanid [0x%x]
icmp checksum:0x%x
%02x %02x %02x %02x %02x %02x
tcp recv, init txq wr failed
net_l2dev_notify: pgid [0x%x], prio [0x%x], ch [0x%x]
chnet_l2dev_up_mb_cb: rc [%d], port [%u], state [%u], cookie [0x%x]
l3in6_dev_config: link local IP not assigned
flowc_id [%u] l2dev_fc [0x%x] already received RA, not sending RS
flowcid [%u] l2dev_fc [0x%x] No IPv6 router
ipv6 preferred addr [%04x %04x %04x %04x] prefix len %u
icmp6 checksum validation failed, or err rcvdignoring icmp6 msg %u, dlen %u
ipv6 tcp recv, init txq wr failed
Invalid data length dlen %u, packet indicates %u bytes
do_icmp_ping6: prefix len 0, directly reach daddr
kd Iz8I
"{+&c
l,P4w
`&D"&D%
*$()`6*`7
)$,(`8)`9
[global]
rss_glb_config_mode=basicvirtual
rss_glb_config_options=tnlmapen,hashtoeplitz,tnlalllkp
pl_timeout_value=200
reg[0x1008]=0x40800/0x21c70
reg[0x100c]=0x22222222
reg[0x10a0]=0x01040810
reg[0x1044]=4096
reg[0x1048]=65536
reg[0x104c]=1536
reg[0x1050]=9024
reg[0x1054]=9216
reg[0x1058]=2048
reg[0x105c]=128
reg[0x1060]=8192
reg[0x1064]=16384
sge_timer_value=5,10,20,50,100,200
reg[0x10c4]=0x20000000/0x20000000
reg[0x7d04]=0x00010000/0x00010000
reg[0x7dc0]=0x0e2f8849
tsch_ticks=100000,10000,1000,10
filterMode=fcoemask,srvrsram,fragmentation,mpshittype,protocol,vlan,port,fcoe
filterMask=protocol,fcoe
tp_pmrx=30
tp_pmrx_pagesize=64K
tp_nrxch=0
tp_pmtx=50
tp_pmtx_pagesize=64K
tp_ntxch=0
tp_mtus=88,256,512,576,808,1024,1280,1488,1500,2002,2048,4096,4352,8192,9000,9600
reg[0x7d04]=0x00010008/0x00010008
reg[0x7d08]=0x00000800/0x00000800
reg[0x7d48]=0x00000000/0x00000400
reg[0x7d60]=0x06000000/0x07000000
reg[0x19168]=0x04020100
reg[0x19c04]=0x00000000/0x00440000
reg[0x19c28]=0x00800000/0x01f00000
reg[0x8dc0]=0x00000104/0x00000104
reg[0x1925c]=0x000041c0/0x000031c0
hma_size=92
hma_regions=stag,pbl,rq
[function"0"]
nvf=16
wx_caps=all
r_caps=all
nvi=1
niqflint=8
nethctrl=8
neq=16
nexactf=8
cmask=all
pmask=0x1
[function"1"]
nvf=16
wx_caps=all
r_caps=all
nvi=1
niqflint=8
nethctrl=8
neq=16
nexactf=8
cmask=all
pmask=0x2
[function"2"]
nvf=16
wx_caps=all
r_caps=all
nvi=1
niqflint=8
nethctrl=8
neq=16
nexactf=8
cmask=all
pmask=0x4
[function"3"]
nvf=16
wx_caps=all
r_caps=all
nvi=1
niqflint=8
nethctrl=8
neq=16
nexactf=8
cmask=all
pmask=0x8
[function"4"]
wx_caps=all
r_caps=all
nvi=28
niqflint=202
nethctrl=116
neq=256
nqpcq=12288
nexactf=40
nrawf=2
cmask=all
pmask=all
nethofld=1024
ncrypto_lookaside=16
nclip=320
nfilter=496
nserver=496
nhash=12288
nhpfilter=64
protocol=nic_vm,ofld,rddp,rdmac,iscsi_initiator_pdu,iscsi_target_pdu,iscsi_t10dif,tlskeys,crypto_lookaside,ipsec_inline
tp_l2t=3072
tp_ddp=2
tp_ddp_iscsi=2
tp_tls_key=3
tp_tls_mxrxsize=17408
tp_stag=2
tp_pbl=5
tp_rq=7
tp_srq=128
[function"5"]
wx_caps=all
r_caps=all
nvi=4
niqflint=34
nethctrl=32
neq=64
nexactf=16
cmask=all
pmask=all
nserver=16
nhash=2048
tp_l2t=1020
nclip=64
protocol=iscsi_initiator_fofld
tp_ddp_iscsi=2
iscsi_ntask=2048
iscsi_nsess=2048
iscsi_nconn_per_session=1
iscsi_ninitiator_instance=64
[function"6"]
wx_caps=all
r_caps=all
nvi=4
niqflint=34
nethctrl=32
neq=66
nexactf=32
cmask=all
pmask=all
nhash=2048
tp_l2t=4
protocol=fcoe_initiator
tp_ddp=2
fcoe_nfcf=16
fcoe_nvnp=32
fcoe_nssn=1024
[function"1023"]
wx_caps=all
r_caps=all
nvi=4
cmask=all
pmask=all
nexactf=8
nfilter=16
[function"0/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=6
nethctrl=4
neq=8
nexactf=4
cmask=all
pmask=0x1
[function"1/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=6
nethctrl=4
neq=8
nexactf=4
cmask=all
pmask=0x2
[function"2/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=6
nethctrl=4
neq=8
nexactf=4
cmask=all
pmask=0x1
[function"3/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=6
nethctrl=4
neq=8
nexactf=4
cmask=all
pmask=0x2
[port"0"]
dcb=ppp,dcbx
hwm=60
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[port"1"]
dcb=ppp,dcbx
hwm=60
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[fini]
version=0x1425001c
checksum=0x64f3def4
[global]
rss_glb_config_mode=basicvirtual
rss_glb_config_options=tnlmapen,hashtoeplitz,tnlalllkp
pl_timeout_value=1000
reg[0x1008]=0x40810/0x21c70
reg[0x100c]=0x22222222
reg[0x10a0]=0x01040810
reg[0x1044]=4096
reg[0x1048]=65536
reg[0x104c]=1536
reg[0x1050]=9024
reg[0x1054]=9216
reg[0x1058]=2048
reg[0x105c]=128
reg[0x1060]=8192
reg[0x1064]=16384
reg[0x10a4]=0xa000a000/0xf000f000
reg[0x10a8]=0x402000/0x402000
sge_timer_value=5,10,20,50,100,200
reg[0x10c4]=0x20000000/0x20000000
reg[0x7d04]=0x00010000/0x00010000
reg[0x7dc0]=0x0e2f8849
tsch_ticks=1000,100,10,1
filterMode=fcoemask,srvrsram,fragmentation,mpshittype,protocol,vlan,port,fcoe
filterMask=protocol,fcoe
tp_pmrx=30
tp_pmrx_pagesize=64K
tp_nrxch=0
tp_pmtx=50
tp_pmtx_pagesize=64K
tp_ntxch=0
tp_mtus=88,256,512,576,808,1024,1280,1488,1500,2002,2048,4096,4352,8192,9000,9600
reg[0x7d04]=0x00010008/0x00010008
reg[0x7d08]=0x00000800/0x00000800
reg[0x7d48]=0x00000000/0x00000400
reg[0x7d60]=0x06000000/0x07000000
reg[0x19168]=0x04020100
reg[0x19c04]=0x00400000/0x00440000
reg[0x19c28]=0x00800000/0x01f00000
reg[0x8dc0]=0x00000104/0x00000104
reg[0x1925c]=0x01003400/0x01003400
[function"0"]
wx_caps=all
r_caps=all
nvi=28
niqflint=170
nethctrl=96
neq=252
nexactf=40
nrawf=2
cmask=all
pmask=all
nethofld=1024
ncrypto_lookaside=32
nclip=32
nfilter=48
nserver=48
nhash=2048
nhpfilter=0
protocol=nic_vm,ofld,rddp,rdmac,iscsi_initiator_pdu,iscsi_target_pdu,iscsi_t10dif,tlskeys,crypto_lookaside
tp_l2t=3072
tp_ddp=2
tp_ddp_iscsi=2
tp_tls_key=3
tp_stag=2
tp_pbl=5
tp_rq=7
tp_srq=128
[function"1"]
wx_caps=all
r_caps=all
nvi=4
niqflint=34
nethctrl=32
neq=64
nexactf=16
cmask=all
pmask=all
nserver=16
nhash=2048
tp_l2t=1020
protocol=iscsi_initiator_fofld
tp_ddp_iscsi=2
iscsi_ntask=2048
iscsi_nsess=2048
iscsi_nconn_per_session=1
iscsi_ninitiator_instance=64
[function"1023"]
wx_caps=all
r_caps=all
nvi=4
cmask=all
pmask=all
nexactf=8
nfilter=16
[function"0/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=4
nethctrl=2
neq=4
nexactf=4
cmask=all
pmask=0x1
[function"1/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=4
nethctrl=2
neq=4
nexactf=4
cmask=all
pmask=0x2
[port"0"]
dcb=ppp,dcbx,b2b
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[port"1"]
dcb=ppp,dcbx,b2b
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[fini]
version=0x1425001d
checksum=0x140937c9
Chelsio FW RUNMEM DEBUG=0 (Built Mon Sep  3 00:38:07 PDT 2018 on vnc4.asicdesigners.com:/home/firmware/cvs/fw-release), Version T5xx 01.15.05.00
sDDD@
0-70-74-78-7<#=
/7 /70#=
0(70(74(78(7<#=
'7 '70#=
(7@(7D(7H(7L#=
  ##&&)),,//225588;;
@&^ZQ
)"DC*
 XS"( 
a0,v9
Ia(!+
 5p-R:
C`$R9
5 )bJ
6`+bI,
P*!()!&
*%=)0
/ 8-"
H0)$;
& ;d`b
',!<+ 
+!))!'
b*!",!$
+!6, 
`0,$;c
 {p)L@
: ( "d
h0* !
E+29d
De)!,e
,-!0/!1
6`+rI,
XI?- 
c0XJQ
:+6|*2y*6{
"2|*!
$6|$6{`
$6|$6{c
)T}*`Pd
q*V c
v$T}c
 #0)M
<0yq|
(7@(7D(7H(7L#=
 A0,B:
C )B9
EVP, 
@b0+&:
Ia+"B
xg(,B
 wp-F
B~?D}?d
y?tq?~)L
)t-)t
-t--t
 A0)B:
"$$ $$!$$"$$#
-pG.pF/pE
7dpKd p/ '
+, 'i
@0($'/
Y>p*!
@s0- 
Rp-2W
z) Eh
a0X{!/0H
H0)tB)v
@0$4')p@-r
.4&+r
,4G+4K
,4F+4J
+4I,4E
 #0,v
 Op-v
h0-tC
 K0,v
`0,tC
hpX~E
 )07.00/04'01
 mpmiT-1
-U2."
X0XIj
'Tl'V
h0-Tl,U
 +00.01
X0Y/W
}A{."
X0Y/)
`0Xz{
.P(0 )
X0XQ^
.T@&V
p-PB*R
<wP+ 
Ia$4',4&
Qeds}
h0X~/
@0(TC
X0+TC
h0X~>c
 J0(F
h0X|Gc
)V;)V<)V=)V>
B0)R;)d
(R<(d
/R=/e
.R>.e
-R?-e
,"Y+"Z("
."Y*"
"-"Z+e
"#$ #$!#$"#$#
"#$ #$!#$"#$#
ipXy(
 ^p)F
'a~"a
5+@nd
u+@nd
-Doe.5
XpXsI
h0XsD)"
X0Xj1
r^P-0l
Rp-"W
h0X~u%6
h0X~g)0Eh
h0X~^c
h0Xqu
sNP"B
7P.0 
/06,04+00-05.01
P.0$+0%
IP.00(01
P(0B)0>,0@.0<-0A/0=
/0$(0%
(0B)0>,0@-0<.0A/0=
,08-09
.0$/0%
/0L(0M
(0I-05.0H,04
-08.09
+0@,0<.0A-0=
`0*< m
,08-09
/0L(0M
Rp-BW
Rp-2W
h0Xz>$&
h0Xz0) Eh
h0Xz&c
Xn;- l
Rp-2W
h0Xl*
 A0+B:
@0(F9
h0Xy*%6
.-,8}
`0Xmy
&4l.0A
`0Xm-
.-,8}
h0-R9
h0XxRc
H)!<,"
`0Xfy
 0,$R
m)$U($V#$W
h0-$U
@b0(F
N,L8|
`0Xe/c
@a0$f
ipXiR
d~o$r
.#,8s
YpX`U
h0XfY
/f#)f"
H0(!=d
ipX]{
h0Xegc
`0Xe[c
`0XXg
YpX]5
`0Xc3
H0.!(e
%wP+ 
`0X]Xd
@0($;c
/!"*!$
> -29
`0XaM
:`-29
Q0XW]* t
`0Xa!
 Y0,29
qC`. v
P( "/ #
^p/!$
"+P) 
FP&$;&%(&%)&&
&%=*0
/%#.%$-%%
`0,%+,&
+$8)%
*$9)2
+%'*%*)&
,%&YU
f&$t&$v-0
(!")!
p0XUk
x0XU`
7`( :
r. v~
*$u+ 
ipXVE
h0X^1c
h0X^ c
i0XQ0
i0XQ*
`0XQ"
[pXPW
h0X]7
U*RI.RH.
U(RI*RH*
h0XQ~
QpXQ^&
QpXQM
x0XQ@
QpXQ3
p0XQ"
`0XO<
p0XO0
QpXO$
p0XN-
 =p(R:
 *bC)bD)
#)bD*bC*
4-ao,
h0XW5
x0/V9
h0XV;
5 / ,
8( ,-!
i* ,(
h0XUKc
`(0 /
00) ,
o* ,)
[0XSSc
`0XR)
ht&.!
J5P"E
h0XOYc
Z0XOQc
/rs.vr
@k0.!
a0XFe
h0XNGc
fWPhA
0#f9c
h0XMyc
`0XMrc
i0XK}c
Y}c'T
6/T#`
6)T#.b
6.T#c
Y0X=k
'.$ .$!
ipXB'
UwQN-P
k0,$!c
r0($!`
Y0XH+
P0*$\/ A
&%5&$h
@0($t
Mc.T.
`0,T1,T2
X0+T5+T6
P0*T0
H0)T4(T-
/ W(T,/T;
`0YsS
&TS+TR
h0XRG(R
ipY(M
ipY(=
* A("
`0,%5
H0)$W
X0+T1+T2
P0*T5*T6
@0(T4/!*,T/
`0,T.
. W/T,.T;
`0X@c
 X5lc
h0XEt
-0A.1
@0(t0
X0+t6
P0*t3
H0)t.
H0)t7
/0W(t,/t;
c0,55,
,0(0A(
.!"* A
 A0-B:
H0)T1)T2
@0(T5(T6
p0.T4-!**T/
P0*T.
+ W-T,+T;
`0Yoo
h0-$W
c0,%5+V
+ t/&
-$h-$f-%5/$d/$g
@0($W
a0Y$N
ipY$G
BpmY%
+Be,!
*pAX;fd
,q"/ph%
 0$td
X0+$6
P0*$0(pW)$,($;
Yk~&pt&$d/
ipY f
h0X>o
p0X<h
/0!(\H
p0X; 
t/01&\H
*08.09
,$`*,e
'$h'$i'%5'&
'$h'$i'%5'&
v-%*,40c
p0.$dc
&TD/P
H0)TE) 
&Tl&V
Jc)00d
`0Yf\"V
&TD/P
H0)TE) 
&Tl&V
Jc)00d
P0)L/
H0/ ", #
h0X8S
 Y0$&
*)!2*"
`0X66(
A0*r9
p0X2J
`0Y`:
Z&TD-r
Y&Tl&V
,0D.0E
`0Y^d
+U5+Ti+Th
#PA*U7
`0Y^"
00&D6
00&D4
x0/D0
W.D,-D;
,0D.0E
h0X0L
h0X0:
X0Yco
`0Y[u
. h-0"~
*0") h
XRP-!5,1
{p,%7|
Q0Y[3
)$$l$&
!0-0D(0E
`0X)#
P0*d )d;/d3+d?
(d:+d>/d2
(d9/d1+d=
(d8+d</d0
}{.TB
7 .d#-d'
a0X(d
h0/PC
7`*PC
h0X+!
* AX'
 5p)R:
00&$W
p0.$d
x0/$t.$h/
6`# A( 
@0(D1(D2
H0)D5)D6
`0,D/
`0,D.
/ W&D,/D;
`0YXc
 10/dX+ 
!0,0D.0E
00&TB
Y0X&7(
`0+PC
a&TCc
h0X(n
h0X*:c
"ehp+ A
 + S- 
i0XmX
/ A, @,d&/d'+ C* B*d(+d)( E) D)d*(d+`
`0YUx
`0,d8+
YUW*lD
`0YUO
`0YUH*lX
YUD*lU
X0Y[H
`0YSi*,N
`0YSe
`0YSTc
)0A/ 
Q0YRG+
@0(D2
H0)D4.0W/D,.D;
Q0YR&
c0,55,
`0X%i
:`'l7
h0X0E(Rd
`0X$!c
 0(,@
)0.+0/
)`=y9
`Yc0d
`0YOO
/03+01.07-06)00
s?/0C.0B-0A*0=
h0X!)
5*0<h
o\/R9
6 *bI
H0)$v
h0}b1" 
/0<. 
n1(b9
YIs- |-
X/5"-6
YpYIP
YpYIM
)!))5"
`0YI 
Y0YHf'%7
YH_) a( b(4
YHA*L
h0X'.
b0YM8
v1n"`
0s!j"q
v!1w!.
P0+$uc
-rd,2I
H%6I/ 
@0%L 
 )0.B:
iK.B9
OrP. v
X0YK>)
.P-r9
'&$ &$!c
*(  ) 
6`/  
{qV|qS
d@) "
'%$ %$!c
h0(0 ,
`0[}C
X0[~-c
P0YE\
`0Yf#
h0Yf.
 Mp%]
P0YDu
YDkd@A
,0XIcd
X0YCY
X0YC;
_g,2I
 UpyQe
'BR-BT
",D%"
h%Ph&#
B0(f}
}/b}j
 #b{#f
!0$f}
8(f~c
x0Y>7
j. v~
XzPdo
X0Y19
+ "* #
# "(R
/d!/d#'d'
P0*d +d%
/d;/dC/dO+d:+dB+dN
)dA)d9)dM(d?*d3
+d@+d8*d2(d>
=)d7(d=*d1
*d0(d<
)d6*2
)d4)2
 J0(dK*dG
*dF(dJ
*dE(dI
A0/4B
 R0(6
X0Y0<
BVP* 
 R0(6
 R0(6
S0(0B
p0(B 
H0*0l
XpY6U
Ip(0l
;wP.@
 A0+B:
Rp-2W
x0Y4I
O&)B9
_bP,0l
d0ijQf
 +0')0&&M
,0#-0"
.ed-tJ
X0+tL
-pH.pI/pJ*pK*
ipY?}
OZ, =-P
`0Y)>
Y0Y);
Y-/Y-%
X0.%3
X0Y>s(
h0YQI
) ^+ _
Q0Y-5
XNO%6
. C- >( ?* A+ B,M
&rqY,}
Y,s'-
90Y,VY,M
rYG3*B~
*F~+B~
c0,F~
`0YP-
`0YP$
fP)BE
YIB'E
X0+FJ+E
(FN-FI.FH*FG,FF
%\|)R
XpY;#,
hpYFm
`pYG,)
`0Y&T
K0*p.
,p/(p,&p+)p-%p*-p&.p'/p(/
*p$,p%(p"
 ;0*A
QpY%K
`0Y%"+
+tS*tR(`
)tU(tT.`
/tW.tV,`
-tX,tY
P0Y,!
`0Y9`,
@YCL-
`0Y$>
`0Y$*
X0XHl*V
2P*@'
YpY"y
9pY&}Y&s(@
PpY";,P
`0YJ~(
`0YJC
, 2- 3
) V* W
* X+ Y
configuration file parser found additional configuration after [fini]
vnic_id
ethertype
macmatch
mpshittype
fragmentation
srvrsram
fcoemask
compact
pf_vf
outer_vlan
basicvirtual
glb_key
glbvf_key
pfvf_key
idxvf_key
synmapen
syn4tupenipv6
syn2tupenipv6
syn4tupenipv4
syn2tupenipv4
ofdmapen
tnlmapen
tnlalllkp
hashtoeplitz
cluster
manual
tp_pio
tp_tm_pio
nic_vm
nic_um
_um_isgl
nic_hashfilter
rdmac
iscsi_initiator_pdu
iscsi_target_pdu
iscsi_initiator_fofld
iscsi_target_fofld
fcoe_initiator
fcoe_target
pofcoe_initiator
pofcoe_target
iscsi_t10dif
iscsi_initiator_cmdofld
iscsi_target_cmdofld
tlskeys
crypto_lookaside
ipsec_inline
socketnum
an_dis
pdlite_dis
force_pause
an_retry_dis
0123456789abcdefABCDEF
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/
0123456789abcdefghijklmnopqrstuvwxyz
disabled
enabled
protocol
global
function
filterMode
filterMask
vnicMode
rss_glb_config_mode
rss_keymode
rss_glb_config_options
sge_timer_value
tp_pmrx
tp_pmrx_pagesize
tp_pmrx_flags
tp_nrxch
tp_pmtx
tp_pmtx_pagesize
tp_ntxch
tp_mtus
tp_tcptuning
tp_timerres
tp_timervals
tp_backoffvals
sched_ioqtx_bp_priority
pcie_ma_rsp_timervalue
max_irdord_qp
extended_ird_ord_qp
pl_timeout_value
memfree_config
base_mac_pf
bar2throttlecount
cpltxdata_memalign
mc_pd
ofld_flags
mc_mode_brc
wx_caps
r_caps
niqflint
nqpcq
nethctrl
rssnvi
rssnsecret
nexactf
nrawf
cmask
pmask
nethofld
nroute
nclip
nfilter
nserver
nhash
tp_l2t
tp_ddp
tp_ddp_iscsi
tp_stag
tp_pbl
tp_rq
iscsi_ntask
iscsi_nsess
iscsi_nconn_per_session
iscsi_ninitiator_instance
iscsi_max_sge
ppm_max_zones
ppm_zone_range0
ppm_zone_range1
ppm_zone_range2
ppm_zone_range3
coiscsi_ntarget
coiscsi_ntask
fcoe_nfcf
fcoe_nvnp
fcoe_nssn
fcoe_nfcb
dcb_app_tlv
dcb_dcbx_protocol
bg_mem
lpbk_mem
debouncetime
an_aec_time
aec_retry_cnt
version
checksum
SessionType
OFMarker
IFMarker
DataDigest
HeaderDigest
ErrorRecoveryLevel
ImmediateData
DataPDUInOrder
DataSequenceInOrder
InitialR2T
MaxConnections
MaxRecvDataSegmentLength
InitiatorName
InitiatorAlias
DefaultTime2Wait
DefaultTime2Retain
MaxBurstLength
FirstBurstLength
MaxOutstandingR2T
TargetName
TargetAlias
TargetAddress
TargetPortalGroupTag
AuthMethod
SendTargets=All
CHAP_A
CHAP_I
CHAP_C
CHAP_N
CHAP_R
Discovery
Normal
CRC32C
CRC32C,None
None,CRC32C
CHAP,None
None,CHAP
NotUnderstood
Irrelevant
Reject
CHNet 1.00
#="#<`
$L1*@
$L1*@
+2 $0
#2$d0
;`w?,)
/ Q' P* 
 3p,d
vp)u4/`
Ia&u4("
;`wO,)
/ Q& P* 
( P) Q* 
) |, 
G( P*!))"
 "p(B
( 6)"
k0,4&c
- 6.!
/41(5
 np/5
-a~+!
 [*Ah
`0,$T%r
 .Q)( 
) 0( 
 ( 0* T+
`+<QX
!+<HX
-!)+ 
qp* |
 A0+B:
Ia+ |
x0/48/49
- I. H.
, A- @
/ C) B)
. D- E-
g) G, F,
. 9/ 8/
, :* ;
i/ =) <)
, ?. >.
, e- d-
/ g) f)
. h- i-
f) k, j,
v(@:)@;
h0X|i,
h0X|F-
<.@n/@o
h0X|)*0
 Ep,R:
`0,45,48,49
G* S& 
 A0,B:
`0,45,48,49
)d/%/ 
Vf 8%6
X0XTof
f 8%6
X0XS~
`0XSwf
X0XSq
p0XSk
X0XSe
p0XS^
p0XSX
f 8$6
f 8$6
f 8$6
jp) +
X0XQ1g
eh1Eh2
P0z19{1R|1
`0XP:f
q0XP0
) #-B
(0o(b
&4&/4+
h% h&"o)
$!j"!k
!0,pP
h( u) t
 )0.B
 )0+B
Ad0cd 
`0XdH
H0)$'.b
Oscmc
#1~""Y(
6)"]+B
Jp)&](R
p*"Y[
*)"\+R
Jp)&\(R
 ,2s#2
'2]#2\
@0(%2
s0,$#)
@.@}-B
/@|,@{-
h0m*,*0
whtD+@
Pp[*d
- n/2
)0$*"
*0 ,0!
[f=d>
p0.$".%
+%2*$
,%2/B
r0($#
A[Rv,!
 )0(B'
X0[c\
,po+"
-po, h
$@o& H+"
Pp[ T+R
+r/,p
X0+D"
h0-D 
.D.[!
%D'*D3
-D;.D?(D&/D2
H0)D4
X0+D6
(D%/D1
-D:.D>
(D$/D0
-D9.D=
.D<-D8
Yp[]O
+b!#`
X0[(n,"
OsSpc
.%9.B
80i2#$b
$LDta^
.0*, X
(I6/R
 .B`*2
fwP.!5.
d/a* 
 .B`*2
 .B`*r
(y6/2
X0[#@(2
80%<0
6 +A7
[~9,B
M&%5&&
@0/ o
X0) o
h0, o
@0. o
*$o/&
)%4.6
c0,E6
% =sQ
Wf 8$6
P0*$y
* ydpb|
6 ) z)5
hC*- 
 A0*B
*D[+R
7'DS.b
 Ep*R
`'TS,b
@0nbg
D(R$'R%
(R"'R#,F
dqP(1
D(R('R)
(R&'R''F
afP.!
`dVL#
x0[s 
+A@,@~
+B0-@
#<l"0
#Ll(0
+B#-@
#Ll(0
XpXgv
`0Xg`
d@T.@
`0X}X
Zp[sF
[0[s4
d@>hBIc
`0[tdc
X0[m:
a0( `
)!))E
B" Mz)S
/@].@\+-
dB"%}
%\8.P
x0[epf
d@J*}
PbP*p
6 )0;+0F
h!:o%
o"'h%Oh&!
P0*4)
 "0%P
(0%D`%$
%D6%DN%&T%Dd)
%$&%$
) /&$
6`%$0%$1( T-"
. V/ U/$
r&$9+ :
%$;%$<&$D, 
%$G%$F-@
J, /d
?%$0%$1( T-"
. V/ U/$
&$9) :
%$;%$<&$D* 
%$F%$G,@
%k":f 7"
,h%Yh!Vh"Sh&Ph#Mi$>"
X0k)!r
h5~h7[h8
*R1$ $
y+ $.
`0) ,h
", Nd
v/ $. +c
h0[$k
R0- /
/ $. +c
7 , M-
\0XcQ-!
i. +~
x0X{:*"
. W- V
' %& V
0- +~
0f<O,"
`0) ,h
%,bk'r
Q) 5*
G) 5*
>+ 5,
<0m:@
 I0/@b.@c
.Dc*R
`0Xg.
O/u+c
h0[vW
P/Q+.Q*
h0[tF
h0[t.c
h0[t'c
)p+ &
h0[s}
h0-4Y-6
h0[sS`
h0[sM
Z* Xd
~AL+Q
x0/$Y
afP.!
`0[V~
 0* Y
gd@d%&
u* Y+L
%/`Yh
h0[p@/a
h0[p/c
6 #$`
&@$(R
 A0"1
@.@(e
"@$*@R
P0z1`
x0[W}
(0( #
x0[WS
x0[W;
x0[W%
wpXftf
h0Xfof
l0Xfcf
h0Xf]f
l0XfAf
`0Xf<f
h0Xf6f
`0Xf1f
`0Xf+f
h0Xf&f
`0Xf f
x0[Vlg
x0[VVg
x0[VCf
x0[Uz
x0[Uh
x0[UN
x0[U=
=`$ `
KhA;hB,
/ =. 2
5 hAVhBK
G( /)!
( $$5
u;%t1"
* $+ V
* $+ V
80% $
x0[K;f
* $+A
faO."
drz-"
/ 4. %
/ 4. %
/ 4. %
/ 4. %
/ 4. %
. ./!
4) "+"
@gp,"
 0$ #
"-"",`
b-R=/R<
`0,V<
`0X;{
h0[dB
Q0[HC
!)1)* 
+ 0-"
+ 0- 
`0[N^
P0*$T(R
)1)* 
5+ 0.
+ 0- 
`0[MV
h0[b'
-. W/!*/4-.4;
.4:/4,
$4D$5%
X0[Kc,"
-2=/2<
k&2<v
a0[K3
`[D#c
a0[J<c
h0X6}- 
`0[Nd
a0[D3c
X0[FV
* A[M
>P)29
@0(D7(D6
x0/D3/D2
X0+D/
X0+D.
- W.D,-D;
 =p)p~*
_.t~*t
W*p}~
d Oi!
5(00)2
6 *0;,0F
oBAhEdhF;
X0+4)
j0-eF
'|8-p
`0X{>
x0[=)f
)` (P{
 1p&l
+ ,-0
/ s) t
r0.u@
x0/$X*
p0.$v)
(* /d
E&$0&$1( T-"
. V/ U/$
'$9+ :
&$;&$<'$D, 
&$F&$G/
&$&&$
) /'$
6`&$0&$1-"
+ T*-
. V/ U/$
`0Xx|'$9+ :
&$;&$<'$D, 
`0Xwq,
`0Xwic
?%$0%$1( T-"
. V/ U/$
`0Xw 
#$9) :/ E
#tq#t
Q0[8|
%$&%$
( /#$
6 %$0%$1)"
, V- U. T.$
#$9/ :- E
`0XvQ$
c0,&1[
X0Xul
`0XuI
x0[7/f
`0Xts*
X0X{~
P0X{m
 Ep+R:
h0[GEc
"d Z'b
h0',H{qA
X0Xzu
X0Xzr
h0[I,
X0[<c,"
'GP+@~
.0N/0O
P0*4T*
0.00/2
Xr$+\r
`0Xr!*
.0N/0O
`0XqX
`0Xq@/
5 *,H
Y!P)0
.0N/0O
X0Xwb
P0*4T*
X0XwD
xA.A)
0.00/2
x0,0T(
.0N/0O
X0XvZ
[7Z)Q
K*P:+P;
Xn!+LH
,+Pn,Po
xn* S
,P&.P
,$S&$
) [( \/ ]/$j($i)$h.P&
H0)$8
.$>#P&
Q0Xm0
x0/$A
@0($@
- i-$D
`0,$H
X0Xtc
h0[L:
( 5% 4- 3
5`(< 
`0Xlk$
`0Xl\*
`0XlP%
, :- ;
L- n. o
)d G(!
 Ep(R:
Q0XkO, &
`0XkE
Xk)& &*
&!))!?
Pp[-`
X0Xqy
h0-$6
[2V( 6
q7)R9
p0.41
P0*48,47
x0/4M
`0[7+
h0[<+
h0[<"
`0Xh"%
X0Xo(
Sp[0m(Q
/ &(!
`0XgR
P0XnY
-.!"*
Xf{, A
`0Xfq-
H0)t.
!wP*|<
Xf[*|T
XfW(00
H0)t1)t2
P0*t5*t6*t7
h0-t/
h0-t.,
/ W(t,/t;
")t9+t5(
`0XeA(
( W)!*)t-(t;
(t:)t,
- t-tt
`0XdG
`0,t6c
h0-t4
`0,t3,t
X0[-s/2
 10-M
RP+0<
YpXc{*
YpXcp,
kP-0<(
X0Xj}
`0Xb?
X0Xi\+q~*
Rp[*o-1
Xa|+<N
PpXax
PpXa>*
i:-a~
X0[*7."
h0-4T
Y0X`}+Ld
PpX`z&
>`+<QX`N
+<HX`<
Y0X`9c
JbP(p
`0X_{+\N
PpX_w
P&16/
@0(TT
`0X\$+<H
PpX\ 
X0Xc#
+ 0,"
, 0. T
`0[%i
h0[:F
6`*@:+@;
,+@n,@o
*Rn$"
Y0X)C-0L/0M
^-1/n
L+p2-p3
.p4/p5
(p6)p7
)p8+p9
)t8+0Y
H0-0Z
S+P6d
["F(P6
`0XYc*
`0XY_*
`0XYZ.
n-p<.p=
/0B.0A+0C
P0X`y
N* :+ ;
>,@n.@l/@o(@p)@m-@q
<. n/ o
`0XXS
`0XX0*LH
`+1/.
XWA(b
`0XW,+,H
PpXW(
-`N.`O
X0X^d
"dT)`
)d0"ra
apX^K
p0.dT-d0.a
-`0/`
`0XV:+
`0XV0+
`0XV+.
PpXU\
`0XUT
PpXUN
`0XUA
0(0Th
QpXU,
Q0XU(
XU#+<x
0#dT+
X0X\H
)`T-`0.b
-`0/`T/
X0X[U
* 0/ T+"
+ 0- T
XSa*l
XS].0<
a*0Z+2
*0Z/`
["*A)
X0XZ6
[2(A)
`/`T+`0(`
,`0.`T.
W-08(09
h0-dT,d
P-08(09
-08(09*
XPp*\
QpXPh
X0XW0
 np.!7
Ha- A
H0)DD
p0.DT/E/.E./!7/E-
00&F!&F#
00&F!,F
h0[-y&Rd*
X0XUjc
X0XUc
PpXMS
00*1.e
- h,0U-
Ha)@|
H0)tD
 0$t,
I*tI)
')u'/
XLu+,N
`0XLe
h0*tU
`0,tV#V9
P0*u.
p0.tU)
')u-(
&(u,#V9
d`C/`
-!6,A
6 *L.
X0{A[
h0[)%(2d
 Vp.$
@0($"
 Ep)R:
sB`)R9
h0Xo/
x0iQk
|0XJU
+. `+! (!
/ !-  * P
"d m(B
X0XI(
*`!)` 
d%B*`x+
d.q+`
d.W-`
d#;)``(`a
.)qt(!/"!.
.qx-qw
0XRG/R
dOZ(rl
H0dNA+
dN).rk
0m:+)a
.bD-aw
B0)6N/"
B0)6N
X0XE,,"
X0XE$-"
X0XDq
#+R`z
*V`*!
 0mJ=
 5p$V
 0) $d
X0XA*
X0XA$
 0- %
H* $XL
) %* $& V
) Y(!
P) Me
@0(d9(d:(f
;P( Me
* $(1
X0X@K)"
) Y(!
 Vp*$+)
+ $( R
h1)h2
h4+h;
mIK&p
 Eph1g(R
 Vp("
 5p."
 J0'"
 5p$V
`0X_C
`0X_N
?q"A~$A
?`"!~
Ax#"A"!~
X0X<h
p0.F^.F]
P0XElX6s
X0X:1
X7O*py
h0X:$c
'%)wa
 Ep)R:
P0X9I
Q0X@~*@&
`0X=Z+@6|
h0X=~,A/
/D6X@
*@&X<
B0($cc
;`w?')
/ Q' P* 
W#B{& 
RP*b9
(e "2
X0X64)i6&
00-BW
RP-B9
9g(E &r
"E6/r
 k0(!
P0' "
@C0/aR
`0X2 
X0X37
0.`- "
`0X0b
!0XRH
X0X0o
P0X0]
X0X0&c
X0X.z
X0X.v
QpX,=
Q0XPtXP
X0Ze:
7 & Q' P
& Q' P)
0x!Ay!Nz!X{!e"p
DhI)#R
,#+ %
. %# $
*`%+`W,`V,T
V#T8'T9'T:'V
'TL- $. %c
h=fh<c
h=fh<c
d0gd@d
 0mJ,
h0)@,h
hwP)@6
t+@W,@V,t<+t=*v
X0X&w
X0X&Y)@W
@^p)DWc
X0X&2
h0-$9-$;-$>-&
* $+ %- V
& %% V
+ %- V
' $% V
 A0-B
N(@V.@%/@W/
jhb2hc%hg,
+ %* $
"B+`@
Q0X,q
" 7h!
X0X s
X0X e
 fp(0
`0,D%.@V
|/;i'8)0
6.@V-@W+0
`0X?I
`0X?;
@C0,F
`0X>t
`0X>e
X0X&Z
uwP-`
F, ,' $
`0X;c
T) W* V*T<)T=(V
h0-$9-$;-$>-&
h0-49-4;-4>-6
X0" $
h!.h"6h#@h$Hh%Zh&bh'
"B7""g
"B7""Q
"B7""T
"B7""W
"B7""Z
"B7#"]""^
"B7""a
"B7""d
@0h"Gh#Qh$Yh%ch&th'
"B7#"d""e
"B7#"N""O
"B7""R
"B7""U
"B7""X
"B7""[
"B7#"^""_
"B7#"a""b
h!1h"Ch#Th$eh%v
"B7""d
"B7""N
"B7#"Q""R
"B7#"T""U
"B7#"W""X
"B7#"Z""[
"B7""^
"B7""a
h!.h"6h#@h$Hh%Rh&ch'
"B7""M
"B7""+
"B7""0
"B7""5
"B7"":
"B7""?
"B7#"C""D
"B7#"H""I
h!6h">h#Hh$Ph%Zh&bh'
"B7#"L""M
"B7""*
"B7""/
"B7""4
"B7""9
"B7"">
"B7""C
"B7#"G""H
..r7-
x0)r7*
H.r7/
-/r7/
M.r7.
@Op/r7/
p0+r7+
P0*r7+
P0/r7/
p0+r7+
P0+r7+
P0/r7/
P0+r7+
s+r7+
P0*r7+
?(r7(
0+r7+
P0(r7(
P0(r7(
0*r7+
P0+r7+
P0(r7,
`0+r7+
@Op/r7/
p0+r7+
P0+r7+
P0.r7.
p0+r7+
P0+r7+
P0/r7/
p0+r7+
P0+r7+
L0#r7(2/#20
`0+r7+
P0/r7/
L0.r7/
L0+r7+
P0*r7+
0+r7+
P0(r7(
0+r7+
P0#r7(2S#2T
0+r7+
P0+r7+
@Op/r7/
p0+r7+
P0/r7/
p0*r7*
P0+r7+
P0/r7/
p0+r7+
P0+r7+
p0+r7+
L0(r7(
|0(r7(
p0(r7(
l0(r7(
`0*r7*
l0+r7+
P0/r7/
p0*r7*
L0/r7/
p0)r7*
L0+r7+
P0*r7+
0+r7+
P0(r7(
0*r7+
P0(r7(
0+r7+
P0+r7+
@Op/r7/
P0+r7+
P0/r7/
p0*r7+
P0+r7+
P0/r7/
p0+r7+
P0+r7+
p0+r7+
L0(r7(
0(r7(
|0(r7(
p0(r7(
`0+r7+
l0*r7*
p0*r7*
L0/r7/
p0*r7*
L0*r7+
P0+r7+
0+r7+
P0#r7(2Y#2Z
0+r7+
P0(r7(
0+r7+
P0+r7+
@Op/r7/
p0+r7+
P0+r7+
P0/r7/
p0+r7+
P0*r7+
P0/r7/
p0+r7+
A.r7.
p0+r7+
L0(r7(
0(r7(
|0(r7(
p0(r7(
l0(r7(
p0*r7*
L0/r7/
p0*r7*
L0*r7+
P0+r7+
0+r7+
P0#r7#2]
0+r7+
P0(r7(
0+r7+
P0+r7+
p0+r7+
P0+r7+
P0/r7/
p0+r7+
P0+r7+
P0+r7+
p0)r7+
L0(r7(
0(r7(
|0(r7(
l0(r7(
`0+r7+
l0+r7+
P0/r7/
p0*r7*
L0/r7/
p0*r7*
P0+r7+
0+r7+
P0(r7(
0+r7+
P0*r7+
@Op.r7/
P0+r7+
P0/r7/
p0+r7+
P0+r7+
P0/r7/
p0+r7+
L0(r7(
0(r7(
p0(r7(
l0(r7(
`0+r7+
l0+r7+
P0/r7/
p0*r7*
L0/r7/
L0+r7+
P0+r7+
#r7(2b#2c
P0(r7(
0+r7+
P0(r7(
0+r7+
P0*r7+
@Op/r7/
p0*r7+
P0+r7+
P0/r7/
p0+r7+
P0+r7+
p0+r7+
P0*r7+
p0+r7+
Q(r7(
0(r7(
|0(r7(
p0(r7(
`0+r7+
l0+r7+
P0.r7.
p0*r7*
P0*r7+
w(r7(
0+r7+
P0(r7(
P0(r7(
0+r7+
P0*r7*
Q(B7(F7$B7c
 Ep*P|
'P~}q
/@!.@
</`!.`
mYo"0
mZ,"p
00m90
P0m)1
P0m)0
Q0ZEb
h0X]jc
%6~"6
)6p)6q/6
Zp+6x
10h!Th"Q
(2L#2N
&('RL
 10&M
""7$"g""h
d@W) 
80/b6
`0X$>
Q0ZB|
QpZBH
5 %"J
H0*"I+
o4zd0w
n#BI'r
d0[o4Td0Q
.)2Jd
-%2I&b
otxdpu
#BI&b
odzd`w
"d r&
$2I%R
Z+2Jd
X&2I(
+%% '$P( 
-$!,$ 
@Vp)D
;`)b9
 *0=+
 A0(B:
: ,B9
f$b:sC
&m@'}@#=@
/`|$`~
fwk)c
/ &. 
*$$* &[
6`*$]
P0* &
(@S)B
(@S)B
x+ $(
0)@,h
cP*<l
!p+P={y
+0F,0G
*T.(0
R0(TA
(T>/0
H0)T7
%D!,@
x0/D*/D+.D 
P0*D$
X0+D%
0-&)$$
`0,%W
)%l,&5
+2 '=
*2"*v
,2"-2 .2
) B, C
X0['*X
d0ii1
-@=.A
)D?*D>(
/DA(D@-
/@>.@?
P0*D<c
o- =.!
XUPe^v
)$?*$>(
/$A($@-
/ >. ?
P0*$<c
X0+D<
&zR#$"
( =,!
x0/$</%
Qp[nZ
Qp[nW
hpR(i
(p<&p;)p=%p:*p>,p?
-p6.p7/p8/
(p2)p3
+@7,@6
 0mJZ(b
'b~(b
H0)T.,T/
(7@(7D(7H(7L#=
(7P(7T(7X(7\#=
OV00 
#-<Pd
Eo}w_i
ztDn^h
h0[%=
x0Zz[
p0ZzQ
x0ZzE
x0Zz;
x0Zz1
x0Zz&
PpZs:
([tp-26
[tl/26
 0)"q
.&t."v/
-&t("v,
(&v$&s
$&r("v
#rr&q
*b}+b~
&-*@-
ihaWhbG
cd`Jc
,&5*2
k0,&-
X0[mz
+/a~e
&.a}e
Xp[ld+
&1 #0P
&1:%6
 ~0$4Q
)!~+!
9,4}c
,4y,4x,
,4y,4x,
&&f&&
%1{"1
%h!]h"ji#
ap[pq
x0[pV(0
p0[pJ
x0[p2c
Pp[kb*
H*D,#D-
0d14d0
[iw-"
G)FR(BS%
Y0[lX
: "BK
z+".2
-BR-6
"BQ'A
/FK-2
X0[{z
X0[{o
/f!(Qj}
-V/,B
,V0+B
+V1*B
*V2)B
)V3(B
Q0[j}
- P+$Q
~Kn"R
@A0)b
P0[iw*
P0[is*
P0[ip*
X0[il*
X0[ii*
X0[ie*
P0[ib*
P0[i^*
P0[iZ*
X0[iW*
P0[iS*
P0[iP*
P0[iL*
P0[iI
P0[iE
P0[iB
P0[i=
P0[i9
X0[i5
X0[i2
X0[i/*
P0[i+
X0[i(
X0[i%
X0[i!
 >p*B
+ P*m
+ P*m
+ P*m
d`M*"
)fS*`
'R~&R
*R}+R|
[dR&F
 Vp)F
 J0(F
 wp-F
 k0,F
 Vp)F
 J0(F
 wp-Vx
 k0,Vy
 Vp)V|
 J0(V
@vp/R
X0[c{
@J0(V
@vp.R
 2p" 
qpX/C
&rw+rx(ru
6)rr*m
P0e_~
X0[p5
X0[p+$&
0"FE"FD"FC"FB#BK#E|#E}#E~#E
X0[oM
X0[o=*Bc
[o4)Bc
h0[[:
H0)f0)f1-
'4-.4"
.4N.4*.4+
x0/4).4,.4/.4M
X0[]2
Q0[]-)-
)46'4Y+0W
P0*47`
@0(47`
>.0V-0W
+0%,0V
X0[\m
h0-47c
\0[ZM
,r>-b
$'%0+%.,%,-&
)1;*0s
@0($l($m)&
 ~p(%-
-B /B
7 ,`q+B!
80)R:
>`*R9,
,Fv*B~
 fp#"
.2$+2*
.2'*@
)6+.6,
3ZWM+0
 ap,6%-2%d
-%2'dQ'
+2")B
@J0(6'
 Mp(B
@=p(B
 Mp)B
 /0)2'd
.2(-2&)0
P[Yd&2'dk
@J0(6'
 Ep%P
x0/6)/6*/
ZVF+0
 Ep)B
/2%.0
.2',2
(2&)2
 ]p%P
@0(6)(6*(
@=p%6
h0-6%-6&-
[Wg-2(c
@0(6)(6*(
h0-6(.
)6%/6&c
p0.6'c
h0-6&c
p0.6'c
ip[Vk
EP/2%
.2'/0
6"6*'
h0-6(c
p0.6).6*.
`0[gg
`0[gP
`0[gD
`0[g7
`0[g*
X0[hT
X0[h"
`0[fj
`0[e}
`0[eq
`0[eg
`0[e]
`0[eO
`0[eA
`0[e3
`0[e%
X0[fa
`0[df
`0[cw
`0[ci
`0[c[
`0[cM
`0[c?
`0[c1
`0[c#
X0[dP
X0[d4
`0[bx
`0[bW
`0[bE
`0[b.
`0[b$f
`0[aS
Xp[a6
X0[b?
`0[`}
`0[`if
`0[`6
`0[`"g
X0[am
X0[a 
`0[_j
`0[_K
`0[_=
X0[`"
`0[^[
`0[^G
X0[_[
X0[_"
P[^av
@[^5w
(rL'rN
l0[o1
x0ZFz
Y0ZF:
^ZHF*
x0ZE]e
h0ZEr
x0ZENe
x0ZEEe
=&m )
k0ZF .
h0ZCC
h0ZC9
(2L'2N
h0ZB)
h0ZB 
[ja[jH[
[j[[jB[
[jU[j<[
[jO[j6[
[jA[j([
[j;[j"[
P0[j6[j
P0[j1[j
h0ZAZ
h0ZA?
h0ZA,
`0ZCy
)rL(rN
Q0[iI
x0Z@k
x0Z@Ue
x0Z@Ge
+rM*rN
x0Z@"e
+rK*rLc
*RL%RN
X0[h^
<,ZBe
[h:+B
[h6,B
h0Z?f
p0Z?D
h0Z?I
a0ZAz
S0ZAs
`0ZAl
`0ZAc
X0[gK
`0ZAS
ZA'#=
Z>(#=
YpZ@}%]
P0[~g
y0[~`
apZ@6
h0Z=Re
`0Z@)
YpZ=Z%]
X0[~"
h0Z=($M
Z?y#=
Z?o#=
apZ?]#=
a0Z?O#=
Z?I#=
Z?C#=
Z<n#=
Z? #=
)bL(bN
)bL(bN
X0[|}
X0[|q
X0[|V
P0[w%
h0[wlc
 q0[w
P0[{d
X0[{`c
X0[wz
P0[wt
P0[wk
`0[w`(
6 )P(
X0[wR
P0[wM
 q0[wC
X0[w,
P0[w&+
 q0[v
 q0[v
 q0[v
 q0[v
P0[v{*
X0[yO
Z; "-
A+6;)B
*6<)6=
@*6<)6=
@*6>)6?
-6;+M
,6<*M
+6=)M
*6>)6?
#-6;+M
",6<*M
!+6=)M
 *6>)6?
x0Z:c
X0[:m
X0[x'
3t1Z(0
`0[sx
`0[sb
X0[w c
[qN[q
H0)4}[q
 /$x+%)
,$z&$"*$ *$!,$
[py/"
P0*ev`
`*ev'e{%ex%ey%e
h0[pA
~0%&~
*"~)&
^>P/"~(2F
1"28[o
y!8f 
x0[sm
`0[m 
 fphbnid
 fphb
X0[D-
X0[n'
#=@$M@%]@
", i.
x0[wu
X0[mr
0[{Re
0[{Ee
X0[zoc
X0+&l(&g,&i
[oU[.5
P0[oQ[.7
[oN[..
P0[oJ[.0
X0[i*
`0[jL
`0[j3
`0[j+,b
FCoE DDP failed : ox_id 0x%x rx_id 0x%x
FCoE DDP failed : DdpReport 0x%x DdpValid 0x%x
FC xchg alloc failed: avail %d
FCOE Free: still yielded when freeing...flowc_id %x flowc_flags %x 
PRLI Rsp timedout : flowc_id 0x%x ox_id 0x%x rx_id 0x%x 
hw_bcm84856_check entry
hw_bcm84856_check loop %u (check %#x)
[%u Port card]hw_bcm84856_check up_running (port=%u :loop_cnt=%u )
hw_bcm84856_check failed (bad CRC)
PHY firmware load successful (port%u) wow...!!!! 
bcm84856_loadsequence: Started
Broadcast mode turned ON 
bcm84856_loadsequence: Upload image to PHY on-chip memory
bcm84856_loadsequence: done loading image (0x%x)
Wait_SPI_LOOP: pid = %u 
bcm84856_loadsequence:DOWNLOAD FAILED (lo = %#x, hi=%#x, cnt=%u)
[%u Port card] bcm84856_loadsequence :Download completed after %u loops for port %u
hw_cl45_init[%u] acaps %#x
bcm84856_init[%u]
hw_bcm84856_lowpower[%u]: enable=%d
hw_bcm84856_lowpower[%u], failed to set 30.0x400A bit 7; 30.0x400E bit=1 after 5ms, reg=%x
hw_bcm5482_cfgmdi[%u] setting type %u
DHCPv6 packet type %u, optslen %u received
Invalid dhcp state %d
Ignore DHCPv6 msg xid %x,  dh6ctxt->xid %x
Error in DHCPv6 options parsing. Ignoring msg, i %d, optslen %d
DHCP failed, statuscode %d. Ignoring advertise
Start DHCPv6 to get the ip address
No dhcp, dhcp state %d, addr state %d
dhcp6_timer_cb: resending DHCP6SOLICIT again
dhcp6_timer_cb: sending DHCP6REQUEST
dhcp6_timer_cb: sending DHCP6RENEW request
dhcp6_timer_cb: sending DHCP6REBIND request
dhcp6_timer_cb: DHCP6REPLY rcvd, state %u
failed to renew/rebind dhcpv6 address
type %x, xid %x, type_xid %x
chnet_find_l2t_entry: daddr [%08x], [0x%08x], local network [%d]
chnet find l2tent not valid, 0x%x, idx %u, state 0x%x, retry count %u
chnet l2tent 0x%x, idx %u, refcnt %u
chnet l2tent find err
chnet_find_ip6_l2t_entry: find prefix match [%04x %04x %04x %04x]
No router configured, l2dev_fc->flowc_id 0x%x
chnet_find_ip6_l2t_entry: prefix len 0, directly reach daddr
Router life %u expired. deleting router [%04x %04x %04x %04x]
Using router [%04x %04x %04x %04x] to reach [%04x %04x %04x %04x]
chnet find ip6 l2tent not valid, 0x%x, idx %u, state 0x%x, retry count %u
chnet l2tent %0x, idx %u, refcnt %u
chnet ip6 l2tent find err
setup_ddp: istask:0x%x, nppod %u, alloc failed %d
set_digest: BP already fc 0x%x flags 0x%x
set_digest: csk 0x%x conn 0x%x state
set_digest: uplsubmode:%x, pgidx:0x%x, val:0x%x buffered 0x%x
set_digest: buf_ll_flush fc 0x%x next_wr 0x%x
no valid l2t entry for reject csk_fc %p
no valid l2t entry for accept csk_fc %p
tgt_conn_wr: flow-id:0x%x type:0x%x is wrong for subop:0x%x
ipv6_addr[0] 0x%x ipv6_addr[1] 0x%x
addr %s port %s tag %s
redirect IPv6 0x%x-0x%x, port %x
redirect IPv4 0x%x, port %x
authenticate_target: Incorrect password
CHAP_C: digest expansion error
CHAP_N: Target userid mismatch
CHAP_R: digest expansion error
rcvd_params: error, len %d
Logout from session [0x%x]
iSCSI Sec-params received have errors!!
Target moved temp. conn %x, sess %x
Login Failed!!. conn_fc [0x%x], sess_fc [0x%x], status_class [0x%x]
Protocol Error cbit %d tbit %d csg %d nsg %d
ofld_rx_data: mem_size: 0x%x, dlen [0x%x], aborting conn 0x%x
netif_ping_timer_cb: l2dev_fc->flowc_id [0x%x], indevctxt 0x%x state [%d] retry_cnt [%d]
netif_ping_timer_cb: l2t_idx %d, del_l2t %d
netif_ping_timer_cb: time 0x%x type %d code %d retval %d
netif_ping_timer_cb: ping_ts 0x%x%x rsp_time 0x%x%x
icmp_l2t_cb: subop %d
icmp_l2t_cb: Invalid subop %d
login_timedout: Breaking path s [0x%x] c [0x%x] csk [0x%x]
recovery_timeout: sess id [0x%x] in logout
foiscsi: Recovery timed out after [%u] retry, bailing out
TCP conn establishment failed %d
Invalid opcode 0x%x in ctrl path
data_ddp: itask-id:0x%x, flags:0x%x, dxfer_len:%d, dsent_len:%d
data_ddp: tid [0x%x] error [0x%x]
DDP error [0x%x], aborting connn [0x%x]
rx_data_ddp: Responce recieved for task [0x%x] while invalid task or connection state. task state [0x%x], conn state [0x%x], conn flags [0x%x]
==> received data fc id 0x%x flowc_iconn_flags 0x%x len 0x%x
foiscsi_task NULL, op:0x%x csk_fcid:0x%x csk_state:0x%x tcb_fcid:0x%x, tcb_state:0x%x 
ihdr: Responce recieved for task [0x%x] while invalid task or connection state. task state [0x%x], conn state [0x%x], conn flags [0x%x]
ihdr: Invalid task state 0x%x for task 0x%x, itt [0x%x], opc [0x%x]
iscsi_hdr_rx: abort conn: flags >> 7 [0x%x], hdsglen [0x%x] dsr_dtl [0x%x], max_burst [0x%x]
Max data len exceeded %d > %d
return_pending_task: no WR itask: id:0x%x, state:0x%x, conn:0x%x, flags:0x%x, conn-id:0x%x, ddp:%d
handler %x, queued %x
return_pending_task: Done sending task error to host
return_pending_task: dequeue task [0x%x], state [0x%x] from tx_list
return_pending_task: all tasks returned, recovery state trans to [0x%x]
process_tx_queue: tx_queue for conn:0x%x stopped, aborting task.
WATCHDOG_dispatch case to avoid: Counter_watchdog %u Counter_sched %u 
WATCHDOG: device shutdown
WATCHDOG: port[%u] pause watchdog timeout
WATCHDOG: bypass timeout
WATCHDOG: FLR - not implemented yet
WATCHDOG: temperature of %dC exceeds threshold of %dC
filter: porgramming tid %u (le tcam index %u)...
wrh_filter: ix %d not multiple of %d
filter: requesting completion...
dcbx_ieee_cmdh[%u] write only permitted on local conf
dcbx_ieee_cmdh[%u] cannot write %u apps (MAX: %u)
dcbx_ieee_cmdh[%u] requesting DCB_IEEE_CMD
dcbx_ieee_cmdh[%u] unknown feature write: %u
dcbx_ieee_cmdh[%u] unknown feature read: %u
cannot allocate offloaded filter connection
cannot allocate offloaded filter IPv6 connection
dispatch_deferred_class_class_shaping[%u:%u]: list_empty
ch_cl_rate[%u/%u]: capped class rate from requested %u to configured (effective) channel rate %u
ch_cl_rate[%u/%u]: increased deficit_incr from requested %u to required min of %u; rate %u (eff %u) deficit_max %u
pktsched channel %u sets speed (from %u) to %u kbps
dcbx_cee_set_cfg[%u] BWs do not add up to 100!(%u), resetting it to local config
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_LINKUP
dcbx_cee_fea_sm[%u] Feature[%u] SET_LOCAL_PARAMETERS
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_NO_ADVERTISE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_PEER_NOT_ADVERTISE_DCBX
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_PEER_NOT_ADVERTISE_FEATURE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_UPDATE_OPER_VERSION
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_PEER_UPDATE_OPER_VERSION
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_GET_PEER_CFG
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_CFG_NOT_COMPATIBLE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_USE_LOCAL_CFG
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_USE_PEER_CFG
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_FEATURE_DISABLED
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_ERROR_CHANGE
port[%u] link down (%u) (lstatus %#x)
port_hss_sigdet[%u]: hss_sigdet changed to 0x%x
sendto pending: wr_pend %p for port %u, want to send to port %u
port[%u] update (flowcid %u rc %u)
port[%u] speed update: %#x
port[%u] beginning debounce
fc %u vf %u got ivf=0x%x,range: %#x-%#x (%u/%u used)
VI %u cannot get RSS slice: No more slices available (used %u/%u)
pfn %u vfn %u with port mask 0x%x cannot access port %u, ret %d
pfn %u vfn %u could not allocate viid, ret %d
pfn %u vfn %u could map viid  0x%x to flowc, ret %d
pfn %u vfn %u could not allocate uwire func %d mac addr, ret %d
pf %d, vf %d, ERROR exceeded max mac limit %d/%d
pf %d, vf %d, ERROR exceeded max mac limit %d/%d
vi_mac_cmd_handler: raw entry %u del
mii_init[%u]: acaps 0x%x
mii_force_speed[%u]: rcaps 0x%x
mii_pdown[%u]: powerdown en %u
port_set_loopback port %#x current %#x mode %#x
port_cmd_handler: unknown u.dcb.type 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, invalid request, mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, mcaps %#x acaps %#x rcaps %#x
port[%u:0x%02x:0x%02x]: l1cfg, mdi issue mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, auto-neg supported only for copper mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, 1G/10G can't be advertised for this port type. mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, cannot force no/multiple speed(s), mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: unknown action 0x%x
port[%u:0x%02x:0x%02x]: unknown read action 0x%x
cpl_err_notify: tid %u cpl 0x%08x%08x
cpl_err_notify: tid %u cpl 0x%08x%08x 0x%08x%08x
cpl_err_notify: tid %u len %u
FCOE Free: still yielded when freeing...flowc_id %x flowc_flags %x 
FCOE BP WR ERR: WR with cookie %x%x errored back 
abort/close WR with cookie 0x%lx was issued on ssn 0x%x in wrong state 0x%x
abort WR on ssn 0x%x did not find WR with cookie 0x%x%x
close WR with cookie 0x%lx on ssn 0x%x;did not find WR with cookie 0x%lx
abort WR on ssn 0x%x was issued on xchg 0x%x with rx_id 0x%x in wrong state 0x%x
dcbx_apply_app_cfg[%u]: app 0x%x is configured
dcbx_ieee_process[%u] BWs do not add up to 100!(%u), resetting it to local config
WARNING: received App TLV contains more thanFW can handle (max: %u; tlv contains: %u
dcbx_ieee_process[%u] subtype %#x rem_ft_changed %u sm_change %u
dcbx_ieee_process[%u] subtype unknown
[%u] unable to execute internal DCB_IEEE_CMD
dcbx_parse_pkt[%u] error %d
chnet_l2t_update: l2dev_fc [0x%x], l2dev_fc->flowc_id [%u] l2dev_fc->flowc_flags [0x%x], intf [0x%x]
chnet_l2t_update: in delayed_processing, l2tent [%08x]
chnet_l2t_update_cache: l2t ip4 entry not found
chnet_l2t_update_cache: l2t ip6 entry not found
chnet_l2t_update_cache: both ip4 and ip6 addr cannot be null
chnet_l2t_update_cache: l2t entry idx %u, state 0x%x
chnet_l2t_update: l2t_update request sent l2tent [%08x], l2tent->idx [%d], l2tent->vlan [%d]
Could no allocate pcb!! Freeing fcf !!!
vn_parse unknown subcode %u
vn_parse unknown dtype %u
ignoring fip recv for pcb flow:%x in offline state
fip_vn2vn_recv_err 
Could not allocate flowc!!!!
Could not allocate SCB flowc!!!!
Could not find right scb for logo
ignoring fip recv for fcf flow:%x in offline state
Could not find right scb for flogi
port 0x%x, state 0x%x, retry not supported
Flogi resp rcv with unknown xchg ox_id%x sid %2x%2x%2x did %2x%2x%2x
N_PORT 0x%x%x%x rejected PLOGI with reason code %x
ABTS while awaiting PRLI Rsp: flowc_id 0x%x ox_id 0x%x rx_id 0x%x 
ABTS fake Rsp: loc 0x%x ox_id 0x%x rx_id 0x%x
lldp_rx_pkt_handler[%u] drop pre-init (count = %u)
arp_recv: ipid [0x%x], in_addr.addr [0x%x], sip [0x%x], rip [0x%x], arp_op [0x%x]
arp_recv: in_attr.ipv4.addr:0x%x, ahdr.sip:0x%x
chnet_arp_recv: ip conflict detected
chnet_arp_recv: pid [%u], vlan [0x%x], arp op [0x%x], sip [0x%x], rip [0x%x] l2dev_fc->flowc_id %x l2dc->in4_dev.in_addr.addr %x
%x%x%x Recieved LOGO from %x%x%x 
Failed to post xchg err: ssni 0x%x cookie 0x%lx rval %x 
ofld_abort_req_negadv[%u]: wr 0x%08x cpl_abort_req DELIVERED
host_wr[%u]: wr 0x%08x cpl_abort_req status 0x%x
pktsched_cl_rl[%u:%u]: mode | unit | rate 0x%06x min %u max %u pktsize %u
pf %d, vf %d secret key_index %d, VF secret 0x%x
param_chnet[0x%x:0x%x]: chnet 0x%x read %u pf %u ret %d
param_dmaq[0x%x:0x%x]: dmaq 0x%x read %u pf %u ret %d
RSSSECRETKEY: rsssecret tbl base %d, rssnsecret %d
MC[%u] init_state_machine 0x%02x
MC initialization not completing, MC current init state is 0x%02x
MC[%u] _hw_mc_init_mc
_hw_mc_init_mc: error, ret %d
_hw_mc_init_mc_fpga[%u]: error %d
phy: failed to allocated memory for phy fw file, ret %d
hw_le_filter_ctuple: tuple %u not specified but required for mask 0x%x
le configuration: hash region too large to enable server sram
le configuration: cannot enable server sram when hash region is disabled
hw_tp_tcp_settings_w: timer_rs %uus timestamp_res %uus delayedack_res %uus
hw_tp_tcp_settings_w: dack_timer %uus msl %uus rxt_min,max %u,%uus pers_min,max %u,%uus
hw_tp_tcp_settings_w: keep_idle,intvl %u,%us maxrtt %uus initsrtt %uus finwait2_timer %uus
hw_tp_tcp_settings_w: capping dack_timer from %u to %u
hw_tp_tcp_settings_w: capping msl from %u to %u
hw_tp_tcp_settings_w: capping rxt_min from %u to %u
hw_tp_tcp_settings_w: capping rxt_max from %u to %u
hw_tp_tcp_settings_w: capping pers_min from %u to %u
hw_tp_tcp_settings_w: capping pers_max from %u to %u
hw_tp_tcp_settings_w: capping keep_idle from %u to %u
hw_tp_tcp_settings_w: capping keep_intvl from %u to %u
hw_tp_tcp_settings_w: capping init_srtt_maxrtt from %u to %u
hw_tp_tcp_settings_w: capping init_srtt_initsrtt from %u to %u
hw_tp_tcp_settings_w: capping finwait2_timer from %u to %u
filterMode=%#x illegal: selects %d bits (max %d)
le configuration: nentries %u route %u clip %u filter %u active %u server %u hash %u
le configuration: nentries %u route %u clip %u filter %u server %u active %u hash %u nserversram %u
hw_sge_queue_base_map[%u]: exceeded number of egress queues, %u
hw_sge_queue_base_map[%u]: exceeded number of ingress queues with freelist and interrupt, %u
hw_sge_queue_base_map[%u]: exceeded number of ingress queues, %u
Error, Total RSS Secret table allocation %d > 16
sku(0x%x): custom sku 40G_SO does not support extmem
sku(0x%x): custom sku 10G does not support 40G ports
sku(0x%x): custom sku 10G_SO does not support 40G ports(%u) or extmem(%u)
sku: custom sku(0x%x) 40G ports(%u) extmem(%u) supported
cf_parse: file memtype 0x%x memaddr 0x%x mapped @ %p:
configured with caps nbm|link 0x%08x switch|nic 0x%08x toe|rdma 0x%08x iscsi|crypto 0x%08x fcoe:0x%x
net VI allocation failed for fc_id %u with error %d
net VI mac address programming failed for fc_id %u with error %d
net VI rxmode programming failed for fc_id %u with error %d
net VI rss indirection table programming for fc_id %u failed with error %d
net VI rss config command failed for fc_id %u with error %d
net VI command failed for fc_id %u with error %d
foiscsi_init: init_done:%u, foiscsi_ntasks:%u, foiscsi_nsess:%u, ncsock:%u, nsports:%u, foiscsi_ninit:%u, rc:%d
FCoE DDP init: fcoe llimit 0x%x, fcoe ulimit 0x%x gbl llimit 0x%x gbl ulimit 0x%x pcbsz %x
FCoE DDP init: fcoe ppod off 0x%x, fcoe st ppod addr 0x%x fcoe num ppods 0x%x
disabling tx %#x rx %#x
port_link_state_handler[%u] powering down
port_link_state_handler[%u] powering up
port_link_state_handler[%u] unknown state (state = %#x)
port_link_state_handler[%u]: Something went terribly wrong. ret = %d
Calculation out of bounds furing init: %#x %#x %#x
hw_sge_mamem_init: encountered error %d
le initialization: nentries %u route %u clip %u filter %u active %u server %u hash %u nhpfilter %u
le initialization: nentries %u route %u clip %u filter %u server %u active %u hash %u nserversram %u
hw_tp_init: tcb region (start 0x%08s size %u) must be in first 256MB of MA memory
hw_tp_init: pgmngt region (start 0x%08s size %u) must be in first 256MB of MA memory
hw_tp_init: TP pgmngt initialization did not complete
bufm_init: n %u bufll64int_size 0x%x
bufm_init: not enough memory to allocate internal bufll64 buffers
bufm_init: not enough memory to allocate bufll64 buffers
mem_init_buf: not enough memory to allocate flow buffers
mem_init_buf: not enough memory to allocate tcb_cache (offered %u trying to use %u available %u)
mpartition_others: start 0x%08x size %u (unused %u), hma %u
mpartition_others: start 0x%08x size %u (unused %u)
mem_init: EDC overcommitted by %d bytes
mem_init: not enough memory to allocate flow table
flowc_table 0x%x, size %u
cxcnic_device_init: cxcnic [0x%0x], cxcnic->filter [%0x]
pofcoe init done
port_init[%u] ptype 0x%x
Port[%u]: Unknown SGMII sub-type %#x
Port[%u]: Unknown BT_XFI sub-type %#x
port_init[%u]: port type 0x%x is not supported
mpartition_init: moved pmrx_start from 0x%08x to 0x%08x to make room for LE HASH and/or TP TCBs
mpartition_init: moved pmrx_start from 0x%08x to 0x%08x (EDRAM)
EQ pfn %u vfn %u: destroying eqid %u with pending WR(s) (num_bytes %u and flags 0x%08x
foiscsi_core_flr: active sess_cnt %d buffered %d
Ah ha...double free ox_id 0x%x, rx_id 0x%x
Host PRLI Response timedout: ox_id 0x%x rx_id 0x%x
pfn %u vfn %u via command
hw_i2c_transaction: Address WRITE operation ndata %u addr_op 0x%x reg 0x%x data[0] 0x%x diff %u, i2cm_op 0x%x failed with err %d
hw_i2c_transaction: ndata %u addr_op 0x%x reg 0x%x diff %u cont %u failed with err %d
hw_i2c_transaction: ndata %u addr_op 0x%x reg 0x%x data[0] 0x%x diff %u dpos %u cont %u failed with err %d
i2c transaction failed to complete
configuration file parser: aec_retry_cnt value %d is not within the allowed limit of 1 to 254.Disabling it.
configuration file parser: an_aec_time value %d is bigger than allowed limit.Changing it to 10000 ms.
Deprecated config option found in config file. Ignoring..
configuration file parser: pl timeout value is too large, changing from %u to %uusecs
extended irdord per qp cannot be more than 65535, using 65535
PL_PCIE_LINK.speed of %u is not supported
file, ret FW_EIO
sched_ioqtx_bp_priority: has %u entries only, requires %u entries
tp_backoff: parsed %d instead of %u entries
tp_timervals: parsed %d instead of %u entries
tp_timerres: parsed %d instead of %u entries
tp_mtus has %u entries only, requires %u entries
tp_mtus[%u] is %u bytes which is not supported
configuration file parser: sge timer value[%d] is too large, changing from %u to %uusecs
filtermask 0x%x is not equal/subset to/of filtermode
hw_le_clip_handler: removed pos=%u (=idx %u)
hw_le_clip_handler: adding to pos=%u (=idx %u)
phy_init: port %u with the type %u  have ret %d
bean/aec complete %u
hw_mac_override_tx_coefficients[%u] lswap 0x%x, lane %d
hw_mac_init_port[%u], ptype 0x%x, speed 0x%x, lanes 0x%x, fec 0x%x
hw_mac_link_status[%u] int_cause 0x%x, link_status 0x%x
cx4_cr_module_rx_los[%u]: rx_los changed to %u
MC: expected state to switch to CFG.
MC: expected state to switch to Access.
MC: expected state to switch to CFG.
MC: expected state to switch to Access.
II.1.bx dp18[%u] q[%u] %#x %#x %#x %#x min %#x max %#x
II.1.c-d. %#x %#x %#x %#x all  %#x
II.2.b (%#x - %#x + %#x) % 128 = %#x
II.3 inew_1e after limit compute itemp_1e %x, inew_1e %x
II.3. itemp_1e %#x inew_1e %#x inew_1e %d
II.4. set_1e %#x
MC: calibration failed for errata29 dp18 %u
IV.1. dp18[%u] phase_sel before %#x after %#x, gate_delay %#x
MC errata29 issue: dp18 %u quad %u cannot be decreased
MC errata29 issue: dp18 %u quad %u cannot be decreased
MC errata29 issue: dp18 %u quad %u cannot be decreased
MC errata29 issue: dp18 %u quad %u cannot be decreased
temp2_1e+0x10 = %#x
MC: calibration failed for errata21 iteration %u
MC errata 21: dp18[%u] pr0 n02 failed to get average
MC errata 21: dp18[%u] pr0 n13 failed to get average
MC errata 21: dp18[%u] pr1 n02 failed to get average
MC errata 21: dp18[%u] pr1 n13 failed to get average
MC initialization failed: DFI init not going to 0
MC initialization failed: DFI init not completing
MC initialization failed: Calibration didn't complete.
DP18 %u, byte_lane %u, bit_select %u
DP18 %u, byte_lane %u, bit_select %u
MC failed to get UPCTL power up done
MC initialization failed: Didn't get all DP18s locked
MC initialization failed: Didn't get both ADRs locked
Current Slew tx_row %d: tx_col %d, val %d
Current Slew addr_row %d: addr_col %d, val %d
MC initialization failed: SLEW_DONE_STATUS never toggled
flr_pfvf_fsm[%u:%u]: unknown state %u
pfn %u vfn %u in d3hot, ignoring, d3hot 0x%08x PCIE_STAT 0x%08x
hw pf bitmap 0x%02x vfid bitmap 0x%08x:0x%08x:0x%08x:0x%08x
after vfid fixup, vfid bitmap 0x%08x:0x%08x:0x%08x:0x%08x
MC[%u]: failed to switch controller to CFG state
MC[%u]: failed to switch controller to INIT_MEM state
MC[%u]: failed to switch controller to CFG state
MC[%u]: periodic calibration failed with error %u
timer queue %u lost a tick! next %p last %p nume %u
flr_timer_start: flowc_id %u %p buf %p
MAC: PLLs didn't lock
pcie: read from sercfg pcie_ip_ur_maxfunc 0x%x pfbitmap 0x%x
Serial Configuration version: 0x%x VPD version: 0x%x
pcie: Serial Configuration SPARE3 has Cookie Generation enabled.
pcie: npf %u (pfbitmap 0x%02x) nvf %u (pf 0..7 0x%08x%08x) vfstride %u
hw_mac_prep: error, ret %d
MC CLK setting failed: PLL_M_LOCK never toggled
failed to find the %c%c VPD parameter
failed to parse the %c%c VPD parameter
mem_prep: error, ret %d
failed to successfully find Chelsio VPD
vpd_prep: error, ret %d
sercfg_prep: error, ret %d
log initialized @ 0x%08x size %u (%u entries) fwrev 0x%08x pcie_fw 0x%08x
bootstrap firmware took %u msecs to run
PI error flowid_len16 0x%x, app_tag 0x%x, ref_tag 0x%x, pisc %04x %04x %04x %04x
flowc %u (SGE eqid %u) (ETHCTRL queue) experienced a PCI DMA READ work request error (inbound queue %u)
flowc %u (SGE eqid %u) experienced an unexpected PCI DMA READ work request error (inbound queue %u)
flowc %u experienced an unexpected PCI DMA READ error (inbound queue %u)
gather_tasks_for_tmf: Invalid type [0x%x], bailing out.
fc_send_alloc_cpl: failed to setup filter ctuple
fcoe_compute_ctuple 0x%x:%x
compute_ctuple(): failed to setup filter ctuple
FCoE FCB linkdown: io_req 0x%x%x iqid 0x%x flowid 0x%x op 0x%x
fcoe notify : Update new DCBX values VI state 0x%x pri 0x%x schedcl 0x%x dcbx_done 0x%x
fcoe notify : FCF flowid 0x%x, ulpch 0x%x 
fcoe notify : FCoE LINKUP: port 0x%x, event 0x%x
fcoe notify : FCoE LINKDOWN: port 0x%x, event 0x%x
fcoe notify : DCBX : port %d state 0x%x pri 0x%x/0x%x cl 0x%x/0x%x ch 0x%x/0x%x
RDEV msg flowc:%x state 0x%x event 0x%x
cancel fcb:%x scb:%x state:%x
FCoE FCF timer: flowc state 0x%x, port 0x%x ,fcf 0x%x, flowc_id 0x%x
hw register operation not completing, reg 0x%08x mask 0x%08x value 0x%08x (reg 0x%08x)
MDIO CL45: failed to set up MMD addr
MDIO: failed to read
Write_all_ports: pid = %u reg = 0x%x 
MDIO CL45: failed to set up MMD addr
MDIO: failed to write
mii_adv_fc[%u]: rcaps 0x%x
mii_adv_speed[%u]: rcaps 0x%x
DHCPv6 REPLY received state %u
dhcp reply received in wrong state %d
unknown serverid. Ignoring dhcp reply
received reply with different address. ignoring dhcp reply
DHCPv6 ADVERTISE received
dhcp advertise received in wrong state %d
ignoring rcvd advertise preference %u
chnet [%d/%d] free l2t entry: idx %u, refcnt %u
chnet [%d/%d] put l2t entry: idx %u, refcnt %u
%08x: %08x %08x %08x %08x
chnet [%d/%d] get l2t entry: idx %u, refcnt %u
chnet [%d/%d] l2t alloc l2tent 0x%x, idx %u, refcnt %u
out of atids: max atids: %d
task_alloc: Out of tasks.
coiscsi_find_task: task not found tcb_fc id 0x%x itt 0x%x ttt 0x%x
pending_csocks: csock: %p tgt_fc: %p idx %u state 0x%x
flow_id [0x%x] history 0x%2x 0x%2x 0x%2x 0x%2x 0x%2x
foiscsi_validate_login_stage: - 1
foiscsi_find_task: task not found tcb_fc id 0x%x itt 0x%x
WATCHDOG: No temperature sensor available.
WATCHDOG: Activating
WATCHDOG - Enable action %u time %u
WATCHDOG - Disable action %u
WATCHDOG: De-activating
dcbx_populate_ctrl code incomplete
hw_cim_tsch_ch_cl_rate_max_resolution[%u/%u]: increased deficit_incr from requested %u to required min of %u, rate %u (eff %u) deficit_max %u
ch_cl_rate[%u/%u]: capped deficit_incr from required %u to %u; rate %u (eff %u) deficit_max %u
DCBX: sum of rates on all classes must be 100 (actual: %u)
ri_wr_init[%u]: mss %u is not 8-byte aligned
core_program_tcb: tid %#x t_state %#x rcv_adv 0x%08x rcv_scale %#x tx_max %#x rcv_nxt %#x atid %#x
opt0 %#x%x opt2 %#x ipv6 %#x flags_timer 0x%08x
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x%08x pip 0x%08x%08x filter 0x%08x exists @ LE index %u
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x pip 0x%08x filter 0x%08x exists @ LE index %u
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x%08x pip 0x%08x%08x filter 0x%08x
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x pip 0x%08x filter 0x%08x
IQFLINT pfn %u vfn %u: iqid %u too large (max %u)
IQFLINT pfn %u vfn %u: iqid %u not allocated
IQFLINT pfn %u vfn %u: fl0id %u too large (max %u)
IQFLINT pfn %u vfn %u: fl0id %u not allocated
IQFLINT pfn %u vfn %u: fl1id %u too large (max %u)
IQFLINT pfn %u vfn %u: fl1id %u not allocated
IQFLINT pfn %u vfn %u: fl1id %u is valid but not fl0id %u
IQFLINT pfn %u vfn %u: fl1id %u is valid but header split feature is not enabled
hw_ulptx_workaround_pr16949_enabled_vfid: vfid %u enabled %u
EQ pfn %u vfn %u: creating ETH eqid %u with pending WR(s) (num_bytes %u and flags 0x%08x
EQ pfn %u vfn %u: creating CTRL eqid %u with pending WR(s) (num_bytes %u and flags 0x%08x
EQ pfn %u vfn %u: eqid %u too large (max %u)
EQ pfn %u vfn %u: eqid %u not allocated
missing port caps32 to caps16 translation for %#lx
ch_rate[%u]: capped tick from required %u to supported %u; rate %u (eff %u) deficit_incr %u tick %u
dcbx_ieee_construct[%u] ets %u pfc %u app %u
dcbx_timeout[%u]
dcbx_control_sm[%u] CONTROL_LINKUP
dcbx_control_sm[%u] CONTROL_UPDATE_DCBX_TLV
dcbx_control_sm[%u] CONTROL_PEER_NOT_ADVERTISE_DCBX
dcbx_control_sm[%u] CONTROL_UPDATE_OPER_VERSION
dcbx_control_sm[%u] CONTROL_PROCESS_PEER_TLV
dcbx_control_sm[%u] CONTROL_ACK_PEER
dcbx_run_version_sm[%u] DCBX_VER_STATE_RUN_IEEE
dcbx_run_version_sm[%u] DCBX_VER_STATE_RUN_CEE
dcbx_run_version_sm[%u] DCBX_VER_STATE_RUN_NONE
MAC failed to resync tx
port[%u] link up (%u) (speed %#x acaps %#x lpcaps %#x)
port_blink_led_restore
port[%u] initializing KR
vi_tcam_raw idx %u mac 0x%04x %08x
port_blink: blinkdur=0x%x blink_refcnt=0x%x
port_blink: 
blink_refcnt=0x%x
port_blink: 
blink_refcnt=0x%x
mii_anrestart[%u]: acaps 0x%x
port_cmd_handler: unknown u.dcb.type 0x%x
missing port caps16 to caps32 translation for %#x
bad FlowC %d on established connection
eth_flowc_handler[0x%x]: flags 0x%08x num_bytes %u schedcl 0x%x -> 0x%x
scsi_read: ppod alloc failed, nppod %u
dcbx_ieee_validate[%u] error (oui %#x subtype %#x len %#x)
dcbx_cee_validate[%u] error
vn2vn: port 0x%x did:0x%x%x%x UP
vn2vn: port 0x%x did:0x%x%x%x DOWN
fc_send_alloc_cpl: failed to setup filter ctuple
fcoe_compute_ctuple 0x%x:%x
compute_ctuple(): failed to setup filter ctuple
fcoe_compute_ctuple vlan %x viid %x port %x mps_idx %x
ABTS ACC awaiting PRLI Rsp: flowc_id 0x%x ox_id 0x%x rx_id 0x%x iqid 0x%x
port 0x%x, state 0x%x, command failed retries 0x%x
Got CONN_EXIST for xid:0x%x, tag:0x%x, retrying.
pktsched_ch_rl[%u]: channel rl not available in conjunction with flow shaping
pktsched_ch_rl[%u]: rate %u max %u
pktsched_cl_wrr[%u:%u]: weight %u
eq_params[0x%x:0x%x]: dmaq 0x%x read %u pf %u eqid_api %u ret %d
wait_for_calib_done: ret %d in %u attempts
hw_ma_addr_to_mem_type_off: MA address 0x%08x is not mapped
hw_ma_addr_to_mem_type_off: MA address 0x%08x maps to type %u offset 0x%x
mem_malloc_temp: failed to allocate %u bytes, returning NULL
mem_malloc: failed to allocate %u bytes, returning NULL
le configuration: hash mode requires at least 16 entries, nhash %u
le configuration: hash mode requires at entries to be a power of 2, nhash %u
le configuration: requested %u tcam entries but only %u available (nroute %u nclip %u nfilter %u nserver %u
le configuration: tcam regions must have multiple of 32 entries, nroute %u nclip %u nfilter %u nserver %u
hw_tp_tcp_tunings: tuning for cluster environment
hw_tp_tcp_tunings: tuning for LAN environment
hw_tp_tcp_tunings: tuning for WAN environment
hw_tp_tcp_tunings: manual tuning
_hw_cim_flash_memcpy: memcpyX start
_hw_cim_flash_memcpy: dst 0x%08 offset 0x%08x size %u, width of %u is not supported
_hw_cim_flash_memcpy: memcpyX end
configuration file parser encountered error @ line %u:
fcoe xchg mgr init: Number of exchanges for FCoE is %x
fcoe_l2t_init: No ulptx credit ch:[%u]
fcoe_l2t_init: ch:[%u] l2t_idx [%u]
no l2t entries configured; forcing %u entries, starting at %u
_hw_tp_pgmngt: tx_page_max %u rx_page_max %u pstructs %u size %u
No space left for pgmngt, Need %uB, available %uB, No offload
mpartition_others_total: mem %u, ddp %u ddp_iscsi %u stag %u pbl %u rq %u rqudp %u -> %u
No space left for pmtx pages, Need %uB, available %uB, No offload
No space left for pmrx pages, Need %uB, available %uB, No offload
_mpartition_banks_mcX: nbanks_pmtx %u (%uMB) nbanks_pmrx %u (%uMB) nbanks_others %u (%uMB) nbanks_fw %u (%uMB)
_mpartition_banks_mc1: nbanks_pmtx %u (%uMB) nbanks_others %u (%uMB) nbanks_fw %u (%uMB)
_mpartition_banks_mc0: nbanks_pmrx %u (%uMB) nbanks_others %u (%uMB)
mem_malloc_internal: failed to allocate %u bytes, returning NULL
hw_edc_bist[%u]: bist_cmd[0x%08x] addr 0x%x len 0x%x
hw_edc_bist[%u]: done, encountered %u errors on first and %u errors on second attempt (%ugbps)
mem_init_caches: cache_size %u flowc_buf_tcb_cache_size %u bufll64_cache_size %u
mpartition_pmtx: m 0x%08x size %u, pmtx region already allocated pmtx_start 0x%x, pmtx size 0x%x
mpartition_pmtx: m 0x%08x size %u
mpartition_pmrx: m 0x%08x size %u
mpartition_edc (no extmem): m 0x%08x size %u
edc overcommited by %dB, 0x%x/0x%x
edc overcommited by %dB, 0x%x/0x%x/%d
mpartition_edc_estimate: hw modules require %d bytes in EDC
Temperature/Voltage Sensor: Core clock %u > %u; capping to stay in compliance with hardware.
foiscsi_core_bye: active sess_cnt %d
hw_mac_aec_complete[%u] on lanes %#x (sigdet %#x), tx_lanes %#x
aec_fsm[%u] : state START (sigdet %#x)
aec_fsm[%u] : transitioning to TRAINING
aec_fsm[%u] : TRAINING_COMPLETE
aec_fsm[%u] : Local fault while waiting for link status 0x%x : 0x%x
aec_fsm[%u] : Remote fault while waiting for link status 0x%x
aec_fsm[%u] : Remote fault cleared while waiting for link status 0x%x
aec_fsm[%u] : DONE
aec_fsm[%u] timed out training FSM_STATE_0 0x%x, _1 0x%x _2 0x%x _3 0x%x, Link Status 0x%x
aec_fsm[%u] timed out training, Link Status 0x%x
bean_fsm[%u] : state START (count = %u)
bean_fsm[%u] : entering state WAIT_SIGDET
bean_fsm[%u] : entering state BASEP_HANDLE
bean_fsm[%u] : entering state WAIT_COMPLETE
bean_fsm[%u] : DL 40G Negotiation Error - Attempting to continue
bean_fsm[%u] : state DONE
bean_fsm[%u] : state RESTART1
bean_fsm[%u] : state RESTART2
bean_fsm[%u] : state RESTART3
bean_fsm[%u] TIMEOUT; state %u eth_status %#x bean_status %#x hss sigdet %#x retry_cnt %u
port %u changing speed to 1G
port %u negotiated unsupported speed %#x
bean/aec complete (retry: %u)
port[%u] resetting KR
port %u negotiated unsupported speed %#x
bean/aec complete (retry: %u)
Range calc: Averaged %#x but ignored value %#x (iteration %u)
MC calibration failed: DFI init not going to 0
MC calibration failed: DFI init not completing
MC calibration failed: Calibration didn't complete.
MC command failed to complete(opcode %#x caddr %#x baddr %#x delay %d)
pfn %u vfn %u FSM complete
pfn %u vfn %u FSM start
pfn %u vfn %u complete immediate
pfn_bitmap 0x%x
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%x > LASTC2E 0x%x
mailbox cmd not yet supported: pfn 0x%x vfn 0x%x; opcode 0x%x
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%x is valid post device init only
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%02x ramask 0x%x cmd ramask 0x%x
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%02x len16 0x%x versus expected len16 0x%x
insufficient caps to process mailbox cmd: pfn 0x%x vfn 0x%x; r_caps 0x%x wx_caps 0x%x required r_caps 0x%x w_caps 0x%x
insufficient caps to process mailbox cmd: pfn 0x%x vfn 0x%x; r_caps 0x%x wx_caps 0x%x required r_caps 0x%x w_caps 0x%x
download_sram: error, ret %d
download_tcam: error, ret %d
hw_power_prep: VDD=NONE but VCS=%d
hw_power_prep: unsupported external adjustable power regulators VDD=%d, VCS=%d
hw_power_prep: unsupported VDD=%d
hw_power_prep: unsupported VCS=%d
hw_power_prep: i2c write error, VDD=%d,ret=%d
hw_power_prep: unsupported VDD=%d
hw_power_prep: i2c write error, VCS=%d,ret=%d
hw_power_prep: unsupported VCS=%d
VPD region is too small (SERCFG_SR_PFNVPDSIZE 0x%x)
cf_prep: error, ret %d
port[%u] set PAUSE PARAMS: pppen %u txpe %#x rxpe %#x
loopback buffer group[%u] is disabled
invalid buffer group[%u] configuration: mtu %u lwm %u hwm %u dwm %u
split tcam, enable %d, smac_flag 0x%x, mps.flags 0x%x
tcam split no change in configuration
tcam split configuration error, TCAM not empty. available %d, size %d
add smac feature takes precedence over ring backbone
Setting up TCAM for source and destination MAC addresses
TCAM split config error, TCAM not empty. available %d, size %d
mps_link_up[%u] acaps %#x (802.3 %#x) + lpacaps %#x => %#x
xt_overlay_fatal_error: overlay %u map failed
i2c error caused by module unplug
QSFP module unplug - reinitializing rx_los  to 0xff
gpio_qsfp_module_update: changed rx_los from 0x%x to 0x%x
gpio_qsfp_module_update: changed tx_dis from 0x%x to 0x%x
module[%u]: port module inserted and ready
module[%u]: port module removed
module[%u]: unknown module identifier 0x%02x, gpio_n %d, retry_cnt %d
module[%u]: unknown module identifier 0x%02x
module[%u]: gpio %u vendor id %06x, identifier 0x%02x, SFP28(byte 36/192) 0x%02x, SFP(byte 3/131) 0x%02x, 1G (byte 6) 0x%02x
optical length(byte 15/142) %u, copper cable(byte 8/147) 0x%02x, length(byte 18/146) %u, module_type 0x%02x
module[%u]: gpio %u vendor id %06x, identifier 0x%02x, SFP28(byte 36/192) 0x%02x, SFP(byte 3/131) 0x%02x, 1G (byte 6) 0x%02x
optical length(byte 15/142) %u, copper cable(byte 8/147) 0x%02x, length(byte 18/146) %u, module_type 0x%02x
hw_gpio_prep: error, ret %d
l2dev_fc [0x%x ] Failed to start timer for ipv4 dad
l2dev_vi_fsm: mb [0x%x], deferred, state [0x%x], port [0x%x]
l2dev_vi_fsm: viid [0x%x] port [0x%x], mac-id [%02x:%02x:%02x:%02x:%02x:%02x]. 
l2dev_vi_fsm: sge_eqid [0x%x], sge_iqid [0x%x], sge_eqcr [0x%x], rss_sz [0x%x]
l2dev_vi_fsm: l2dev_fc->flowc_net_l2dev_mtu [%u], mb_scratch [0x%x], port [0x%x]
l2dev_vi_fsm: viid [%d], vi_fc->flowc_vi_flags [0x%x]
l2dev_vi_fsm: pfn [0x%x], vfn [0x%x], l2dev_fc->flowc_id [0x%x], lport [0x%x], viid [0x%x], flags [0x%x]
l2dev_vi_fsm: Error freeing VI, rc [0x%x]
l2dev_vi_fsm: pid [0x%x], viid [0x%x], mb_loc [0x%x], mb_orig[0x%x], l2dev_flags [0x%x], rc [0x%x]
cpl_tx_pkt: vlanid [0x%x]
icmp checksum:0x%x
%02x %02x %02x %02x %02x %02x
tcp recv, init txq wr failed
net_l2dev_notify: pgid [0x%x], prio [0x%x], ch [0x%x]
chnet_l2dev_up_mb_cb: rc [%d], port [%u], state [%u], cookie [0x%x]
l3in6_dev_config: link local IP not assigned
flowc_id [%u] l2dev_fc [0x%x] already received RA, not sending RS
flowcid [%u] l2dev_fc [0x%x] No IPv6 router
ipv6 preferred addr [%04x %04x %04x %04x] prefix len %u
icmp6 checksum validation failed, or err rcvdignoring icmp6 msg %u, dlen %u
ipv6 tcp recv, init txq wr failed
Invalid data length dlen %u, packet indicates %u bytes
do_icmp_ping6: prefix len 0, directly reach daddr
`0~!9
d Hz8H
ud c~
Ep*`<m
"{+)c
&P/'P4&
/*PQc
O*P,c
`*P,c
`*P,/
P0*P,c
00&4%
J0(4!
00&D"&D%
*$()`6*`7
)$,(`8)`9
[global]
rss_glb_config_mode=basicvirtual
rss_glb_config_options=tnlmapen,hashtoeplitz,tnlalllkp
pl_timeout_value=10000
reg[0x1008]=0x40810/0x21c70
reg[0x100c]=0x22222222
reg[0x10a0]=0x01040810
reg[0x1044]=4096
reg[0x1048]=65536
reg[0x104c]=1536
reg[0x1050]=9024
reg[0x1054]=9216
reg[0x1058]=2048
reg[0x105c]=128
reg[0x1060]=8192
reg[0x1064]=16384
reg[0x10a4]=0x00280000/0x3ffc0000
reg[0x1118]=0x00002800/0x00003c00
reg[0x10a8]=0x402000/0x402000
bar2throttlecount=500
sge_timer_value=5,10,20,50,100,200
reg[0x1124]=0x00000400/0x00000400
reg[0x1130]=0x00d5ffeb
reg[0x113c]=0x0002ffc0
reg[0x7d04]=0x00010000/0x00010000
reg[0x7d6c]=0x00000000/0x00007000
reg[0x7d78]=0x00000400/0x00000000
reg[0x7dc0]=0x0e2f8849
filterMode=fcoemask,srvrsram,fragmentation,mpshittype,protocol,vlan,port,fcoe
filterMask=protocol,fcoe
tp_pmrx=30
tp_pmrx_pagesize=64K
tp_nrxch=0
tp_pmtx=50
tp_pmtx_pagesize=64K
tp_ntxch=0
tp_mtus=88,256,512,576,808,1024,1280,1488,1500,2002,2048,4096,4352,8192,9000,9600
reg[0x7d08]=0x00000800/0x00000800
reg[0x7d48]=0x00000000/0x00000400
reg[0x7d60]=0x06000000/0x07000000
reg[0x19168]=0x04020100
reg[0x19c04]=0x00400000/0x00400000
mc_mode_brc[0]=1
mc_mode_brc[1]=1
reg[0x8dc0]=0x00000004/0x00000004
[function"0"]
nvf=16
wx_caps=all
r_caps=all
nvi=1
niqflint=8
nethctrl=8
neq=16
nexactf=8
cmask=all
pmask=0x1
[function"1"]
nvf=16
wx_caps=all
r_caps=all
nvi=1
niqflint=8
nethctrl=8
neq=16
nexactf=8
cmask=all
pmask=0x2
[function"2"]
nvf=16
wx_caps=all
r_caps=all
nvi=1
niqflint=8
nethctrl=8
neq=16
nexactf=8
cmask=all
pmask=0x4
[function"3"]
nvf=16
wx_caps=all
r_caps=all
nvi=1
niqflint=8
nethctrl=8
neq=16
nexactf=8
cmask=all
pmask=0x8
[function"4"]
wx_caps=all
r_caps=all
nvi=28
niqflint=170
nethctrl=100
neq=256
nqpcq=12288
nexactf=40
cmask=all
pmask=all
nethofld=1024
nroute=32
nclip=32
nfilter=496
nserver=496
nhash=12288
protocol=nic_vm,ofld,rddp,rdmac,iscsi_initiator_pdu,iscsi_target_pdu,iscsi_t10dif
tp_l2t=3072
tp_ddp=2
tp_ddp_iscsi=2
tp_stag=2
tp_pbl=5
tp_rq=7
[function"5"]
wx_caps=all
r_caps=all
nvi=4
niqflint=34
nethctrl=32
neq=64
nexactf=16
cmask=all
pmask=all
nserver=16
nhash=2048
tp_l2t=1020
protocol=iscsi_initiator_fofld
tp_ddp_iscsi=2
iscsi_ntask=2048
iscsi_nsess=2048
iscsi_nconn_per_session=1
iscsi_ninitiator_instance=64
[function"6"]
wx_caps=all
r_caps=all
nvi=4
niqflint=34
nethctrl=32
neq=66
nexactf=32
cmask=all
pmask=all
nhash=2048
tp_l2t=4
protocol=fcoe_initiator
tp_ddp=2
fcoe_nfcf=16
fcoe_nvnp=32
fcoe_nssn=1024
[function"1023"]
wx_caps=all
r_caps=all
nvi=4
cmask=all
pmask=all
nexactf=8
nfilter=16
[function"0/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=6
nethctrl=4
neq=8
nexactf=4
cmask=all
pmask=0x1
[function"1/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=6
nethctrl=4
neq=8
nexactf=4
cmask=all
pmask=0x2
[function"2/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=6
nethctrl=4
neq=8
nexactf=4
cmask=all
pmask=0x4
[function"3/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=6
nethctrl=4
neq=8
nexactf=4
cmask=all
pmask=0x8
[port"0"]
dcb=ppp,dcbx
bg_mem=25
lpbk_mem=25
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[port"1"]
dcb=ppp,dcbx
bg_mem=25
lpbk_mem=25
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[port"2"]
dcb=ppp,dcbx
bg_mem=25
lpbk_mem=25
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[port"3"]
dcb=ppp,dcbx
bg_mem=25
lpbk_mem=25
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[fini]
version=0x1425001c
checksum=0x36228c7b
[global]
rss_glb_config_mode=basicvirtual
rss_glb_config_options=tnlmapen,hashtoeplitz,tnlalllkp
pl_timeout_value=10000
reg[0x1008]=0x40810/0x21c70
reg[0x100c]=0x22222222
reg[0x10a0]=0x01040810
reg[0x1044]=4096
reg[0x1048]=65536
reg[0x104c]=1536
reg[0x1050]=9024
reg[0x1054]=9216
reg[0x1058]=2048
reg[0x105c]=128
reg[0x1060]=8192
reg[0x1064]=16384
reg[0x10a4]=0xa000a000/0xf000f000
reg[0x10a8]=0x402000/0x402000
bar2throttlecount=500
sge_timer_value=5,10,20,50,100,200
reg[0x1124]=0x00000400/0x00000400
reg[0x1130]=0x00d5ffeb
reg[0x113c]=0x0002ffc0
reg[0x7d04]=0x00010000/0x00010000
reg[0x7d6c]=0x00000000/0x00007000
reg[0x7dc0]=0x0e2f8849
filterMode=fcoemask,srvrsram,fragmentation,mpshittype,protocol,vlan,port,fcoe
filterMask=protocol,fcoe
tp_pmrx=30
tp_pmrx_pagesize=64K
tp_nrxch=0
tp_pmtx=50
tp_pmtx_pagesize=64K
tp_ntxch=0
tp_mtus=88,256,512,576,808,1024,1280,1488,1500,2002,2048,4096,4352,8192,9000,9600
reg[0x7d08]=0x00000800/0x00000800
reg[0x7d48]=0x00000000/0x00000400
reg[0x7d60]=0x06000000/0x07000000
reg[0x19168]=0x04020100
reg[0x19c04]=0x00400000/0x00400000
mc_mode_brc[0]=1
mc_mode_brc[1]=1
[function"0"]
wx_caps=all
r_caps=all
nvi=28
niqflint=170
nethctrl=96
neq=252
nqpcq=2048
nexactf=40
cmask=all
pmask=all
nethofld=1024
nroute=32
nclip=32
nfilter=48
nserver=32
nhash=2048
protocol=nic_vm,ofld,rddp,rdmac,iscsi_initiator_pdu,iscsi_target_pdu,iscsi_t10dif
tp_l2t=4092
tp_ddp=2
tp_ddp_iscsi=2
tp_stag=2
tp_pbl=5
tp_rq=7
[function"1"]
wx_caps=all
r_caps=all
nvi=4
niqflint=34
nethctrl=32
neq=66
nexactf=32
cmask=all
pmask=all
nhash=2048
protocol=fcoe_initiator
tp_l2t=4
tp_ddp=2
fcoe_nfcf=16
fcoe_nvnp=32
fcoe_nssn=1024
[function"1023"]
wx_caps=all
r_caps=all
nvi=4
cmask=all
pmask=all
nexactf=8
nfilter=16
[function"0/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=4
nethctrl=2
neq=4
nexactf=4
cmask=all
pmask=0x1
[function"1/*"]
wx_caps=0x82
r_caps=0x86
nvi=1
niqflint=4
nethctrl=2
neq=4
nexactf=4
cmask=all
pmask=0x2
[port"0"]
dcb=ppp,dcbx
bg_mem=25
lpbk_mem=25
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[port"1"]
dcb=ppp,dcbx
bg_mem=25
lpbk_mem=25
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[port"2"]
dcb=ppp,dcbx
bg_mem=25
lpbk_mem=25
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[port"3"]
dcb=ppp,dcbx
bg_mem=25
lpbk_mem=25
hwm=30
lwm=15
dwm=30
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2]=3260,socketnum,5
[fini]
version=0x1425001d
checksum=0x7dc4dcd
|$ UH
wcsstr
RtlUnicodeStringToInteger
RtlInitUnicodeString
MmGetSystemRoutineAddress
RtlCheckRegistryKey
VerSetConditionMask
RtlGetVersion
RtlVerifyVersionInfo
KeDelayExecutionThread
KeDeregisterBugCheckReasonCallback
KeRegisterBugCheckReasonCallback
KeQueryActiveProcessorCountEx
ExAllocatePoolWithTag
ExFreePoolWithTag
IoAllocateErrorLogEntry
IoWriteErrorLogEntry
ZwClose
memcpy_s
isspace
KeAcquireSpinLockRaiseToDpc
KeReleaseSpinLock
KeInitializeSpinLock
MmUnmapIoSpace
MmMapIoSpaceEx
KeQueryTimeIncrement
ZwCreateFile
ZwQueryInformationFile
ZwReadFile
DbgPrint
islower
isdigit
isxdigit
toupper
strncmp
strncpy_s
sprintf_s
strcmp
ntoskrnl.exe
KeStallExecutionProcessor
HAL.dll
Vf_DestroyAdapter
Vf_InitLinkConfig
Vf_CreateAdapter
Vf_Get_AdapterFlags
Vf_Or_AdapterFlags
Vf_And_AdapterFlags
Vf_SetAdapterCsr
Vf_GetAdapterCsrLen
Vf_SetAdapterBar2
Vf_SetAdapterBusInterface
Vf_SetAdapterPciHeader
Vf_Get_PortInfo
Vf_DeAllocVi
Vf_InitAdapter
Vf_GetPortCount
Vf_GetPfVfId
Vf_UnPrepAdapter
Vf_PrepAdapter
Vf_WriteMbox
Vf_Get_SgePktShift
Vf_Query_Params
Vf_Set_Params
Vf_Set_RxMode
Vf_Change_Mac
Vf_Enable_Vi
Vf_Get_Bar2_Address
Vf_Get_Closest_Threshold
Vf_Config_RssRange
Vf_Config_ViRss
Vf_Get_PortStats
Vf_wr_mbox_core
Vf_GetViid
Vf_GetTxChan
Vf_GetLPort
Vf_CreateVi
Vf_ingressq_free
Vf_NicInq_Enable
Vf_GetViDetails
Vf_hdl_fw_rpl
Vf_Get_DevParams
Vf_read_reg
Vf_read_reg64
Vf_write_reg
Vf_write_reg64
Vf_GetMacIndex
Vf_Get_OffloadParams
Vf_Get_AdapterParams
Vf_Free_MacFilter
Vf_Alloc_MacFilter
Vf_Read_Mac
Vf_Read_Vlan
CHT4VFX.SYS
RtlCopyUnicodeString
RtlUnicodeToMultiByteN
RtlAnsiCharToUnicodeChar
WdfVersionBind
WdfVersionUnbind
WdfVersionBindClass
WdfVersionUnbindClass
WDFLDR.SYS
%1 %2
%1 %2
%1 %2
%1 %2
VS_VERSION_INFO
StringFileInfo
000004B0
CompanyName
Chelsio Communications
FileDescription
Virtual Bus Driver for Chelsio 
 T5/T6 Chipset
FileVersion
6.11.4.100
InternalName
cht4vbd.sys
LegalCopyright
Copyright 
 2016 Chelsio Communications. All rights reserved.
OriginalFilename
cht4vbd.sys
ProductName
Chelsio Communications Unified Network I/O Controller
ProductVersion
10.0.10011.16384
VarFileInfo
Translation
@[;:'M
1&uOa
Washington1
Redmond1
Microsoft Corporation1.0,
%Microsoft Windows Production PCA 20110
210902182341Z
220901182341Z0p1
Washington1
Redmond1
Microsoft Corporation1
Microsoft Windows0
2y80T
I0G1-0+
$Microsoft Ireland Operations Limited1
229879+4675800
M0K0I
Chttp://www.microsoft.com/pkiops/crl/MicWinProPCA2011_2011-10-19.crl0a
U0S0Q
Ehttp://www.microsoft.com/pkiops/certs/MicWinProPCA2011_2011-10-19.crt0
Et,@8
Zof1G
WaNja
T^r|B
uOi@Y
Washington1
Redmond1
Microsoft Corporation1200
)Microsoft Root Certificate Authority 20100
111019184142Z
261019185142Z0
Washington1
Redmond1
Microsoft Corporation1.0,
%Microsoft Windows Production PCA 20110
O0M0K
Ehttp://crl.microsoft.com/pki/crl/products/MicRooCerAut_2010-06-23.crl0Z
N0L0J
>http://www.microsoft.com/pki/certs/MicRooCerAut_2010-06-23.crt0
TlP0X
R!s4Z
Washington1
Redmond1
Microsoft Corporation1.0,
%Microsoft Windows Production PCA 2011
7Y40<
,zdaF67qlDatp6yOzQumfwngwfJJoWzD3p9Vz8okD1Q8=0Z
"Microsoft Window
 http://www.microsoft.com/windows0
N$E`o
u^omOHu
20220507033114.141Z0
Washington1
Redmond1
Microsoft Corporation1-0+
$Microsoft Ireland Operations Limited1&0$
Thales TSS ESN:FC41-4BD4-D2201%0#
Microsoft Time-Stamp Service
Washington1
Redmond1
Microsoft Corporation1&0$
Microsoft Time-Stamp PCA 20100
211028192745Z
230126192745Z0
Washington1
Redmond1
Microsoft Corporation1-0+
$Microsoft Ireland Operations Limited1&0$
Thales TSS ESN:FC41-4BD4-D2201%0#
Microsoft Time-Stamp Service0
X0V0T
Nhttp://www.microsoft.com/pkiops/crl/Microsoft%20Time-Stamp%20PCA%202010(1).crl0l
`0^0\
Phttp://www.microsoft.com/pkiops/certs/Microsoft%20Time-Stamp%20PCA%202010(1).crt0
9:Ly~h
&;[QcoJw
Washington1
Redmond1
Microsoft Corporation1200
)Microsoft Root Certificate Authority 20100
210930182225Z
300930183225Z0|1
Washington1
Redmond1
Microsoft Corporation1&0$
Microsoft Time-Stamp PCA 20100
q\Q17
&S|9a
!]_0t
U0S0Q
3http://www.microsoft.com/pkiops/Docs/Repository.htm0
O0M0K
Ehttp://crl.microsoft.com/pki/crl/products/MicRooCerAut_2010-06-23.crl0Z
N0L0J
>http://www.microsoft.com/pki/certs/MicRooCerAut_2010-06-23.crt0
>NGdx
fg:SM
xSu$W
as.,k{n?,
J>f;O
!TkjE
Washington1
Redmond1
Microsoft Corporation1-0+
$Microsoft Ireland Operations Limited1&0$
Thales TSS ESN:FC41-4BD4-D2201%0#
Microsoft Time-Stamp Service
Washington1
Redmond1
Microsoft Corporation1&0$
Microsoft Time-Stamp PCA 20100
20220507052212Z
20220508052212Z0w0=
1/0-0
1(0&0
7l's;
Washington1
Redmond1
Microsoft Corporation1&0$
Microsoft Time-Stamp PCA 2010
Washington1
Redmond1
Microsoft Corporation1&0$
Microsoft Time-Stamp PCA 2010
=/#<T
h8dgW
