
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003501                       # Number of seconds simulated
sim_ticks                                  3501437661                       # Number of ticks simulated
final_tick                               529805487669                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152052                       # Simulator instruction rate (inst/s)
host_op_rate                                   192159                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 264010                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892024                       # Number of bytes of host memory used
host_seconds                                 13262.52                       # Real time elapsed on the host
sim_insts                                  2016587395                       # Number of instructions simulated
sim_ops                                    2548512665                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        57344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       135808                       # Number of bytes read from this memory
system.physmem.bytes_read::total               196992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       131584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            131584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          448                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1061                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1539                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1028                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1028                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       584903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16377273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       511790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     38786354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56260319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       584903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       511790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1096692                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37579992                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37579992                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37579992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       584903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16377273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       511790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     38786354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93840311                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8396734                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3158068                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2576540                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211702                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1343540                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242711                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          326281                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9402                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3271307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17157432                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3158068                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1568992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3720325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1102268                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        488694                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1592108                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8369188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.535683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4648863     55.55%     55.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          304608      3.64%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          456897      5.46%     64.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316155      3.78%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          223184      2.67%     71.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          217586      2.60%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          130632      1.56%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          279825      3.34%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791438     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8369188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376107                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.043346                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3364847                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       512289                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3551442                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        51985                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        888617                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531612                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          232                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20545755                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        888617                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3552793                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48556                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       193242                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3411674                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274300                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19931353                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        113966                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        93922                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27951599                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92769965                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92769965                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17198975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10752589                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3587                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           818798                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1829184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       934058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11437                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       364641                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18577155                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14830682                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6203843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18991630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8369188                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772057                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910702                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2992852     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1644174     19.65%     55.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256536     15.01%     70.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       808028      9.65%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       791314      9.46%     89.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       392898      4.69%     94.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342195      4.09%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63092      0.75%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        78099      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8369188                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          81003     71.63%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         16040     14.18%     85.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16048     14.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12408702     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       187408      1.26%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1458380      9.83%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       774484      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14830682                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766244                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             113091                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007625                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38173352                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24784466                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14420866                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14943773                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        47252                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711610                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          656                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223288                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        888617                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25047                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4841                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18580585                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1829184                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       934058                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1716                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       243956                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14558958                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1363063                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       271724                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2120061                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2070388                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756998                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.733883                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14427278                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14420866                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9344104                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26540970                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.717438                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352063                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326379                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6254188                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213218                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7480571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.647786                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2867633     38.33%     38.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2138173     28.58%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       805191     10.76%     77.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       452913      6.05%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387478      5.18%     88.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       172814      2.31%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       167063      2.23%     93.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       111723      1.49%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       377583      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7480571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117567                       # Number of loads committed
system.switch_cpus0.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788374                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254953                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       377583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25683555                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38050397                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  27546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.839673                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.839673                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.190940                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.190940                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65384663                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20061847                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18884080                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8396734                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3033508                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2468057                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204364                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1296282                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1191713                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          311347                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9094                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3357268                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16587734                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3033508                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1503060                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3482028                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1047882                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        547667                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1640471                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81340                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8226975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.484531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4744947     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          187085      2.27%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          241767      2.94%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          369091      4.49%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          356687      4.34%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          272360      3.31%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161454      1.96%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          243661      2.96%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1649923     20.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8226975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361272                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.975498                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3469370                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       537006                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3354233                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26558                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        839807                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       513582                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19840647                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1172                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        839807                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3653001                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107768                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       161680                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3192939                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       271773                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19255879                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          103                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        117827                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        85493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     26827686                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     89681949                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     89681949                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16615737                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10211912                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4053                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2289                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           772641                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1787549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945215                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18160                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       280187                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17889580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14389989                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27740                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5855678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17792659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          614                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8226975                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749123                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897839                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2888691     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1797200     21.85%     56.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1153242     14.02%     70.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       796056      9.68%     80.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       745445      9.06%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394340      4.79%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       291816      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87719      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72466      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8226975                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          70808     68.95%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14606     14.22%     83.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17277     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11970322     83.19%     83.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203112      1.41%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1623      0.01%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1422112      9.88%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       792820      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14389989                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.713760                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             102691                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007136                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37137383                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23749205                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13982052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14492680                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48495                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       690340                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241647                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        839807                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64572                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10165                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17893442                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       117688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1787549                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945215                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2238                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240071                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14110519                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1338637                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279469                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2112600                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1974506                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            773963                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.680477                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13986111                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13982052                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8977819                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25202736                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665177                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356224                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9733213                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11962432                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5931027                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207548                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7387168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150850                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2875620     38.93%     38.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2109295     28.55%     67.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       779302     10.55%     78.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       445449      6.03%     84.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       369836      5.01%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178288      2.41%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184806      2.50%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        78010      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366562      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7387168                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9733213                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11962432                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1800774                       # Number of memory references committed
system.switch_cpus1.commit.loads              1097206                       # Number of loads committed
system.switch_cpus1.commit.membars               1624                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1715418                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10782793                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244071                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366562                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24914065                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36627195                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 169759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9733213                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11962432                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9733213                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862689                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862689                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159167                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159167                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63506842                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19306434                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18328212                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3248                       # number of misc regfile writes
system.l20.replacements                           464                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          279553                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8656                       # Sample count of references to valid blocks.
system.l20.avg_refs                         32.295864                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          391.943973                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.961350                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   222.924053                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7561.170623                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.047845                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001948                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027212                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.922994                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2859                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2859                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2859                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2859                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2859                       # number of overall hits
system.l20.overall_hits::total                   2859                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          448                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  464                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          448                       # number of demand (read+write) misses
system.l20.demand_misses::total                   464                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          448                       # number of overall misses
system.l20.overall_misses::total                  464                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1932401                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     37968468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       39900869                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1932401                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     37968468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        39900869                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1932401                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     37968468                       # number of overall miss cycles
system.l20.overall_miss_latency::total       39900869                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3307                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3323                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3307                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3323                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3307                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3323                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.135470                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.139633                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.135470                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.139633                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.135470                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.139633                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120775.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 84751.044643                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 85993.252155                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120775.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 84751.044643                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 85993.252155                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120775.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 84751.044643                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 85993.252155                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 318                       # number of writebacks
system.l20.writebacks::total                      318                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          448                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             464                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          448                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              464                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          448                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             464                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1814161                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     34647083                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     36461244                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1814161                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     34647083                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     36461244                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1814161                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     34647083                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     36461244                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.135470                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.139633                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.135470                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.139633                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.135470                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.139633                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113385.062500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77337.238839                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 78580.267241                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 113385.062500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 77337.238839                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 78580.267241                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 113385.062500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 77337.238839                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 78580.267241                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1075                       # number of replacements
system.l21.tagsinuse                      8191.931851                       # Cycle average of tags in use
system.l21.total_refs                          494552                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9267                       # Sample count of references to valid blocks.
system.l21.avg_refs                         53.367001                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          544.442955                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.971665                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   547.941597                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7085.575634                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.066460                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001706                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.066887                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.864938                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999992                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4268                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4268                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2509                       # number of Writeback hits
system.l21.Writeback_hits::total                 2509                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4268                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4268                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4268                       # number of overall hits
system.l21.overall_hits::total                   4268                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1059                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1073                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1061                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1075                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1061                       # number of overall misses
system.l21.overall_misses::total                 1075                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1285295                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     89555787                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       90841082                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       149213                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       149213                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1285295                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     89705000                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        90990295                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1285295                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     89705000                       # number of overall miss cycles
system.l21.overall_miss_latency::total       90990295                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5327                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5341                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2509                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2509                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5329                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5343                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5329                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5343                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.198799                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.200899                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.199099                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.201198                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.199099                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.201198                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 91806.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 84566.371105                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 84660.840634                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 74606.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 74606.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 91806.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 84547.596607                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 84642.134884                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 91806.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 84547.596607                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 84642.134884                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 710                       # number of writebacks
system.l21.writebacks::total                      710                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1059                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1073                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1061                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1075                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1061                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1075                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1178024                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     81286626                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     82464650                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       133803                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       133803                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1178024                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     81420429                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     82598453                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1178024                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     81420429                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     82598453                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.198799                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.200899                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.199099                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.201198                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.199099                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.201198                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84144.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76757.909348                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 76854.287046                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 66901.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 66901.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 84144.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 76739.329877                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 76835.770233                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 84144.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 76739.329877                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 76835.770233                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.961317                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001599738                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2167964.800866                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.961317                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025579                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740323                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1592086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1592086                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1592086                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1592086                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1592086                       # number of overall hits
system.cpu0.icache.overall_hits::total        1592086                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2364721                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2364721                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2364721                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2364721                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2364721                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2364721                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1592108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1592108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1592108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1592108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1592108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1592108                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 107487.318182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 107487.318182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 107487.318182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 107487.318182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 107487.318182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 107487.318182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1948772                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1948772                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1948772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1948772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1948772                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1948772                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121798.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121798.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121798.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121798.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121798.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121798.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3307                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147921484                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3563                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              41515.993264                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   217.188228                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    38.811772                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.848392                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.151608                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1037168                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1037168                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707342                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1714                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1744510                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1744510                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1744510                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1744510                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6644                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6644                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6644                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6644                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6644                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6644                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    195361201                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    195361201                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    195361201                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    195361201                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    195361201                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    195361201                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1043812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1043812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1751154                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1751154                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1751154                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1751154                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006365                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006365                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003794                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003794                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003794                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003794                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29404.154275                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29404.154275                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29404.154275                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29404.154275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29404.154275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29404.154275                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3337                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3337                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3337                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3337                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3307                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     60287754                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     60287754                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     60287754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     60287754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     60287754                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     60287754                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18230.345933                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18230.345933                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18230.345933                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18230.345933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18230.345933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18230.345933                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.971632                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998502248                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2009058.849095                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.971632                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022390                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796429                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1640453                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1640453                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1640453                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1640453                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1640453                       # number of overall hits
system.cpu1.icache.overall_hits::total        1640453                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1816478                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1816478                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1816478                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1816478                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1816478                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1816478                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1640471                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1640471                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1640471                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1640471                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1640471                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1640471                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 100915.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100915.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 100915.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100915.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 100915.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100915.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1307324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1307324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1307324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1307324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1307324                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1307324                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93380.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 93380.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 93380.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 93380.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 93380.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 93380.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5329                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157209977                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5585                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28148.608236                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.669005                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.330995                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885426                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114574                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1019035                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1019035                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       699785                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        699785                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1725                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1624                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1718820                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1718820                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1718820                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1718820                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13540                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13540                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          422                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          422                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13962                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13962                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13962                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13962                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    584673405                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    584673405                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     39859941                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     39859941                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    624533346                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    624533346                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    624533346                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    624533346                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1032575                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1032575                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       700207                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       700207                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1732782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1732782                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1732782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1732782                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013113                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013113                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000603                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000603                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008058                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008058                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008058                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008058                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43181.196824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43181.196824                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 94454.836493                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94454.836493                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44730.937258                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44730.937258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44730.937258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44730.937258                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       266223                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        88741                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2509                       # number of writebacks
system.cpu1.dcache.writebacks::total             2509                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8213                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8213                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          420                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          420                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8633                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8633                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8633                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8633                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5327                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5327                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5329                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5329                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    125432280                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    125432280                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       151213                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       151213                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    125583493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    125583493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    125583493                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    125583493                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005159                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005159                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003075                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003075                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003075                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003075                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23546.513985                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23546.513985                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75606.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75606.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23566.052355                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23566.052355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23566.052355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23566.052355                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
