{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734432207033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734432207033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 10:43:26 2024 " "Processing started: Tue Dec 17 10:43:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734432207033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432207033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SquareCounter -c SquareCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off SquareCounter -c SquareCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432207033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734432207211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734432207211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/adder_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8bits-behavioral " "Found design unit 1: adder_8bits-behavioral" {  } { { "ADDER/adder_8bits.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/adder_8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211256 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_8bits " "Found entity 1: adder_8bits" {  } { { "ADDER/adder_8bits.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/adder_8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x^2/xsquare_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_x^2/xsquare_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xSquare_ROM-logicFunction " "Found design unit 1: xSquare_ROM-logicFunction" {  } { { "ROM_X^2/xSquare_ROM.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ROM_X^2/xSquare_ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211259 ""} { "Info" "ISGN_ENTITY_NAME" "1 xSquare_ROM " "Found entity 1: xSquare_ROM" {  } { { "ROM_X^2/xSquare_ROM.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ROM_X^2/xSquare_ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "REG/reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/REG/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "REG/reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/REG/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "REG/FFD.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/REG/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "REG/FFD.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/REG/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux/mux2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x8-structural " "Found design unit 1: mux_2x8-structural" {  } { { "MUX/MUX2x8.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/MUX/MUX2x8.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x8 " "Found entity 1: mux_2x8" {  } { { "MUX/MUX2x8.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/MUX/MUX2x8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "ADDER/half_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/half_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211261 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "ADDER/half_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "ADDER/full_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/full_adder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211262 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ADDER/full_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsd_2425i_tlab3/tlab3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsd_2425i_tlab3/tlab3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLAB3_tb-TLAB3_tb_arch " "Found design unit 1: TLAB3_tb-TLAB3_tb_arch" {  } { { "LSD_2425i_TLAB3/TLAB3_tb.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/TLAB3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211264 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLAB3_tb " "Found entity 1: TLAB3_tb" {  } { { "LSD_2425i_TLAB3/TLAB3_tb.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/TLAB3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsd_2425i_tlab3/int7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsd_2425i_tlab3/int7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int7seg-logicFunction " "Found design unit 1: int7seg-logicFunction" {  } { { "LSD_2425i_TLAB3/int7seg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/int7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211264 ""} { "Info" "ISGN_ENTITY_NAME" "1 int7seg " "Found entity 1: int7seg" {  } { { "LSD_2425i_TLAB3/int7seg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/int7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsd_2425i_tlab3/decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsd_2425i_tlab3/decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-logicFuntion " "Found design unit 1: decoderHex-logicFuntion" {  } { { "LSD_2425i_TLAB3/decoderHex.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/decoderHex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211265 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "LSD_2425i_TLAB3/decoderHex.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/decoderHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsd_2425i_tlab3/bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsd_2425i_tlab3/bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-Behavioral " "Found design unit 1: bin2bcd-Behavioral" {  } { { "LSD_2425i_TLAB3/bin2dec.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/bin2dec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211265 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "LSD_2425i_TLAB3/bin2dec.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/bin2dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squarecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squarecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SquareCounter-behavioral " "Found design unit 1: SquareCounter-behavioral" {  } { { "SquareCounter.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/SquareCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211266 ""} { "Info" "ISGN_ENTITY_NAME" "1 SquareCounter " "Found entity 1: SquareCounter" {  } { { "SquareCounter.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/SquareCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm_chart/asm_chart_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asm_chart/asm_chart_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asm_chart_rom-logicFunction " "Found design unit 1: asm_chart_rom-logicFunction" {  } { { "ASM_CHART/asm_chart_rom.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_rom.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211266 ""} { "Info" "ISGN_ENTITY_NAME" "1 asm_chart_rom " "Found entity 1: asm_chart_rom" {  } { { "ASM_CHART/asm_chart_rom.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm_chart/asm_chart_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asm_chart/asm_chart_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asm_chart_reg-behavioral " "Found design unit 1: asm_chart_reg-behavioral" {  } { { "ASM_CHART/asm_chart_reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211267 ""} { "Info" "ISGN_ENTITY_NAME" "1 asm_chart_reg " "Found entity 1: asm_chart_reg" {  } { { "ASM_CHART/asm_chart_reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211267 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_logic asm_chart_reg.vhd(32) " "VHDL type mismatch error at asm_chart_reg.vhd(32): std_logic type does not match integer literal" {  } { { "ASM_CHART/asm_chart_reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_reg.vhd" 32 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1734432211268 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734432211312 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 17 10:43:31 2024 " "Processing ended: Tue Dec 17 10:43:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734432211312 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734432211312 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734432211312 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734432207033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734432207033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 10:43:26 2024 " "Processing started: Tue Dec 17 10:43:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734432207033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432207033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SquareCounter -c SquareCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off SquareCounter -c SquareCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432207033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734432207211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734432207211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/adder_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8bits-behavioral " "Found design unit 1: adder_8bits-behavioral" {  } { { "ADDER/adder_8bits.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/adder_8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211256 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_8bits " "Found entity 1: adder_8bits" {  } { { "ADDER/adder_8bits.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/adder_8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x^2/xsquare_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_x^2/xsquare_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xSquare_ROM-logicFunction " "Found design unit 1: xSquare_ROM-logicFunction" {  } { { "ROM_X^2/xSquare_ROM.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ROM_X^2/xSquare_ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211259 ""} { "Info" "ISGN_ENTITY_NAME" "1 xSquare_ROM " "Found entity 1: xSquare_ROM" {  } { { "ROM_X^2/xSquare_ROM.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ROM_X^2/xSquare_ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "REG/reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/REG/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "REG/reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/REG/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "REG/FFD.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/REG/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "REG/FFD.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/REG/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux/mux2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x8-structural " "Found design unit 1: mux_2x8-structural" {  } { { "MUX/MUX2x8.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/MUX/MUX2x8.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x8 " "Found entity 1: mux_2x8" {  } { { "MUX/MUX2x8.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/MUX/MUX2x8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "ADDER/half_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/half_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211261 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "ADDER/half_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "ADDER/full_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/full_adder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211262 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "ADDER/full_adder.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ADDER/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsd_2425i_tlab3/tlab3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsd_2425i_tlab3/tlab3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLAB3_tb-TLAB3_tb_arch " "Found design unit 1: TLAB3_tb-TLAB3_tb_arch" {  } { { "LSD_2425i_TLAB3/TLAB3_tb.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/TLAB3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211264 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLAB3_tb " "Found entity 1: TLAB3_tb" {  } { { "LSD_2425i_TLAB3/TLAB3_tb.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/TLAB3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsd_2425i_tlab3/int7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsd_2425i_tlab3/int7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int7seg-logicFunction " "Found design unit 1: int7seg-logicFunction" {  } { { "LSD_2425i_TLAB3/int7seg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/int7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211264 ""} { "Info" "ISGN_ENTITY_NAME" "1 int7seg " "Found entity 1: int7seg" {  } { { "LSD_2425i_TLAB3/int7seg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/int7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsd_2425i_tlab3/decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsd_2425i_tlab3/decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-logicFuntion " "Found design unit 1: decoderHex-logicFuntion" {  } { { "LSD_2425i_TLAB3/decoderHex.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/decoderHex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211265 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "LSD_2425i_TLAB3/decoderHex.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/decoderHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsd_2425i_tlab3/bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsd_2425i_tlab3/bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-Behavioral " "Found design unit 1: bin2bcd-Behavioral" {  } { { "LSD_2425i_TLAB3/bin2dec.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/bin2dec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211265 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "LSD_2425i_TLAB3/bin2dec.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/LSD_2425i_TLAB3/bin2dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squarecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squarecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SquareCounter-behavioral " "Found design unit 1: SquareCounter-behavioral" {  } { { "SquareCounter.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/SquareCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211266 ""} { "Info" "ISGN_ENTITY_NAME" "1 SquareCounter " "Found entity 1: SquareCounter" {  } { { "SquareCounter.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/SquareCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm_chart/asm_chart_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asm_chart/asm_chart_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asm_chart_rom-logicFunction " "Found design unit 1: asm_chart_rom-logicFunction" {  } { { "ASM_CHART/asm_chart_rom.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_rom.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211266 ""} { "Info" "ISGN_ENTITY_NAME" "1 asm_chart_rom " "Found entity 1: asm_chart_rom" {  } { { "ASM_CHART/asm_chart_rom.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm_chart/asm_chart_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asm_chart/asm_chart_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asm_chart_reg-behavioral " "Found design unit 1: asm_chart_reg-behavioral" {  } { { "ASM_CHART/asm_chart_reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211267 ""} { "Info" "ISGN_ENTITY_NAME" "1 asm_chart_reg " "Found entity 1: asm_chart_reg" {  } { { "ASM_CHART/asm_chart_reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734432211267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211267 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_logic asm_chart_reg.vhd(32) " "VHDL type mismatch error at asm_chart_reg.vhd(32): std_logic type does not match integer literal" {  } { { "ASM_CHART/asm_chart_reg.vhd" "" { Text "C:/Isel/1Semestre/LSD/AV/AV_LAB3/ASM_CHART/asm_chart_reg.vhd" 32 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1734432211268 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734432211312 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 17 10:43:31 2024 " "Processing ended: Tue Dec 17 10:43:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734432211312 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734432211312 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734432211312 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734432211312 ""}
