
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.496014                       # Number of seconds simulated
sim_ticks                                496014328000                       # Number of ticks simulated
final_tick                               496014328000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 412247                       # Simulator instruction rate (inst/s)
host_op_rate                                   412455                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              125804253                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672244                       # Number of bytes of host memory used
host_seconds                                  3942.75                       # Real time elapsed on the host
sim_insts                                  1625385210                       # Number of instructions simulated
sim_ops                                    1626207280                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           29056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              74496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        29056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29056                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1164                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              58579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              25806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         65805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                150189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         58579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            58579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             58579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             25806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        65805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               150189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  74496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   74496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  496014233000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    377.936842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.425454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.084669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           67     35.26%     35.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           40     21.05%     56.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16      8.42%     64.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      3.68%     68.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.26%     73.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.58%     75.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.63%     77.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.05%     78.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           40     21.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          190                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     38023652                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                59848652                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5820000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32666.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51416.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  426129066.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   714000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   356730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5576340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14751360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             11241540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               949440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        33391740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        18037920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     119011394040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           119096413110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.106800                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         495987135514                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1723000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       6276000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 495867000500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     46969500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      19100736                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     73258264                       # Time in different power states
system.mem_ctrls_1.actEnergy                   714000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   364320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2734620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             11993940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2870880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        79422660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        63429120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     118966036680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           119169361740                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.253869                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         495980488000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6049000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17812000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 495641200500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    165182250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       9910250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    174174000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               233022864                       # Number of BP lookups
system.cpu.branchPred.condPredicted         220758422                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          11327710                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            219945839                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               219935514                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.995306                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3459603                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                374                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                740                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              380                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu.branchPred.allExpertsWrong         5888590                       # Number of times all experts voted incorrectly.
system.cpu.branchPred.allExpertsRight       156291485                       # Number of times all experts voted correctly.
system.cpu.branchPred.lowWeightExpertsWon       705714                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu.branchPred.oneCorrectExpert        3588442                       # Number of times when there is a single correct expert on a mispredict.
system.cpu.branchPred.twoCorrectExpert        1649334                       # Number of times when there are two correct experts on a mispredict.
system.cpu.branchPred.threeCorrectExpert            0                       # Number of times when there are three correct experts on a mispredict.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        992028657                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10433638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     2132750388                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   233022864                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          223395857                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     970208097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                22691480                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  446                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          552                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 683032910                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   335                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          991988473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.151559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.968814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24404037      2.46%      2.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                328548938     33.12%     35.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                111333668     11.22%     46.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                527701830     53.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            991988473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.234895                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.149888                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 65883794                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              86201275                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 766650177                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              61908038                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               11345189                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved            206274706                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   568                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             2011530757                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              50002412                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               11345189                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                123384669                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                35222037                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          17868                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 768282177                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              53736533                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1958813814                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              22417320                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              32521984                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   9581                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1524                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          2245473573                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2646933797                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       2039454620                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups            12595                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps            1870571236                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                374902337                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                839                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            561                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 101474318                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            695498907                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           111196140                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads         193130351                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7158238                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1936186283                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 542                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1823891641                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           5823284                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       309979544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    231558487                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            114                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     991988473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.838622                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.990115                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           123686847     12.47%     12.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           206380099     20.80%     33.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           370009380     37.30%     70.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           290155983     29.25%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1755987      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 177      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       991988473                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                81640292     20.31%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    203      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              318332068     79.20%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1973233      0.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               459      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1059271743     58.08%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  801      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  811      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1608      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1836      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1207      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            661786434     36.28%     94.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           102826738      5.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1823891641                       # Type of FU issued
system.cpu.iq.rate                           1.838547                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   401945797                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.220378                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5047516699                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        2246174574                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1787822907                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2225823353                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads        264745989                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    110475544                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses      1779064                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        20939                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     20359774                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3804                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            58                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               11345189                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                29327694                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   889                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1936458195                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             695498907                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            111196140                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                541                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   890                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          20939                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        9257223                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2578949                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             11836172                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1800077992                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             646393863                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          23813649                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        271370                       # number of nop insts executed
system.cpu.iew.exec_refs                    747516895                       # number of memory reference insts executed
system.cpu.iew.exec_branches                187189214                       # Number of branches executed
system.cpu.iew.exec_stores                  101123032                       # Number of stores executed
system.cpu.iew.exec_rate                     1.814542                       # Inst execution rate
system.cpu.iew.wb_sent                     1793281500                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1787832897                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1462595003                       # num instructions producing a value
system.cpu.iew.wb_consumers                1820680706                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.802199                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.803323                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       286319490                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             428                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          11327159                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    951315603                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.709639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.547311                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    409530341     43.05%     43.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    289479345     30.43%     73.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     75789881      7.97%     81.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11096295      1.17%     82.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     14276820      1.50%     84.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6899104      0.73%     84.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     15433533      1.62%     86.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     62628182      6.58%     93.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     66182102      6.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    951315603                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1625584010                       # Number of instructions committed
system.cpu.commit.committedOps             1626406080                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      675859729                       # Number of memory references committed
system.cpu.commit.loads                     585023363                       # Number of loads committed
system.cpu.commit.membars                         416                       # Number of memory barriers committed
system.cpu.commit.branches                  178676239                       # Number of branches committed
system.cpu.commit.vec_insts                      9648                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1451808722                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2135792                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          402      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        950540108     58.44%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             604      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             811      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1608      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            1608      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1207      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       585023363     35.97%     94.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       90836366      5.59%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1626406080                       # Class of committed instruction
system.cpu.commit.bw_lim_events              66182102                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   2797858928                       # The number of ROB reads
system.cpu.rob.rob_writes                  3866208035                       # The number of ROB writes
system.cpu.timesIdled                             331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1625385210                       # Number of Instructions Simulated
system.cpu.committedOps                    1626207280                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.610334                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.610334                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.638446                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.638446                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1861461963                       # number of integer regfile reads
system.cpu.int_regfile_writes              1507711871                       # number of integer regfile writes
system.cpu.vec_regfile_reads                    12468                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6836                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 530472624                       # number of cc regfile reads
system.cpu.cc_regfile_writes                535083819                       # number of cc regfile writes
system.cpu.misc_regfile_reads              1830007047                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    831                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               320                       # number of replacements
system.cpu.dcache.tags.tagsinuse           643.533916                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           472478443                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               984                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          480161.019309                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   643.533916                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.628451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.628451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          664                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         944962698                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        944962698                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    381643795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       381643795                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     90833817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       90833817                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          416                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          415                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          415                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     472477612                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        472477612                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    472477612                       # number of overall hits
system.cpu.dcache.overall_hits::total       472477612                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           278                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2134                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2412                       # number of overall misses
system.cpu.dcache.overall_misses::total          2412                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     22088500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22088500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     51469969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     51469969                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       175000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       175000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     73558469                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73558469                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     73558469                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73558469                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    381644073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    381644073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     90835951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     90835951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          415                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    472480024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    472480024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    472480024                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    472480024                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000023                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.004785                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004785                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79455.035971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79455.035971                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24119.010778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24119.010778                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 30496.877695                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30496.877695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 30496.877695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30496.877695                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4573                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              49                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.326531                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          320                       # number of writebacks
system.cpu.dcache.writebacks::total               320                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1256                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1256                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1429                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1429                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1429                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1429                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          878                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          983                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8906500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8906500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     19352970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19352970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        95500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        95500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     28259470                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28259470                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     28259470                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28259470                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002392                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84823.809524                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84823.809524                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22042.107062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22042.107062                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        95500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        95500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28748.189217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28748.189217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28748.189217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28748.189217                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               208                       # number of replacements
system.cpu.icache.tags.tagsinuse           322.926705                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           683032210                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1219700.375000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   322.926705                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.630716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.630716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1366066374                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1366066374                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    683032210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       683032210                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     683032210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        683032210                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    683032210                       # number of overall hits
system.cpu.icache.overall_hits::total       683032210                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          697                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           697                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          697                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            697                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          697                       # number of overall misses
system.cpu.icache.overall_misses::total           697                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     49759986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49759986                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     49759986                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49759986                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     49759986                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49759986                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    683032907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    683032907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    683032907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    683032907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    683032907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    683032907                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71391.658537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71391.658537                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 71391.658537                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71391.658537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 71391.658537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71391.658537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17000                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               140                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   121.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          561                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     41654490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41654490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     41654490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41654490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     41654490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41654490                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74250.427807                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74250.427807                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74250.427807                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74250.427807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74250.427807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74250.427807                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             3655                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3673                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   239                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   109.912098                       # Cycle average of tags in use
system.l2.tags.total_refs                         157                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       146                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.075342                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       80.753341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    29.158757                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.003354                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000946                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.003510                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17586                       # Number of tag accesses
system.l2.tags.data_accesses                    17586                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          309                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              309                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              215                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   773                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                106                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   106                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   778                       # number of demand (read+write) hits
system.l2.demand_hits::total                      884                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  106                       # number of overall hits
system.l2.overall_hits::cpu.data                  778                       # number of overall hits
system.l2.overall_hits::total                     884                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 105                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           455                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              455                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             101                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 455                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 206                       # number of demand (read+write) misses
system.l2.demand_misses::total                    661                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                455                       # number of overall misses
system.l2.overall_misses::cpu.data                206                       # number of overall misses
system.l2.overall_misses::total                   661                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     12985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12985000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     40368000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40368000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8808000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8808000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      40368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      21793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         62161000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     40368000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     21793000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        62161000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          215                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               561                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               984                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1545                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              561                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              984                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1545                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.119590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.119590                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.811052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.811052                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.952830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.952830                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.811052                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.209350                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.427832                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.811052                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.209350                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.427832                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 123666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123666.666667                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 88720.879121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88720.879121                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87207.920792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87207.920792                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88720.879121                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 105791.262136                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94040.847201                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88720.879121                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 105791.262136                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94040.847201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          531                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            531                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            104                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          455                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          455                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           96                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               655                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1186                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     42087490                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     42087490                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12346000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12346000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     37644000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37644000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7907500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7907500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     37644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     20253500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     57897500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     37644000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     20253500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     42087490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     99984990                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.118451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.811052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.811052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.905660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.905660                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.811052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.203252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.423948                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.811052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.203252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.767638                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 79260.809793                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79260.809793                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 118711.538462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118711.538462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 82734.065934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82734.065934                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82369.791667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82369.791667                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 82734.065934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 101267.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88393.129771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 82734.065934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 101267.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 79260.809793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84304.376054                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1164                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1060                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        74496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   74496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1164                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1164    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1164                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1577074                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6132028                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         2073                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 496014328000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          219                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           561                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        49152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        83456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 132608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             611                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016234                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126403                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2121     98.38%     98.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      1.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1564500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            840000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1476998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
