{"document":"RISC-V assembly language\nRISC-V assembly language is a low-level programming language that is used to produce object code for the RISC-V class of processors. Assembly languages are closely tied to the architecture's machine code instructions, allowing for precise control over hardware.\nAssemblers include GNU Assembler and LLVM.","icl_document":"RISC-V is an open standard instruction set architecture.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"What is RISC-V?","icl_response_1":"RISC-V is an open standard instruction set architecture.","icl_query_2":"Why was RISC-V created?","icl_response_2":"To provide an open, flexible instruction set for research and development.","icl_query_3":"What does RISC-V enable?","icl_response_3":"It enables open hardware development and education.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"What is RISC-V assembly language used for?\n\nA) High-level programming\nB) Graphic design\nC) Creating machine code instructions\nD) Low-level programming","mmlubench_answer":"D) Low-level programming","dataset_type":"mcq_qa","answer":3,"choices":["High-level programming","Graphic design","Creating machine code instructions","Low-level programming"],"question":"What is RISC-V assembly language used for?"}
{"document":"RISC-V assembly language\nRISC-V assembly language is a low-level programming language that is used to produce object code for the RISC-V class of processors. Assembly languages are closely tied to the architecture's machine code instructions, allowing for precise control over hardware.\nAssemblers include GNU Assembler and LLVM.","icl_document":"RISC-V architecture is simple and modular.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"What type of architecture is RISC-V?","icl_response_1":"A reduced instruction set computing (RISC) architecture.","icl_query_2":"What is a key feature of RISC-V?","icl_response_2":"Its simplicity and modular instruction sets.","icl_query_3":"Can RISC-V be extended?","icl_response_3":"Yes, developers can add custom instructions if needed.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"What type of programming language is RISC-V assembly language?\n\nA) High-level\nB) Compiled\nC) Interpreted\nD) Low-level","mmlubench_answer":"D) Low-level","dataset_type":"mcq_qa","answer":3,"choices":["High-level","Compiled","Interpreted","Low-level"],"question":"What type of programming language is RISC-V assembly language?"}
{"document":"RISC-V assembly language\nRISC-V assembly language is a low-level programming language that is used to produce object code for the RISC-V class of processors. Assembly languages are closely tied to the architecture's machine code instructions, allowing for precise control over hardware.\nAssemblers include GNU Assembler and LLVM.","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"What kind of programming language is RISC-V assembly language?\n\nA) High-level\nB) Compiled\nC) Low-level\nD) Interpreted","mmlubench_answer":"C) Low-level","dataset_type":"mcq_qa","answer":2,"choices":["High-level","Compiled","Low-level","Interpreted"],"question":"What kind of programming language is RISC-V assembly language?"}
{"document":"RISC-V assembly language\nMnemonics and opcodes\nEach instruction in the RISC-V assembly language is represented by a mnemonic which often combines with one or more operands to translate into one or more bytes known as an opcode.","icl_document":"RISC-V architecture is simple and modular.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"What type of architecture is RISC-V?","icl_response_1":"A reduced instruction set computing (RISC) architecture.","icl_query_2":"What is a key feature of RISC-V?","icl_response_2":"Its simplicity and modular instruction sets.","icl_query_3":"Can RISC-V be extended?","icl_response_3":"Yes, developers can add custom instructions if needed.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"What does the term \"mnemonic\" refer to in the context of RISC-V assembly language?\n\nA) A specific type of instruction\nB) The process of translating instructions into machine code\nC) A memory location for storing data\nD) A shorthand representation for an instruction and its operands","mmlubench_answer":"D) A shorthand representation for an instruction and its operands","dataset_type":"mcq_qa","answer":3,"choices":["A specific type of instruction","The process of translating instructions into machine code","A memory location for storing data","A shorthand representation for an instruction and its operands"],"question":"What does the term \"mnemonic\" refer to in the context of RISC-V assembly language?"}
{"document":"RISC-V assembly language\nMnemonics and opcodes\nEach instruction in the RISC-V assembly language is represented by a mnemonic which often combines with one or more operands to translate into one or more bytes known as an opcode.","icl_document":"RISC-V architecture is simple and modular.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"What type of architecture is RISC-V?","icl_response_1":"A reduced instruction set computing (RISC) architecture.","icl_query_2":"What is a key feature of RISC-V?","icl_response_2":"Its simplicity and modular instruction sets.","icl_query_3":"Can RISC-V be extended?","icl_response_3":"Yes, developers can add custom instructions if needed.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"What does the term \"opcode\" refer to in RISC-V assembly language?\n\nA) A memory location for storing instructions\nB) The process of translating data into machine code\nC) A specific type of mnemonic\nD) A set of bytes representing a specific instruction","mmlubench_answer":"D) A set of bytes representing a specific instruction","dataset_type":"mcq_qa","answer":3,"choices":["A memory location for storing instructions","The process of translating data into machine code","A specific type of mnemonic","A set of bytes representing a specific instruction"],"question":"What does the term \"opcode\" refer to in RISC-V assembly language?"}
{"document":"RISC-V assembly language\nRegisters\nRISC-V processors feature a set of registers that serve as storage for binary data and addresses during program execution. These registers are categorized into integer registers and floating-point registers.","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which type of registers does RISC-V processors have, and what are they used for?\n\nA) Floating-point only, used for storing addresses\nB) Integer only, used for storing binary data\nC) Both integer and floating-point, used for storing binary data\nD) Both integer and floating-point, used for storing addresses","mmlubench_answer":"C) Both integer and floating-point, used for storing binary data and addresses","dataset_type":"mcq_qa","answer":2,"choices":["Floating-point only, used for storing addresses","Integer only, used for storing binary data","Both integer and floating-point, used for storing binary data","Both integer and floating-point, used for storing addresses"],"question":"Which type of registers does RISC-V processors have, and what are they used for?"}
{"document":"RISC-V assembly language\nRegisters\nRISC-V processors feature a set of registers that serve as storage for binary data and addresses during program execution. These registers are categorized into integer registers and floating-point registers.","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which category of registers does RISC-V processors exclusively use for arithmetic operations?\n\nA) Floating-point registers\nB) Integer registers\nC) Input\/output registers\nD) Control registers","mmlubench_answer":"A) Floating-point registers","dataset_type":"mcq_qa","answer":0,"choices":["Floating-point registers","Integer registers","Input\/output registers","Control registers"],"question":"Which category of registers does RISC-V processors exclusively use for arithmetic operations?"}
{"document":"RISC-V assembly language\nRegisters\nRISC-V processors feature a set of registers that serve as storage for binary data and addresses during program execution. These registers are categorized into integer registers and floating-point registers.","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"What does the RISC-V processor use for general data storage and addressing?\n\nA) Integer registers\nB) Floating-point registers\nC) Input\/output registers\nD) Control registers","mmlubench_answer":"A) Integer registers","dataset_type":"mcq_qa","answer":0,"choices":["Integer registers","Floating-point registers","Input\/output registers","Control registers"],"question":"What does the RISC-V processor use for general data storage and addressing?"}
{"document":"RISC-V assembly language\nInstruction types\nFloating-point instructions\nRISC-V assembly language includes instructions for a floating-point unit (FPU).","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"What type of instructions does RISC-V assembly language include for?\n\nA) String manipulation\nB) Input\/Output operations\nC) Arithmetic operations using integers\nD) Arithmetic operations using floating-point numbers","mmlubench_answer":"D) Arithmetic operations using floating-point numbers","dataset_type":"mcq_qa","answer":3,"choices":["String manipulation","Input\/Output operations","Arithmetic operations using integers","Arithmetic operations using floating-point numbers"],"question":"What type of instructions does RISC-V assembly language include for?"}
{"document":"RISC-V assembly language\nProgram flow\nThe RISC-V assembly has conditional branch instructions based on comparison: beq (equal), bne (not equal), blt (less than, signed), bltu (less than, unsigned), bge (greater than or equal, signed), and bgeu (greater than or equal, unsigned).","icl_document":"RISC-V is maintained by a foundation.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Who created RISC-V?","icl_response_1":"The RISC-V Foundation.","icl_query_2":"What does the RISC-V Foundation do?","icl_response_2":"It manages the ISA standard and promotes RISC-V adoption.","icl_query_3":"Is RISC-V a global initiative?","icl_response_3":"Yes, it has contributors and adopters worldwide.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which RISC-V assembly language instruction checks if two values are equal?\nA) blt (less than, signed)\nB) bne (not equal)\nC) bltu (less than, unsigned)\nD) bge (greater than or equal, signed)","mmlubench_answer":"B) bne (not equal)","dataset_type":"mcq_qa","answer":1,"choices":["blt (less than, signed)","bne (not equal)","bltu (less than, unsigned)","bge (greater than or equal, signed)"],"question":"Which RISC-V assembly language instruction checks if two values are equal?"}
{"document":"RISC-V assembly language\nProgram flow\nThe RISC-V assembly has conditional branch instructions based on comparison: beq (equal), bne (not equal), blt (less than, signed), bltu (less than, unsigned), bge (greater than or equal, signed), and bgeu (greater than or equal, unsigned).","icl_document":"RISC-V is maintained by a foundation.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Who created RISC-V?","icl_response_1":"The RISC-V Foundation.","icl_query_2":"What does the RISC-V Foundation do?","icl_response_2":"It manages the ISA standard and promotes RISC-V adoption.","icl_query_3":"Is RISC-V a global initiative?","icl_response_3":"Yes, it has contributors and adopters worldwide.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which RISC-V assembly language instruction checks if a value is less than, unsigned?\nA) beq (equal)\nB) blt (less than, signed)\nC) bltu (less than, unsigned)\nD) bgeu (greater than or equal, unsigned)","mmlubench_answer":"C) bltu (less than, unsigned)","dataset_type":"mcq_qa","answer":2,"choices":["beq (equal)","blt (less than, signed)","bltu (less than, unsigned)","bgeu (greater than or equal, unsigned)"],"question":"Which RISC-V assembly language instruction checks if a value is less than, unsigned?"}
{"document":"RISC-V assembly language\nProgram flow\nThe RISC-V assembly has conditional branch instructions based on comparison: beq (equal), bne (not equal), blt (less than, signed), bltu (less than, unsigned), bge (greater than or equal, signed), and bgeu (greater than or equal, unsigned).","icl_document":"RISC-V is maintained by a foundation.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Who created RISC-V?","icl_response_1":"The RISC-V Foundation.","icl_query_2":"What does the RISC-V Foundation do?","icl_response_2":"It manages the ISA standard and promotes RISC-V adoption.","icl_query_3":"Is RISC-V a global initiative?","icl_response_3":"Yes, it has contributors and adopters worldwide.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which RISC-V assembly language instruction checks if a value is greater than or equal to, signed?\nA) beq (equal)\nB) bne (not equal)\nC) blt (less than, signed)\nD) bge (greater than or equal, signed)","mmlubench_answer":"D) bge (greater than or equal, signed)","dataset_type":"mcq_qa","answer":3,"choices":["beq (equal)","bne (not equal)","blt (less than, signed)","bge (greater than or equal, signed)"],"question":"Which RISC-V assembly language instruction checks if a value is greater than or equal to, signed?"}
{"document":"RISC-V assembly language\nProgram flow\nThe RISC-V assembly has conditional branch instructions based on comparison: beq (equal), bne (not equal), blt (less than, signed), bltu (less than, unsigned), bge (greater than or equal, signed), and bgeu (greater than or equal, unsigned).","icl_document":"RISC-V is maintained by a foundation.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Who created RISC-V?","icl_response_1":"The RISC-V Foundation.","icl_query_2":"What does the RISC-V Foundation do?","icl_response_2":"It manages the ISA standard and promotes RISC-V adoption.","icl_query_3":"Is RISC-V a global initiative?","icl_response_3":"Yes, it has contributors and adopters worldwide.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which RISC-V assembly language instruction checks if a value is greater than or equal to, unsigned?\nA) beq (equal)\nB) bne (not equal)\nC) blt (less than, signed)\nD) bgeu (greater than or equal, unsigned)","mmlubench_answer":"D) bgeu (greater than or equal, unsigned)","dataset_type":"mcq_qa","answer":3,"choices":["beq (equal)","bne (not equal)","blt (less than, signed)","bgeu (greater than or equal, unsigned)"],"question":"Which RISC-V assembly language instruction checks if a value is greater than or equal to, unsigned?"}
{"document":"RISC-V assembly language\nProgram flow\nThe RISC-V assembly has conditional branch instructions based on comparison: beq (equal), bne (not equal), blt (less than, signed), bltu (less than, unsigned), bge (greater than or equal, signed), and bgeu (greater than or equal, unsigned).","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which RISC-V assembly language instruction checks if two values are equal?\n\nA) blt (less than, signed)\nB) bne (not equal)\nC) bltu (less than, unsigned)\nD) bgeu (greater than or equal, unsigned)","mmlubench_answer":"B) bne (not equal)","dataset_type":"mcq_qa","answer":1,"choices":["blt (less than, signed)","bne (not equal)","bltu (less than, unsigned)","bgeu (greater than or equal, unsigned)"],"question":"Which RISC-V assembly language instruction checks if two values are equal?"}
{"document":"RISC-V assembly language\nProgram flow\nThe RISC-V assembly has conditional branch instructions based on comparison: beq (equal), bne (not equal), blt (less than, signed), bltu (less than, unsigned), bge (greater than or equal, signed), and bgeu (greater than or equal, unsigned).","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which RISC-V assembly language instruction checks if one value is less than another signed value?\n\nA) beq (equal)\nB) blt (less than, signed)\nC) bltu (less than, unsigned)\nD) bgeu (greater than or equal, unsigned)","mmlubench_answer":"B) blt (less than, signed)","dataset_type":"mcq_qa","answer":1,"choices":["beq (equal)","blt (less than, signed)","bltu (less than, unsigned)","bgeu (greater than or equal, unsigned)"],"question":"Which RISC-V assembly language instruction checks if one value is less than another signed value?"}
{"document":"RISC-V assembly language\nProgram flow\nThe RISC-V assembly has conditional branch instructions based on comparison: beq (equal), bne (not equal), blt (less than, signed), bltu (less than, unsigned), bge (greater than or equal, signed), and bgeu (greater than or equal, unsigned).","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which RISC-V assembly language instruction checks if one value is greater than or equal to another unsigned value?\n\nA) beq (equal)\nB) bne (not equal)\nC) blt (less than, signed)\nD) bgeu (greater than or equal, unsigned)","mmlubench_answer":"D) bgeu (greater than or equal, unsigned)","dataset_type":"mcq_qa","answer":3,"choices":["beq (equal)","bne (not equal)","blt (less than, signed)","bgeu (greater than or equal, unsigned)"],"question":"Which RISC-V assembly language instruction checks if one value is greater than or equal to another unsigned value?"}
{"document":"RISC-V assembly language\nSee also\nAssembly language\nRISC-V instruction listings\nCPU design\nList of assemblers\nx86 assembly language","icl_document":"RISC-V defines a standard instruction set for processors.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"What does RISC-V provide?","icl_response_1":"A standard, open instruction set for processors.","icl_query_2":"How is RISC-V different from proprietary ISAs?","icl_response_2":"It is open-source and extensible, unlike proprietary instruction sets.","icl_query_3":"Which devices use RISC-V?","icl_response_3":"Research CPUs, embedded devices, and some experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which programming language is the document primarily focused on?\n\nA) C++\nB) Python\nC) Java\nD) RISC-V assembly language","mmlubench_answer":"D) RISC-V assembly language","dataset_type":"mcq_qa","answer":3,"choices":["C++","Python","Java","RISC-V assembly language"],"question":"Which programming language is the document primarily focused on?"}
{"document":"RISC-V assembly language\nSee also\nAssembly language\nRISC-V instruction listings\nCPU design\nList of assemblers\nx86 assembly language","icl_document":"RISC-V architecture is simple and modular.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"What type of architecture is RISC-V?","icl_response_1":"A reduced instruction set computing (RISC) architecture.","icl_query_2":"What is a key feature of RISC-V?","icl_response_2":"Its simplicity and modular instruction sets.","icl_query_3":"Can RISC-V be extended?","icl_response_3":"Yes, developers can add custom instructions if needed.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which programming language category is RISC-V assembly language specifically identified with?\n\nA) Functional\nB) Logic\nC) Low-level\nD) Interpreted","mmlubench_answer":"C) Low-level","dataset_type":"mcq_qa","answer":2,"choices":["Functional","Logic","Low-level","Interpreted"],"question":"Which programming language category is RISC-V assembly language specifically identified with?"}
{"document":"RISC-V instruction listings\nThe RISC-V instruction set refers to the set of instructions that RISC-V compatible microprocessors support. The instructions are usually part of an executable program, often stored as a computer file and executed on the processor.","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"What does the term \"RISC-V instruction set\" refer to?\nA) A set of physical components used in a microprocessor\nB) A set of digital signals used for communication between devices\nC) A set of instructions supported by RISC-V compatible microprocessors\nD) A set of algorithms used for data processing","mmlubench_answer":"C) A set of instructions supported by RISC-V compatible microprocessors","dataset_type":"mcq_qa","answer":2,"choices":["A set of physical components used in a microprocessor","A set of digital signals used for communication between devices","A set of instructions supported by RISC-V compatible microprocessors","A set of algorithms used for data processing"],"question":"What does the term \"RISC-V instruction set\" refer to?"}
{"document":"RISC-V instruction listings\nThe RISC-V instruction set refers to the set of instructions that RISC-V compatible microprocessors support. The instructions are usually part of an executable program, often stored as a computer file and executed on the processor.","icl_document":"RISC-V is used in education and research.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Why is RISC-V popular in academia?","icl_response_1":"Because it is open-source and easy to experiment with.","icl_query_2":"Can students design CPUs with RISC-V?","icl_response_2":"Yes, RISC-V is ideal for teaching CPU design.","icl_query_3":"Does RISC-V have commercial applications?","icl_response_3":"Yes, it is increasingly used in embedded and experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"In what context is the term \"instruction listings\" commonly used?\nA) The physical layout of a computer's components\nB) The digital representation of instructions for a processor\nC) The process of giving instructions to an actor or group\nD) The visual display of data in a spreadsheet","mmlubench_answer":"B) The digital representation of instructions for a processor","dataset_type":"mcq_qa","answer":1,"choices":["The physical layout of a computer's components","The digital representation of instructions for a processor","The process of giving instructions to an actor or group","The visual display of data in a spreadsheet"],"question":"In what context is the term \"instruction listings\" commonly used?"}
{"document":"RISC-V instruction listings\nRISC-V Integer Instructions\nThe table below contains a list of the RV Integer Instructions. The integer instruction set is divided in the base I part of the ISA that comes in a 32 bit RV32 and 64 bit RV64 version and M, B and Zicond extensions. There is also an A extension for atomic instructions and F and D instructions for floating point operations.","icl_document":"RISC-V is maintained by a foundation.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"Who created RISC-V?","icl_response_1":"The RISC-V Foundation.","icl_query_2":"What does the RISC-V Foundation do?","icl_response_2":"It manages the ISA standard and promotes RISC-V adoption.","icl_query_3":"Is RISC-V a global initiative?","icl_response_3":"Yes, it has contributors and adopters worldwide.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which part of the RISC-V Instruction Set Architecture (ISA) contains the basic integer instructions?\n\nA) Base I and M extensions\nB) A extension for atomic instructions\nC) F and D extensions for floating point operations\nD) Base I part","mmlubench_answer":"D) Base I part","dataset_type":"mcq_qa","answer":3,"choices":["Base I and M extensions","A extension for atomic instructions","F and D extensions for floating point operations","Base I part"],"question":"Which part of the RISC-V Instruction Set Architecture (IS"}
{"document":"RV Integer (pseudo) Instructions\nAdd Upper Immediate to Program Counter. auipc, Format = rd, imm20. auipc, Extension = I. auipc, RV64 = . mv, Name = MoVe. mv, Format = rd, rs. mv, Extension = I[note 2]. mv, RV64 = . sext.b, Name = move Sign EXTended least significant Byte. sext.b, Format = rd, rs. sext.b, Extension = B. sext.b, RV64 = . sext.h, Name = move Sign Extended least significant Half. sext.h, Format = rd, rs. sext.h, Extension = B. sext.h, RV64 = . sext.w, Name = move Sign EXTended least significant Word. sext.w, Format = rd, rs. sext.w, Extension = I[note 2]. sext.w, RV64 = x. zext.b, Name = move Zero EXTended least significant Byte. zext.b, Format = rd, rs. zext.b, Extension = I[note 2]. zext.b, RV64 = . zext.h, Name = move Zero EXTended least significant Half. zext.h, Format = rd, rs. zext.h, Extension = B. zext.h, RV64 = . zext.w, Name = move Zero EXTended least significant Word. zext.w, Format = rd, rs. zext.w, Extension = B[note 2]. zext.w, RV64 = x. rev8, Name = move with REVersed byte order. rev8, Format = rd, rs. rev8, Extension = B. rev8, RV64 = . czero.eqz, Name = move Conditional on EQual to Zero or ZERO. czero.eqz, Format = rd, rs1, rs2. czero.eqz, Extension = Zicond. czero.eqz, RV64 = . czero.nez, Name = move Conditional","icl_document":"RISC-V is an open standard instruction set architecture.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"What is RISC-V?","icl_response_1":"RISC-V is an open standard instruction set architecture.","icl_query_2":"Why was RISC-V created?","icl_response_2":"To provide an open, flexible instruction set for research and development.","icl_query_3":"What does RISC-V enable?","icl_response_3":"It enables open hardware development and education.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which instruction in the RV Integer (pseudo) Instructions is used to move a word from register rs to register rd with zero extended least significant word?\n\nA) auipc\nB) mv\nC) sext.w\nD) zext.w","mmlubench_answer":"D) zext.w","dataset_type":"mcq_qa","answer":3,"choices":["auipc","mv","sext.w","zext.w"],"question":"Which instruction in the RV Integer (pseudo) Instructions is used to move a word from register rs to register rd with zero extended least significant word?"}
{"document":"RV Integer (pseudo) Instructions\non Not Equal to Zero or ZERO. czero.nez, Format = rd, rs1, rs2. czero.nez, Extension = Zicond. czero.nez, RV64 = . addi, Name = ADD Immediate. addi, Format = rd, rs, imm12. addi, Extension = I. addi, RV64 = . add, Name = ADD. add, Format = rd, rs1, rs2. add, Extension = I. add, RV64 = ","icl_document":"RISC-V defines a standard instruction set for processors.","document_outline":"RISC-V Assembly\n","subject":"computer_science","leaf_node_type":"knowledge","icl_query_1":"What does RISC-V provide?","icl_response_1":"A standard, open instruction set for processors.","icl_query_2":"How is RISC-V different from proprietary ISAs?","icl_response_2":"It is open-source and extensible, unlike proprietary instruction sets.","icl_query_3":"Which devices use RISC-V?","icl_response_3":"Research CPUs, embedded devices, and some experimental processors.","leaf_node_path":"knowledge_computer_science_assembly_risc_v_assembly","mmlubench_question":"Which RV Integer (pseudo) Instruction is used for the format: rd, rs1, imm12?\n\nA) ADD Immediate\nB) ADD\nC) czero.nez\nD) addi","mmlubench_answer":"D) addi","dataset_type":"mcq_qa","answer":3,"choices":["ADD Immediate","ADD","czero.nez","addi"],"question":"Which RV Integer (pseudo) Instruction is used for the format: rd, rs1, imm12?"}
