<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: USBH_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">USBH_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9f7cda18d6bc05fbf29cc68b54fc2e44"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a9f7cda18d6bc05fbf29cc68b54fc2e44">HcRevision</a></td></tr>
<tr class="separator:a9f7cda18d6bc05fbf29cc68b54fc2e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96789f50c220261a18441233192db44e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a96789f50c220261a18441233192db44e">HcControl</a></td></tr>
<tr class="separator:a96789f50c220261a18441233192db44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af70521f69c6a6fe2e796b0c57d8dffe8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#af70521f69c6a6fe2e796b0c57d8dffe8">HcCommandStatus</a></td></tr>
<tr class="separator:af70521f69c6a6fe2e796b0c57d8dffe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78b3db606b8e66027926537b368ec9d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#ac78b3db606b8e66027926537b368ec9d">HcInterruptStatus</a></td></tr>
<tr class="separator:ac78b3db606b8e66027926537b368ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ea46bdcb89ce895b90bb4fa00b7a4f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#ae5ea46bdcb89ce895b90bb4fa00b7a4f">HcInterruptEnable</a></td></tr>
<tr class="separator:ae5ea46bdcb89ce895b90bb4fa00b7a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45be2115922ce1e11164a1b765a89935"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a45be2115922ce1e11164a1b765a89935">HcInterruptDisable</a></td></tr>
<tr class="separator:a45be2115922ce1e11164a1b765a89935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aced04347ca623c411eb8cb55ceb01a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a7aced04347ca623c411eb8cb55ceb01a">HcHCCA</a></td></tr>
<tr class="separator:a7aced04347ca623c411eb8cb55ceb01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85d5d5124915220a337301e8983d3df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#aa85d5d5124915220a337301e8983d3df">HcPeriodCurrentED</a></td></tr>
<tr class="separator:aa85d5d5124915220a337301e8983d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed3d926ff77594e79837239a1a8d9d0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#afed3d926ff77594e79837239a1a8d9d0">HcControlHeadED</a></td></tr>
<tr class="separator:afed3d926ff77594e79837239a1a8d9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07739ac4d8db75ad78b60d63bb58a55"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#ab07739ac4d8db75ad78b60d63bb58a55">HcControlCurrentED</a></td></tr>
<tr class="separator:ab07739ac4d8db75ad78b60d63bb58a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae538c37a757a082414c251e0615c91a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#aae538c37a757a082414c251e0615c91a">HcBulkHeadED</a></td></tr>
<tr class="separator:aae538c37a757a082414c251e0615c91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0031be3c112021004645f92c9ff89a32"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a0031be3c112021004645f92c9ff89a32">HcBulkCurrentED</a></td></tr>
<tr class="separator:a0031be3c112021004645f92c9ff89a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3162485c5892ebd94445eb278571c3b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#aa3162485c5892ebd94445eb278571c3b">HcDoneHead</a></td></tr>
<tr class="separator:aa3162485c5892ebd94445eb278571c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a14bb3236e55e0331276e416c57acb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a28a14bb3236e55e0331276e416c57acb">HcFmInterval</a></td></tr>
<tr class="separator:a28a14bb3236e55e0331276e416c57acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8d79312c763f57cb2507026c5784b9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#abf8d79312c763f57cb2507026c5784b9">HcFmRemaining</a></td></tr>
<tr class="separator:abf8d79312c763f57cb2507026c5784b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac50898bb3490811516faf430f243731e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#ac50898bb3490811516faf430f243731e">HcFmNumber</a></td></tr>
<tr class="separator:ac50898bb3490811516faf430f243731e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d8b18ebcda90742b1587719f7acc1f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#ad9d8b18ebcda90742b1587719f7acc1f">HcPeriodicStart</a></td></tr>
<tr class="separator:ad9d8b18ebcda90742b1587719f7acc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8e06446ed530d5690f78d3bd80ac7a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a4f8e06446ed530d5690f78d3bd80ac7a">HcLSThreshold</a></td></tr>
<tr class="separator:a4f8e06446ed530d5690f78d3bd80ac7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea15212729a61a6f5f1c22e26233ec27"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#aea15212729a61a6f5f1c22e26233ec27">HcRhDescriptorA</a></td></tr>
<tr class="separator:aea15212729a61a6f5f1c22e26233ec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1473f301e2bfc93f56c49b98d9e235d7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a1473f301e2bfc93f56c49b98d9e235d7">HcRhDescriptorB</a></td></tr>
<tr class="separator:a1473f301e2bfc93f56c49b98d9e235d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fefbc644d6d2b6f703550de8f015a5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#ac8fefbc644d6d2b6f703550de8f015a5">HcRhStatus</a></td></tr>
<tr class="separator:ac8fefbc644d6d2b6f703550de8f015a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43648773516d01659e695aa4ccb79103"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a43648773516d01659e695aa4ccb79103">HcRhPortStatus</a> [2]</td></tr>
<tr class="separator:a43648773516d01659e695aa4ccb79103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19047cd9a2f6ec254da0d5b63b27eaeb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#a19047cd9a2f6ec254da0d5b63b27eaeb">HcPhyControl</a></td></tr>
<tr class="separator:a19047cd9a2f6ec254da0d5b63b27eaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac19f334f33b93ceccd0e63df34ad25fb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_h___t.html#ac19f334f33b93ceccd0e63df34ad25fb">HcMiscControl</a></td></tr>
<tr class="separator:ac19f334f33b93ceccd0e63df34ad25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup USBH USB Host Controller(USBH)
Memory Mapped Structure for USBH Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l00026">26</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a0031be3c112021004645f92c9ff89a32" name="a0031be3c112021004645f92c9ff89a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0031be3c112021004645f92c9ff89a32">&#9670;&nbsp;</a></span>HcBulkCurrentED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcBulkCurrentED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] Host Controller Bulk Current ED Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcBulkCurrentED
</font><br><p> <font size="2">
Offset: 0x2C  Host Controller Bulk Current ED Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:4]</td><td>BCED</td><td><div style="word-wrap: break-word;"><b>Bulk Current Head ED
</b><br>
Pointer to indicate the physical address of the current endpoint of the Bulk list.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01196">1196</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="aae538c37a757a082414c251e0615c91a" name="aae538c37a757a082414c251e0615c91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae538c37a757a082414c251e0615c91a">&#9670;&nbsp;</a></span>HcBulkHeadED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcBulkHeadED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] Host Controller Bulk Head ED Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcBulkHeadED
</font><br><p> <font size="2">
Offset: 0x28  Host Controller Bulk Head ED Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:4]</td><td>BHED</td><td><div style="word-wrap: break-word;"><b>Bulk Head ED
</b><br>
Pointer to indicate the physical address of the first Endpoint Descriptor of the Bulk list.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01195">1195</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="af70521f69c6a6fe2e796b0c57d8dffe8" name="af70521f69c6a6fe2e796b0c57d8dffe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af70521f69c6a6fe2e796b0c57d8dffe8">&#9670;&nbsp;</a></span>HcCommandStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcCommandStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] Host Controller Command Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcCommandStatus
</font><br><p> <font size="2">
Offset: 0x08  Host Controller Command Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HCR</td><td><div style="word-wrap: break-word;"><b>Host Controller Reset
</b><br>
This bit is set to initiate the software reset of Host Controller
<br>
This bit is cleared by the Host Controller, upon completed of the reset operation.
<br>
This bit, when set, didn't reset the Root Hub and no subsequent reset signaling be asserted to its downstream ports.
<br>
0 = Host Controller is not in software reset state.
<br>
1 = Host Controller is in software reset state.
<br>
</div></td></tr><tr><td>
[1]</td><td>CLF</td><td><div style="word-wrap: break-word;"><b>Control List Filled
</b><br>
Set high to indicate there is an active TD on the Control List
<br>
It may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Control List.
<br>
0 = No active TD found or Host Controller begins to process the head of the Control list.
<br>
1 = An active TD added or found on the Control list.
<br>
</div></td></tr><tr><td>
[2]</td><td>BLF</td><td><div style="word-wrap: break-word;"><b>Bulk List Filled
</b><br>
Set high to indicate there is an active TD on the Bulk list
<br>
This bit may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Bulk list.
<br>
0 = No active TD found or Host Controller begins to process the head of the Bulk list.
<br>
1 = An active TD added or found on the Bulk list.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>SOC</td><td><div style="word-wrap: break-word;"><b>Schedule Overrun Count
</b><br>
These bits are incremented on each scheduling overrun error
<br>
It is initialized to 00b and wraps around at 11b
<br>
This will be incremented when a scheduling overrun is detected even if SO (HcInterruptStatus[0]) has already been set.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01187">1187</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="a96789f50c220261a18441233192db44e" name="a96789f50c220261a18441233192db44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96789f50c220261a18441233192db44e">&#9670;&nbsp;</a></span>HcControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcControl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] Host Controller Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcControl
</font><br><p> <font size="2">
Offset: 0x04  Host Controller Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>CBSR</td><td><div style="word-wrap: break-word;"><b>Control Bulk Service Ratio
</b><br>
This specifies the service ratio between Control and Bulk EDs
<br>
Before processing any of the non-periodic lists, HC must compare the ratio specified with its internal count on how many nonempty Control EDs have been processed, in determining whether to continue serving another Control ED or switching to Bulk EDs
<br>
The internal count will be retained when crossing the frame boundary
<br>
In case of reset, HCD is responsible for restoring this
<br>
Value.
<br>
00 = Number of Control EDs over Bulk EDs served is 1:1.
<br>
01 = Number of Control EDs over Bulk EDs served is 2:1.
<br>
10 = Number of Control EDs over Bulk EDs served is 3:1.
<br>
11 = Number of Control EDs over Bulk EDs served is 4:1.
<br>
</div></td></tr><tr><td>
[2]</td><td>PLE</td><td><div style="word-wrap: break-word;"><b>Periodic List Enable Bit
</b><br>
When set, this bit enables processing of the Periodic (interrupt and isochronous) list
<br>
The Host Controller checks this bit prior to attempting any periodic transfers in a frame.
<br>
0 = Processing of the Periodic (Interrupt and Isochronous) list after next SOF (Start-Of-Frame) Disabled.
<br>
1 = Processing of the Periodic (Interrupt and Isochronous) list in the next frame Enabled.
<br>
Note: To enable the processing of the Isochronous list, user has to set both PLE and IE (HcControl[3]) high.
<br>
</div></td></tr><tr><td>
[3]</td><td>IE</td><td><div style="word-wrap: break-word;"><b>Isochronous List Enable Bit
</b><br>
Both ISOEn and PLE (HcControl[2]) high enables Host Controller to process the Isochronous list
<br>
Either ISOEn or PLE (HcControl[2]) is low disables Host Controller to process the Isochronous list.
<br>
0 = Processing of the Isochronous list after next SOF (Start-Of-Frame) Disabled.
<br>
1 = Processing of the Isochronous list in the next frame Enabled, if the PLE (HcControl[2]) is high, too.
<br>
</div></td></tr><tr><td>
[4]</td><td>CLE</td><td><div style="word-wrap: break-word;"><b>Control List Enable Bit
</b><br>
0 = Processing of the Control list after next SOF (Start-Of-Frame) Disabled.
<br>
1 = Processing of the Control list in the next frame Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>BLE</td><td><div style="word-wrap: break-word;"><b>Bulk List Enable Bit
</b><br>
0 = Processing of the Bulk list after next SOF (Start-Of-Frame) Disabled.
<br>
1 = Processing of the Bulk list in the next frame Enabled.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>HCFS</td><td><div style="word-wrap: break-word;"><b>Host Controller Functional State
</b><br>
This field sets the Host Controller state
<br>
The Controller may force a state change from USBSUSPEND to USBRESUME after detecting resume signaling from a downstream port
<br>
States are:
<br>
00 = USBSUSPEND.
<br>
01 = USBOPERATIONAL.
<br>
10 = USBRESUME.
<br>
11 = USBRESET.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01186">1186</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="ab07739ac4d8db75ad78b60d63bb58a55" name="ab07739ac4d8db75ad78b60d63bb58a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07739ac4d8db75ad78b60d63bb58a55">&#9670;&nbsp;</a></span>HcControlCurrentED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcControlCurrentED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] Host Controller Control Current ED Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcControlCurrentED
</font><br><p> <font size="2">
Offset: 0x24  Host Controller Control Current ED Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:4]</td><td>CCED</td><td><div style="word-wrap: break-word;"><b>Control Current Head ED
</b><br>
Pointer to indicate the physical address of the current Endpoint Descriptor of the Control list.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01194">1194</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="afed3d926ff77594e79837239a1a8d9d0" name="afed3d926ff77594e79837239a1a8d9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed3d926ff77594e79837239a1a8d9d0">&#9670;&nbsp;</a></span>HcControlHeadED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcControlHeadED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] Host Controller Control Head ED Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcControlHeadED
</font><br><p> <font size="2">
Offset: 0x20  Host Controller Control Head ED Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:4]</td><td>CHED</td><td><div style="word-wrap: break-word;"><b>Control Head ED
</b><br>
Pointer to indicate physical address of the first Endpoint Descriptor of the Control list.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01193">1193</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="aa3162485c5892ebd94445eb278571c3b" name="aa3162485c5892ebd94445eb278571c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3162485c5892ebd94445eb278571c3b">&#9670;&nbsp;</a></span>HcDoneHead</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcDoneHead</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] Host Controller Done Head Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcDoneHead
</font><br><p> <font size="2">
Offset: 0x30  Host Controller Done Head Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:4]</td><td>DH</td><td><div style="word-wrap: break-word;"><b>Done Head
</b><br>
Pointer to indicate the physical address of the last completed Transfer Descriptor that was added to the Done queue.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01197">1197</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="a28a14bb3236e55e0331276e416c57acb" name="a28a14bb3236e55e0331276e416c57acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a14bb3236e55e0331276e416c57acb">&#9670;&nbsp;</a></span>HcFmInterval</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcFmInterval</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] Host Controller Frame Interval Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcFmInterval
</font><br><p> <font size="2">
Offset: 0x34  Host Controller Frame Interval Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[13:0]</td><td>FI</td><td><div style="word-wrap: break-word;"><b>Frame Interval
</b><br>
This field specifies the length of a frame as (bit times - 1)
<br>
For 12,000 bit times in a frame, a value of 11,999 is stored here.
<br>
</div></td></tr><tr><td>
[30:16]</td><td>FSMPS</td><td><div style="word-wrap: break-word;"><b>FS Largest Data Packet
</b><br>
This field specifies a value that is loaded into the Largest Data Packet Counter at the beginning of each frame.
<br>
</div></td></tr><tr><td>
[31]</td><td>FIT</td><td><div style="word-wrap: break-word;"><b>Frame Interval Toggle
</b><br>
This bit is toggled by Host Controller Driver when it loads a new value into FI (HcFmInterval[13:0]).
<br>
0 = Host Controller Driver didn't load new value into FI (HcFmInterval[13:0]).
<br>
1 = Host Controller Driver loads a new value into FI (HcFmInterval[13:0]).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01198">1198</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="ac50898bb3490811516faf430f243731e" name="ac50898bb3490811516faf430f243731e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac50898bb3490811516faf430f243731e">&#9670;&nbsp;</a></span>HcFmNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcFmNumber</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] Host Controller Frame Number Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcFmNumber
</font><br><p> <font size="2">
Offset: 0x3C  Host Controller Frame Number Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FN</td><td><div style="word-wrap: break-word;"><b>Frame Number
</b><br>
This 16-bit incrementing counter field is incremented coincident with the re-load of FR (HcFmRemaining[13:0])
<br>
The count rolls over from 'FFFFh' to '0h.'
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01200">1200</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="abf8d79312c763f57cb2507026c5784b9" name="abf8d79312c763f57cb2507026c5784b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf8d79312c763f57cb2507026c5784b9">&#9670;&nbsp;</a></span>HcFmRemaining</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcFmRemaining</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] Host Controller Frame Remaining Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcFmRemaining
</font><br><p> <font size="2">
Offset: 0x38  Host Controller Frame Remaining Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[13:0]</td><td>FR</td><td><div style="word-wrap: break-word;"><b>Frame Remaining
</b><br>
When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period
<br>
When the count reaches 0, (end of frame) the counter reloads with Frame Interval
<br>
In addition, the counter loads when the Host Controller transitions into USBOPERATIONAL.
<br>
</div></td></tr><tr><td>
[31]</td><td>FRT</td><td><div style="word-wrap: break-word;"><b>Frame Remaining Toggle
</b><br>
This bit is loaded from the FIT (HcFmInterval[31]) whenever FR (HcFmRemaining[13:0]) reaches 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01199">1199</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="a7aced04347ca623c411eb8cb55ceb01a" name="a7aced04347ca623c411eb8cb55ceb01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aced04347ca623c411eb8cb55ceb01a">&#9670;&nbsp;</a></span>HcHCCA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcHCCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] Host Controller Communication Area Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcHCCA
</font><br><p> <font size="2">
Offset: 0x18  Host Controller Communication Area Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:8]</td><td>HCCA</td><td><div style="word-wrap: break-word;"><b>Host Controller Communication Area
</b><br>
Pointer to indicate base address of the Host Controller Communication Area (HCCA).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01191">1191</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="a45be2115922ce1e11164a1b765a89935" name="a45be2115922ce1e11164a1b765a89935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45be2115922ce1e11164a1b765a89935">&#9670;&nbsp;</a></span>HcInterruptDisable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcInterruptDisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] Host Controller Interrupt Disable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcInterruptDisable
</font><br><p> <font size="2">
Offset: 0x14  Host Controller Interrupt Disable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SO</td><td><div style="word-wrap: break-word;"><b>Scheduling Overrun Disable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to SO (HcInterruptStatus[0]) Disabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to SO (HcInterruptStatus[0]) Disabled.
<br>
1 = Interrupt generation due to SO (HcInterruptStatus[0]) Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>WDH</td><td><div style="word-wrap: break-word;"><b>Write Back Done Head Disable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to WDH (HcInterruptStatus[1]) Disabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to WDH (HcInterruptStatus[1]) Disabled.
<br>
1 = Interrupt generation due to WDH (HcInterruptStatus[1]) Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>SF</td><td><div style="word-wrap: break-word;"><b>Start of Frame Disable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to SF (HcInterruptStatus[2]) Disabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to SF (HcInterruptStatus[2]) Disabled.
<br>
1 = Interrupt generation due to SF (HcInterruptStatus[2]) Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>RD</td><td><div style="word-wrap: break-word;"><b>Resume Detected Disable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to RD (HcInterruptStatus[3]) Disabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to RD (HcInterruptStatus[3]) Disabled.
<br>
1 = Interrupt generation due to RD (HcInterruptStatus[3]) Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>FNO</td><td><div style="word-wrap: break-word;"><b>Frame Number Overflow Disable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to FNO (HcInterruptStatus[5]) Disabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to FNO (HcInterruptStatus[5]) Disabled.
<br>
1 = Interrupt generation due to FNO (HcInterruptStatus[5]) Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>RHSC</td><td><div style="word-wrap: break-word;"><b>Root Hub Status Change Disable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to RHSC (HcInterruptStatus[6]) Disabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to RHSC (HcInterruptStatus[6]) Disabled.
<br>
1 = Interrupt generation due to RHSC (HcInterruptStatus[6]) Enabled.
<br>
</div></td></tr><tr><td>
[31]</td><td>MIE</td><td><div style="word-wrap: break-word;"><b>Master Interrupt Disable Bit
</b><br>
Global interrupt disable. Writing '1' to disable all interrupts.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to RHSC (HcInterruptStatus[6]), FNO (HcInterruptStatus[5]), RD (HcInterruptStatus[3]), SF (HcInterruptStatus[2]), WDH (HcInterruptStatus[1]) or SO (HcInterruptStatus[0]) Disabled if the corresponding bit in HcInterruptEnable is high.
<br>
Read Operation:
<br>
0 = Interrupt generation due to RHSC (HcInterruptStatus[6]), FNO (HcInterruptStatus[5]), RD (HcInterruptStatus[3]), SF (HcInterruptStatus[2]), WDH (HcInterruptStatus[1]) or SO (HcInterruptStatus[0]) Disabled even if the corresponding bit in HcInterruptEnable is high.
<br>
1 = Interrupt generation due to RHSC (HcInterruptStatus[6]), FNO (HcInterruptStatus[5]), RD (HcInterruptStatus[3]), SF (HcInterruptStatus[2]), WDH (HcInterruptStatus[1]) or SO (HcInterruptStatus[0]) Enabled if the corresponding bit in HcInterruptEnable is high.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01190">1190</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="ae5ea46bdcb89ce895b90bb4fa00b7a4f" name="ae5ea46bdcb89ce895b90bb4fa00b7a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ea46bdcb89ce895b90bb4fa00b7a4f">&#9670;&nbsp;</a></span>HcInterruptEnable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcInterruptEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] Host Controller Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcInterruptEnable
</font><br><p> <font size="2">
Offset: 0x10  Host Controller Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SO</td><td><div style="word-wrap: break-word;"><b>Scheduling Overrun Enable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to SO (HcInterruptStatus[0]) Enabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to SO (HcInterruptStatus[0]) Disabled.
<br>
1 = Interrupt generation due to SO (HcInterruptStatus[0]) Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>WDH</td><td><div style="word-wrap: break-word;"><b>Write Back Done Head Enable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to WDH (HcInterruptStatus[1]) Enabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to WDH (HcInterruptStatus[1]) Disabled.
<br>
1 = Interrupt generation due to WDH (HcInterruptStatus[1]) Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>SF</td><td><div style="word-wrap: break-word;"><b>Start of Frame Enable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to SF (HcInterruptStatus[2]) Enabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to SF (HcInterruptStatus[2]) Disabled.
<br>
1 = Interrupt generation due to SF (HcInterruptStatus[2]) Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>RD</td><td><div style="word-wrap: break-word;"><b>Resume Detected Enable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to RD (HcInterruptStatus[3]) Enabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to RD (HcInterruptStatus[3]) Disabled.
<br>
1 = Interrupt generation due to RD (HcInterruptStatus[3]) Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>FNO</td><td><div style="word-wrap: break-word;"><b>Frame Number Overflow Enable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to FNO (HcInterruptStatus[5]) Enabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to FNO (HcInterruptStatus[5]) Disabled.
<br>
1 = Interrupt generation due to FNO (HcInterruptStatus[5]) Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>RHSC</td><td><div style="word-wrap: break-word;"><b>Root Hub Status Change Enable Bit
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to RHSC (HcInterruptStatus[6]) Enabled.
<br>
Read Operation:
<br>
0 = Interrupt generation due to RHSC (HcInterruptStatus[6]) Disabled.
<br>
1 = Interrupt generation due to RHSC (HcInterruptStatus[6]) Enabled.
<br>
</div></td></tr><tr><td>
[31]</td><td>MIE</td><td><div style="word-wrap: break-word;"><b>Master Interrupt Enable Bit
</b><br>
This bit is a global interrupt enable
<br>
A write of '1' allows interrupts to be enabled via the specific enable bits listed above.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Interrupt generation due to RHSC (HcInterruptStatus[6]), FNO (HcInterruptStatus[5]), RD (HcInterruptStatus[3]), SF (HcInterruptStatus[2]), WDH (HcInterruptStatus[1]) or SO (HcInterruptStatus[0]) Enabled if the corresponding bit in HcInterruptEnable is high.
<br>
Read Operation:
<br>
0 = Interrupt generation due to RHSC (HcInterruptStatus[6]), FNO (HcInterruptStatus[5]), RD (HcInterruptStatus[3]), SF (HcInterruptStatus[2]), WDH (HcInterruptStatus[1]) or SO (HcInterruptStatus[0]) Disabled even if the corresponding bit in HcInterruptEnable is high.
<br>
1 = Interrupt generation due to RHSC (HcInterruptStatus[6]), FNO (HcInterruptStatus[5]), RD (HcInterruptStatus[3]), SF (HcInterruptStatus[2]), WDH (HcInterruptStatus[1]) or SO (HcInterruptStatus[0]) Enabled if the corresponding bit in HcInterruptEnable is high.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01189">1189</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="ac78b3db606b8e66027926537b368ec9d" name="ac78b3db606b8e66027926537b368ec9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78b3db606b8e66027926537b368ec9d">&#9670;&nbsp;</a></span>HcInterruptStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcInterruptStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] Host Controller Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcInterruptStatus
</font><br><p> <font size="2">
Offset: 0x0C  Host Controller Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SO</td><td><div style="word-wrap: break-word;"><b>Scheduling Overrun
</b><br>
Set when the List Processor determines a Schedule Overrun has occurred.
<br>
0 = Schedule Overrun didn't occur.
<br>
1 = Schedule Overrun has occurred.
<br>
</div></td></tr><tr><td>
[1]</td><td>WDH</td><td><div style="word-wrap: break-word;"><b>Write Back Done Head
</b><br>
Set after the Host Controller has written HcDoneHead to HccaDoneHead
<br>
Further updates of the HccaDoneHead will not occur until this bit has been cleared.
<br>
0 =.Host Controller didn't update HccaDoneHead.
<br>
1 =.Host Controller has written HcDoneHead to HccaDoneHead.
<br>
</div></td></tr><tr><td>
[2]</td><td>SF</td><td><div style="word-wrap: break-word;"><b>Start of Frame
</b><br>
Set when the Frame Management functional block signals a 'Start of Frame' event
<br>
Host Control generates a SOF token at the same time.
<br>
0 =.Not the start of a frame.
<br>
1 =.Indicate the start of a frame and Host Controller generates a SOF token.
<br>
</div></td></tr><tr><td>
[3]</td><td>RD</td><td><div style="word-wrap: break-word;"><b>Resume Detected
</b><br>
Set when Host Controller detects resume signaling on a downstream port.
<br>
0 = No resume signaling detected on a downstream port.
<br>
1 = Resume signaling detected on a downstream port.
<br>
</div></td></tr><tr><td>
[5]</td><td>FNO</td><td><div style="word-wrap: break-word;"><b>Frame Number Overflow
</b><br>
This bit is set when bit 15 of Frame Number changes from 1 to 0 or from 0 to 1.
<br>
0 = The bit 15 of Frame Number didn't change.
<br>
1 = The bit 15 of Frame Number changes from 1 to 0 or from 0 to 1.
<br>
</div></td></tr><tr><td>
[6]</td><td>RHSC</td><td><div style="word-wrap: break-word;"><b>Root Hub Status Change
</b><br>
This bit is set when the content of HcRhStatus or the content of HcRhPortStatus register has changed.
<br>
0 = The content of HcRhStatus and the content of HcRhPortStatus register didn't change.
<br>
1 = The content of HcRhStatus or the content of HcRhPortStatus register has changed.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01188">1188</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="a4f8e06446ed530d5690f78d3bd80ac7a" name="a4f8e06446ed530d5690f78d3bd80ac7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8e06446ed530d5690f78d3bd80ac7a">&#9670;&nbsp;</a></span>HcLSThreshold</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcLSThreshold</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0044] Host Controller Low-speed Threshold Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcLSThreshold
</font><br><p> <font size="2">
Offset: 0x44  Host Controller Low-speed Threshold Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>LST</td><td><div style="word-wrap: break-word;"><b>Low-speed Threshold
</b><br>
This field contains a value which is compared to the FR (HcFmRemaining[13:0]) field prior to initiating a Low-speed transaction
<br>
The transaction is started only if FR (HcFmRemaining[13:0]) >= this field
<br>
The value is calculated by Host Controller Driver with the consideration of transmission and setup overhead.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01202">1202</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="ac19f334f33b93ceccd0e63df34ad25fb" name="ac19f334f33b93ceccd0e63df34ad25fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac19f334f33b93ceccd0e63df34ad25fb">&#9670;&nbsp;</a></span>HcMiscControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcMiscControl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0204] Host Controller Miscellaneous Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcMiscControl
</font><br><p> <font size="2">
Offset: 0x204  Host Controller Miscellaneous Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>ABORT</td><td><div style="word-wrap: break-word;"><b>AHB Bus ERROR Response
</b><br>
This bit indicates there is an ERROR response received in AHB bus.
<br>
0 = No ERROR response received.
<br>
1 = ERROR response received.
<br>
</div></td></tr><tr><td>
[3]</td><td>OCAL</td><td><div style="word-wrap: break-word;"><b>over Current Active Low
</b><br>
This bit controls the polarity of over current flag from external power IC.
<br>
0 = Over current flag is high active.
<br>
1 = Over current flag is low active.
<br>
</div></td></tr><tr><td>
[16]</td><td>DPRT1</td><td><div style="word-wrap: break-word;"><b>Disable Port 1
</b><br>
This bit controls if the connection between USB host controller and transceiver of port 1 is disabled
<br>
If the connection is disabled, the USB host controller will not recognize any event of USB bus.
<br>
Set this bit high, the transceiver of port 1 will also be forced into the standby mode no matter what USB host controller operation is.
<br>
0 = The connection between USB host controller and transceiver of port 1 Enabled.
<br>
1 = The connection between USB host controller and transceiver of port 1 Disabled and the transceiver of port 1 will also be forced into the standby mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01211">1211</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="aa85d5d5124915220a337301e8983d3df" name="aa85d5d5124915220a337301e8983d3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85d5d5124915220a337301e8983d3df">&#9670;&nbsp;</a></span>HcPeriodCurrentED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcPeriodCurrentED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] Host Controller Period Current ED Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcPeriodCurrentED
</font><br><p> <font size="2">
Offset: 0x1C  Host Controller Period Current ED Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:4]</td><td>PCED</td><td><div style="word-wrap: break-word;"><b>Periodic Current ED
</b><br>
Pointer to indicate physical address of the current Isochronous or Interrupt Endpoint Descriptor.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01192">1192</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="ad9d8b18ebcda90742b1587719f7acc1f" name="ad9d8b18ebcda90742b1587719f7acc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d8b18ebcda90742b1587719f7acc1f">&#9670;&nbsp;</a></span>HcPeriodicStart</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcPeriodicStart</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] Host Controller Periodic Start Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcPeriodicStart
</font><br><p> <font size="2">
Offset: 0x40  Host Controller Periodic Start Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[13:0]</td><td>PS</td><td><div style="word-wrap: break-word;"><b>Periodic Start
</b><br>
This field contains a value used by the List Processor to determine where in a frame the Periodic List processing must begin.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01201">1201</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="a19047cd9a2f6ec254da0d5b63b27eaeb" name="a19047cd9a2f6ec254da0d5b63b27eaeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19047cd9a2f6ec254da0d5b63b27eaeb">&#9670;&nbsp;</a></span>HcPhyControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcPhyControl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0200] Host Controller PHY Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcPhyControl
</font><br><p> <font size="2">
Offset: 0x200  Host Controller PHY Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[27]</td><td>STBYEN</td><td><div style="word-wrap: break-word;"><b>USB Transceiver Standby Enable Bit
</b><br>
This bit controls if USB transceiver could enter the standby mode to reduce power consumption.
<br>
0 = The USB transceiver would never enter the standby mode.
<br>
1 = The USB transceiver will enter standby mode while port is in power off state (port power is inactive).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01210">1210</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="a9f7cda18d6bc05fbf29cc68b54fc2e44" name="a9f7cda18d6bc05fbf29cc68b54fc2e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7cda18d6bc05fbf29cc68b54fc2e44">&#9670;&nbsp;</a></span>HcRevision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRevision</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Host Controller Revision Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcRevision
</font><br><p> <font size="2">
Offset: 0x00  Host Controller Revision Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>REV</td><td><div style="word-wrap: break-word;"><b>Revision Number
</b><br>
Indicates the Open HCI Specification revision number implemented by the Hardware
<br>
Host Controller supports 1.1 specification.
<br>
(X.Y = XYh).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01185">1185</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="aea15212729a61a6f5f1c22e26233ec27" name="aea15212729a61a6f5f1c22e26233ec27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea15212729a61a6f5f1c22e26233ec27">&#9670;&nbsp;</a></span>HcRhDescriptorA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRhDescriptorA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0048] Host Controller Root Hub Descriptor A Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcRhDescriptorA
</font><br><p> <font size="2">
Offset: 0x48  Host Controller Root Hub Descriptor A Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>NDP</td><td><div style="word-wrap: break-word;"><b>Number Downstream Ports
</b><br>
USB host control supports two downstream ports and only one port is available in this series of chip.
<br>
</div></td></tr><tr><td>
[8]</td><td>PSM</td><td><div style="word-wrap: break-word;"><b>Power Switching Mode
</b><br>
This bit is used to specify how the power switching of the Root Hub ports is controlled.
<br>
0 = Global Switching.
<br>
1 = Individual Switching.
<br>
</div></td></tr><tr><td>
[11]</td><td>OCPM</td><td><div style="word-wrap: break-word;"><b>over Current Protection Mode
</b><br>
This bit describes how the over current status for the Root Hub ports reported
<br>
This bit is only valid when NOCP (HcRhDescriptorA[12]) is cleared.
<br>
0 = Global Over current.
<br>
1 = Individual Over current.
<br>
</div></td></tr><tr><td>
[12]</td><td>NOCP</td><td><div style="word-wrap: break-word;"><b>No over Current Protection
</b><br>
This bit describes how the over current status for the Root Hub ports reported.
<br>
0 = Over current status is reported.
<br>
1 = Over current status is not reported.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01203">1203</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="a1473f301e2bfc93f56c49b98d9e235d7" name="a1473f301e2bfc93f56c49b98d9e235d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1473f301e2bfc93f56c49b98d9e235d7">&#9670;&nbsp;</a></span>HcRhDescriptorB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRhDescriptorB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x004c] Host Controller Root Hub Descriptor B Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcRhDescriptorB
</font><br><p> <font size="2">
Offset: 0x4C  Host Controller Root Hub Descriptor B Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:16]</td><td>PPCM</td><td><div style="word-wrap: break-word;"><b>Port Power Control Mask
</b><br>
Global power switching
<br>
This field is only valid if PowerSwitchingMode is set (individual port switching)
<br>
When set, the port only responds to individual port power switching commands (Set/ClearPortPower)
<br>
When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower).
<br>
0 = Port power controlled by global power switching.
<br>
1 = Port power controlled by port power switching.
<br>
Note: PPCM[15:2] and PPCM[0] are reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01204">1204</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="a43648773516d01659e695aa4ccb79103" name="a43648773516d01659e695aa4ccb79103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43648773516d01659e695aa4ccb79103">&#9670;&nbsp;</a></span>HcRhPortStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRhPortStatus[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] Host Controller Root Hub Port Status [1] <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcRhPortStatus[2]
</font><br><p> <font size="2">
Offset: 0x54  Host Controller Root Hub Port Status
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CCS</td><td><div style="word-wrap: break-word;"><b>CurrentConnectStatus (Read) or ClearPortEnable Bit (Write)
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Clear port enable.
<br>
Read Operation:
<br>
0 = No device connected.
<br>
1 = Device connected.
<br>
</div></td></tr><tr><td>
[1]</td><td>PES</td><td><div style="word-wrap: break-word;"><b>Port Enable Status
</b><br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Set port enable.
<br>
Read Operation:
<br>
0 = Port Disabled.
<br>
1 = Port Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PSS</td><td><div style="word-wrap: break-word;"><b>Port Suspend Status
</b><br>
This bit indicates the port is suspended
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Set port suspend.
<br>
Read Operation:
<br>
0 = Port is not suspended.
<br>
1 = Port is selectively suspended.
<br>
</div></td></tr><tr><td>
[3]</td><td>POCI</td><td><div style="word-wrap: break-word;"><b>Port over Current Indicator (Read) or Clear Port Suspend (Write)
</b><br>
This bit reflects the state of the over current status pin dedicated to this port
<br>
This field is only valid if NOCP (HcRhDescriptorA[12]) is cleared and OCPM (HcRhDescriptorA[11]) is set.
<br>
This bit is also used to initiate the selective result sequence for the port.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Clear port suspend.
<br>
Read Operation:
<br>
0 = No over current condition.
<br>
1 = Over current condition.
<br>
</div></td></tr><tr><td>
[4]</td><td>PRS</td><td><div style="word-wrap: break-word;"><b>Port Reset Status
</b><br>
This bit reflects the reset state of the port.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Set port reset.
<br>
Read Operation
<br>
0 = Port reset signal is not active.
<br>
1 = Port reset signal is active.
<br>
</div></td></tr><tr><td>
[8]</td><td>PPS</td><td><div style="word-wrap: break-word;"><b>Port Power Status
</b><br>
This bit reflects the power state of the port regardless of the power switching mode.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Port Power Enabled.
<br>
Read Operation:
<br>
0 = Port power is Disabled.
<br>
1 = Port power is Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>LSDA</td><td><div style="word-wrap: break-word;"><b>Low Speed Device Attached (Read) or Clear Port Power (Write)
</b><br>
This bit defines the speed (and bud idle) of the attached device
<br>
It is only valid when CCS (HcRhPortStatus1[0]) is set.
<br>
This bit is also used to clear port power.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Clear PPS (HcRhPortStatus1[8]).
<br>
Read Operation:
<br>
0 = Full Speed device.
<br>
1 = Low-speed device.
<br>
</div></td></tr><tr><td>
[16]</td><td>CSC</td><td><div style="word-wrap: break-word;"><b>Connect Status Change
</b><br>
This bit indicates connect or disconnect event has been detected (CCS (HcRhPortStatus1[0]) changed).
<br>
Write 1 to clear this bit to zero.
<br>
0 = No connect/disconnect event (CCS (HcRhPortStatus1[0]) didn't change).
<br>
1 = Hardware detection of connect/disconnect event (CCS (HcRhPortStatus1[0]) changed).
<br>
</div></td></tr><tr><td>
[17]</td><td>PESC</td><td><div style="word-wrap: break-word;"><b>Port Enable Status Change
</b><br>
This bit indicates that the port has been disabled (PES (HcRhPortStatus1[1]) cleared) due to a hardware event.
<br>
Write 1 to clear this bit to zero.
<br>
0 = PES (HcRhPortStatus1[1]) didn't change.
<br>
1 = PES (HcRhPortStatus1[1]) changed.
<br>
</div></td></tr><tr><td>
[18]</td><td>PSSC</td><td><div style="word-wrap: break-word;"><b>Port Suspend Status Change
</b><br>
This bit indicates the completion of the selective resume sequence for the port.
<br>
Write 1 to clear this bit to zero.
<br>
0 = Port resume is not completed.
<br>
1 = Port resume completed.
<br>
</div></td></tr><tr><td>
[19]</td><td>OCIC</td><td><div style="word-wrap: break-word;"><b>Port over Current Indicator Change
</b><br>
This bit is set when POCI (HcRhPortStatus1[3]) changes.
<br>
Write 1 to clear this bit to zero.
<br>
0 = POCI (HcRhPortStatus1[3]) didn't change.
<br>
1 = POCI (HcRhPortStatus1[3]) changes.
<br>
</div></td></tr><tr><td>
[20]</td><td>PRSC</td><td><div style="word-wrap: break-word;"><b>Port Reset Status Change
</b><br>
This bit indicates that the port reset signal has completed.
<br>
Write 1 to clear this bit to zero.
<br>
0 = Port reset is not complete.
<br>
1 = Port reset is complete.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01206">1206</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<a id="ac8fefbc644d6d2b6f703550de8f015a5" name="ac8fefbc644d6d2b6f703550de8f015a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8fefbc644d6d2b6f703550de8f015a5">&#9670;&nbsp;</a></span>HcRhStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRhStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] Host Controller Root Hub Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HcRhStatus
</font><br><p> <font size="2">
Offset: 0x50  Host Controller Root Hub Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>LPS</td><td><div style="word-wrap: break-word;"><b>Clear Global Power
</b><br>
In global power mode (PSM (HcRhDescriptorA[8]) = 0), this bit is written to one to clear all ports' power.
<br>
This bit always read as zero.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Clear global power.
<br>
</div></td></tr><tr><td>
[1]</td><td>OCI</td><td><div style="word-wrap: break-word;"><b>over Current Indicator
</b><br>
This bit reflects the state of the over current status pin
<br>
This field is only valid if NOCP (HcRhDesA[12]) and OCPM (HcRhDesA[11]) are cleared.
<br>
0 = No over current condition.
<br>
1 = Over current condition.
<br>
</div></td></tr><tr><td>
[15]</td><td>DRWE</td><td><div style="word-wrap: break-word;"><b>Device Remote Wakeup Enable Bit
</b><br>
This bit controls if port's Connect Status Change as a remote wake-up event.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Connect Status Change as a remote wake-up event Enabled.
<br>
Read Operation:
<br>
0 = Connect Status Change as a remote wake-up event Disabled.
<br>
1 = Connect Status Change as a remote wake-up event Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>LPSC</td><td><div style="word-wrap: break-word;"><b>Set Global Power
</b><br>
In global power mode (PSM (HcRhDescriptorA[8]) = 0), this bit is written to one to enable power to all ports.
<br>
This bit always read as zero.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Set global power.
<br>
</div></td></tr><tr><td>
[17]</td><td>OCIC</td><td><div style="word-wrap: break-word;"><b>over Current Indicator Change
</b><br>
This bit is set by hardware when a change has occurred in OCI (HcRhStatus[1]).
<br>
Write 1 to clear this bit to zero.
<br>
0 = OCI (HcRhStatus[1]) didn't change.
<br>
1 = OCI (HcRhStatus[1]) change.
<br>
</div></td></tr><tr><td>
[31]</td><td>CRWE</td><td><div style="word-wrap: break-word;"><b>Clear Remote Wake-up Enable Bit
</b><br>
This bit is use to clear DRWE (HcRhStatus[15]).
<br>
This bit always read as zero.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Clear DRWE (HcRhStatus[15]).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="usbh__reg_8h_source.html#l01205">1205</a> of file <a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="usbh__reg_8h_source.html">usbh_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:27 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
