Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Wed Dec 12 11:20:53 2018
| Host         : a13p6 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file Basys3V6_control_sets_placed.rpt
| Design       : Basys3V6
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   281 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |          195 |
|      6 |            2 |
|      8 |           10 |
|     12 |            3 |
|    16+ |           71 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             326 |           76 |
| Yes          | No                    | No                     |            1226 |          274 |
| Yes          | No                    | Yes                    |              30 |            5 |
| Yes          | Yes                   | No                     |             894 |          199 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                         Enable Signal                                         |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[3]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[26]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[27]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[28]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[29]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[2]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[30]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[31]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[32]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[33]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[34]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[35]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[36]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[37]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[38]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[39]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[25]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[40]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[41]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[42]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[43]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[44]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[45]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[46]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[47]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[4]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[5]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[6]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[7]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[8]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[9]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/LITload_reg                                                            |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[0]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[6]                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[7]                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[8]                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[9]                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/cs                                    |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/inslocal_reg[11]                      |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/inslocal_reg[12]                      |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/inslocal_reg[13]                      |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/inslocal_reg[14]                      |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[0]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[1]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[2]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[3]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[4]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[5]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/Tlit_reg[10]                                                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[10]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[11]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[12]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[13]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[14]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[15]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[16]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[17]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[18]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[19]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[20]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[21]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[22]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[23]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[24]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[39]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[25]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[26]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[27]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[28]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[29]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[2]                                                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[30]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[31]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[32]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[33]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[34]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[35]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[36]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[37]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[38]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[24]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[3]                                                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[40]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[41]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[42]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[43]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[44]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[45]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[46]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[47]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[4]                                                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[5]                                                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[6]                                                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[7]                                                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[8]                                                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[9]                                                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[0]                                                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/Tlit_reg[11]                                                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/Tlit_reg[9]                                                            |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/cs                                                                     |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/inslocal_reg[12]                                                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/inslocal_reg[13]                                                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/inslocal_reg[14]                                                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/spmdcode_reg[0]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/spmdcode_reg[1]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/spmdcode_reg[2]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/spmdcode_reg[3]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/spmdcode_reg[4]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/spmdcode_reg[5]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/spmdcode_reg[6]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/spmdcode_reg[7]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/spmdcode_reg[8]                                                        |                                                                           |                1 |              4 |
|  UART_Wrapper/uart_baudClock_inst/CLK |                                                                                               | UART_Wrapper/Inst_uart_rx/shiftE_0                                        |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[10]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[11]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[12]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[13]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[14]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[15]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[16]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[17]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[18]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[19]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[20]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[21]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[22]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Inst_add_gen/wr_data_reg[23]                                                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[21]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[11]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[12]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[13]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[14]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[15]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[16]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[17]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[18]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[19]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[20]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[10]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[22]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[23]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[24]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[25]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[26]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[27]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[28]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[29]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[2]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/inslocal_reg[12]                      |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                |                                                                                               | my_Master/HCU_Master/SR[0]                                                |                2 |              4 |
|  clk_gen/inst/clk_out2                |                                                                                               | my_Master/HCU_Master/running_reg_0[0]                                     |                2 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/FSM_sequential_etat_reg[1]            |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[10]                          |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[6]                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[7]                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[8]                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[9]                           |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/cs                                    |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/inslocal_reg[11]                      |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/FSM_sequential_etat_reg[1]            |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/inslocal_reg[13]                      |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/inslocal_reg[14]                      |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[0]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[1]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[2]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[3]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[4]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_adr_reg[5]                         |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[0]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[31]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Slave_add_gen/Tlit_reg[10]                          |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[30]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[9]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[8]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[7]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[6]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[5]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[4]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[47]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[46]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[45]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[44]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[43]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[41]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[32]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[33]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[34]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[35]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[36]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[37]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[38]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[39]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[3]                        |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[40]                       |                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Slave_add_gen/wr_data_reg[42]                       |                                                                           |                1 |              4 |
|  UART_Wrapper/uart_baudClock_inst/CLK |                                                                                               |                                                                           |                1 |              6 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/pulse_shift/E[0]                                                                 |                                                                           |                1 |              6 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/stpush_i_1_n_0                                                           | my_Master/HCU_Master/W48_i_1_n_0                                          |                1 |              8 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/inslocal[14]_i_1__0_n_0                   |                                                                           |                2 |              8 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/inslocal[14]_i_2_n_0                                                     | my_Master/HCU_Master/inslocal[14]_i_1__1_n_0                              |                1 |              8 |
|  clk_gen/inst/clk_out2                | My_arbitre/FSM_sequential_state[3]_i_1_n_0                                                    | reset                                                                     |                1 |              8 |
|  UART_Wrapper/uart_baudClock_inst/CLK | UART_Wrapper/Inst_uart_rx/rx_cnt[3]_i_1_n_0                                                   |                                                                           |                2 |              8 |
|  UART_Wrapper/uart_baudClock_inst/CLK | UART_Wrapper/Inst_uart_rx/rx_busy_reg_n_0                                                     | UART_Wrapper/Inst_uart_rx/rx_sample_cnt[3]_i_1_n_0                        |                1 |              8 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/inslocal[14]_i_1_n_0                      |                                                                           |                2 |              8 |
| ~clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr[3]_i_1__0_n_0  |                                                                           |                2 |              8 |
| ~clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/stack_ptr[3]_i_1__2_n_0  |                                                                           |                2 |              8 |
| ~clk_gen/inst/clk_out2                | my_Master/HCU_Master/Inst_returnstack/stack_ptr[3]_i_1_n_0                                    |                                                                           |                2 |              8 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/stpush_i_1_n_0                                                           |                                                                           |                3 |             12 |
|  clk_gen/inst/clk_out1                | My_E190/E[0]                                                                                  |                                                                           |                2 |             12 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/Inst_uart_dispatch/nextbit[6]_i_2_n_0                                            | UART_Wrapper/Inst_uart_dispatch/nextbit[6]_i_1_n_0                        |                3 |             12 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/Inst_uart_dispatch/buf64[7]_i_1_n_0                                              |                                                                           |                2 |             16 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/Inst_uart_rx/pulse_shift/E[0]                                                    |                                                                           |                1 |             16 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/pulse_shift/buf64_reg[63][0]                                                     |                                                                           |                2 |             16 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/pulse_shift/buf64_reg[63][1]                                                     |                                                                           |                2 |             16 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/pulse_shift/buf64_reg[63][3]                                                     |                                                                           |                2 |             16 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/pulse_shift/buf64_reg[63][4]                                                     |                                                                           |                2 |             16 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/Inst_uart_dispatch/buf64[39]_i_1_n_0                                             |                                                                           |                1 |             16 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/Inst_uart_dispatch/buf64[23]_i_1_n_0                                             |                                                                           |                2 |             16 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/pulse_shift/buf64_reg[63][2]                                                     |                                                                           |                2 |             16 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Activity_reg/stpush13_out                           |                                                                           |                4 |             18 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Activity_reg/stpush13_out                           |                                                                           |                6 |             18 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/stpush_i_1_n_0                                                           | my_Master/Inst_mem_Master/multi_bank[29].bank/spmdcode_reg[9]             |                3 |             20 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Activity_reg/stpush13_out                           | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/Ipcode[10]_i_1_n_0    |                3 |             22 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/stpush_i_1_n_0                                                           | my_Master/HCU_Master/Ipcode[10]_i_1__1_n_0                                |                5 |             22 |
|  clk_gen/inst/clk_out1                |                                                                                               | UART_Wrapper/uart_baudClock_inst/count                                    |                3 |             22 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Activity_reg/stpush13_out                           | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Ipcode[10]_i_1__0_n_0 |                5 |             22 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/PC_ret[11]_i_1_n_0                                                       |                                                                           |                3 |             24 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/PC_adr[11]_i_1_n_0                                                       | reset                                                                     |                8 |             24 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/stpush_i_1_n_0                                                           | my_Master/Inst_mem_Master/multi_bank[31].bank/Tlit_reg[11]                |                4 |             24 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/Inst_uart_dispatch/master_W                                                      | my_Master/Xslaves[0].Yslaves[0].One_salve/rst_mem/resetmem                |                3 |             24 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/PC_adr[11]_i_1__1_n_0                     | reset                                                                     |                9 |             24 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/PC_adr[11]_i_1__0_n_0                     | reset                                                                     |               10 |             24 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[49].bank/PC_ret_reg[0][0] |                                                                           |                3 |             24 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Activity_reg/stpush13_out                           | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/Tlit[11]_i_1_n_0      |                5 |             24 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Activity_reg/stpush13_out                           | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Tlit[11]_i_1__0_n_0   |                5 |             24 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Inst_mem_Slave/multi_bank[49].bank/PC_ret_reg[0][0] |                                                                           |                3 |             24 |
|  clk_gen/inst/clk_out1                | My_E190/E[0]                                                                                  | reset                                                                     |                5 |             30 |
| ~clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/p_0_in                   |                                                                           |                2 |             32 |
| ~clk_gen/inst/clk_out2                | my_Master/HCU_Master/q_reg[15][0]                                                             | reset                                                                     |                5 |             32 |
| ~clk_gen/inst/clk_out2                | my_Master/HCU_Master/Inst_returnstack/p_0_in                                                  |                                                                           |                2 |             32 |
| ~clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/Inst_returnstack/p_0_in                   |                                                                           |                2 |             32 |
|  clk_gen/inst/clk_out1                |                                                                                               |                                                                           |                8 |             42 |
|  clk_gen/inst/clk_out2                | UART_Wrapper/Inst_uart_dispatch/count_reg[11]                                                 | my_Master/Xslaves[0].Yslaves[0].One_salve/rst_mem/resetmem                |                6 |             48 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/E[0]                                      |                                                                           |               15 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/q_reg[31]_4[0]                                                           |                                                                           |               19 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/q_reg[31]_6[0]                                                           |                                                                           |               18 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/q_reg[0]_4[0]                             |                                                                           |               15 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/q_reg[0]_3[0]                             |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/q_reg[0]_2[0]                             |                                                                           |               16 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/E[0]                                      |                                                                           |               16 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/we3                                       |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/we2                                       |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/we1                                       |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/we                                        |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/EN                                        | reset                                                                     |               10 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/EN                                        | reset                                                                     |               10 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/q_reg[0]_5[0]                                                            |                                                                           |               17 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/we3                                                                      |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/we2                                       |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/we3                                       |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/we                                                                       |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/we1                                                                      |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/we2                                                                      |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/EN                                                                       | reset                                                                     |               16 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/q_reg[0]_4[0]                                                            |                                                                           |               17 |             64 |
|  clk_gen/inst/clk_out2                |                                                                                               | my_Master/HCU_Master/clr                                                  |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/we                                        |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/we1                                       |                                                                           |                8 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/E[0]                                                                     |                                                                           |               15 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/q_reg[0]_2[0]                             |                                                                           |               19 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/q_reg[0]_3[0]                             |                                                                           |               12 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/q_reg[0]_4[0]                             |                                                                           |               17 |             64 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/q_reg[0]_3[0]                                                            |                                                                           |               17 |             64 |
|  clk_gen/inst/clk_out2                |                                                                                               |                                                                           |               14 |             66 |
|  clk_gen/inst/clk_out2                |                                                                                               | reset                                                                     |               14 |             84 |
| ~clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/push                                      |                                                                           |                6 |             96 |
| ~clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/push                                      |                                                                           |                6 |             96 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[0].Yslaves[0].One_salve/Activity_reg/stpush13_out                           | my_Master/Xslaves[0].Yslaves[0].One_salve/HCU_Slave/wr_adr[5]_i_1__0_n_0  |               32 |            108 |
|  clk_gen/inst/clk_out2                | my_Master/HCU_Master/stpush_i_1_n_0                                                           | my_Master/Inst_mem_Master/multi_bank[31].bank/wr_adr_reg[5]               |               28 |            108 |
|  clk_gen/inst/clk_out2                | my_Master/Xslaves[1].Yslaves[0].One_salve/Activity_reg/stpush13_out                           | my_Master/Xslaves[1].Yslaves[0].One_salve/HCU_Slave/wr_adr[5]_i_1__1_n_0  |               25 |            108 |
| ~clk_gen/inst/clk_out2                |                                                                                               | reset                                                                     |               46 |            144 |
+---------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+


