
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fruitSalad_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fruitSalad_impl_1.udb 
// Netlist created on Tue Nov 26 11:36:23 2024
// Netlist written on Tue Nov 26 11:36:30 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module vga_controller ( HSYNC, RGB, VSYNC, ext_osc_test, button, external_osc );
  input  button, external_osc;
  output HSYNC;
  output [5:0] RGB;
  output VSYNC, ext_osc_test;
  wire   \thirdblock.n2919 , \thirdblock.fruit_1_row_9__N_110[5] , \row[5] , 
         \thirdblock.fruit_1_row_4__N_141 , 
         \thirdblock.fruit_1_row_9__N_110[4] , \row[4] , 
         \thirdblock.fruit_1_row[4] , \thirdblock.fruit_1_row[5] , 
         \thirdblock.fruit_1_row_6__N_129 , 
         \thirdblock.fruit_1_tl_row_9__N_58[0] , \thirdblock.n2955 , 
         \thirdblock.n215 , \thirdblock.fruit_1_tl_row[0] , 
         fruit_1_tl_row_0__N_86, \thirdblock.fruit_1_tl_row_0__N_87 , clk, 
         \thirdblock.n1420 , \thirdblock.n2916 , 
         \thirdblock.fruit_1_row_9__N_110[3] , \row[3] , 
         \thirdblock.fruit_1_row_2__N_153 , 
         \thirdblock.fruit_1_row_9__N_110[2] , \row[2] , 
         \thirdblock.fruit_1_row[2] , \thirdblock.fruit_1_row[3] , 
         \thirdblock.n2883 , \thirdblock.fruit_2_row_9__N_214[9] , \row[9] , 
         \thirdblock.fruit_2_row_8__N_221 , 
         \thirdblock.fruit_2_row_9__N_214[8] , \row[8] , 
         \thirdblock.fruit_2_row[8] , \thirdblock.fruit_2_row[9] , 
         \thirdblock.fruit_2_tl_row_9__N_88[2] , 
         \thirdblock.fruit_2_tl_row_9__N_88[1] , \thirdblock.n2985 , 
         \thirdblock.fruit_2_tl_row[2] , \thirdblock.n1366 , 
         \thirdblock.fruit_2_tl_row[1] , \thirdblock.fruit_2_tl_row_0__N_107 , 
         \thirdblock.n1368 , \thirdblock.falling_counter_16__N_278[14] , 
         \thirdblock.falling_counter_16__N_278[13] , \thirdblock.n2889 , 
         \thirdblock.falling_counter[14] , \thirdblock.n1453 , 
         \thirdblock.falling_counter[13] , 
         \thirdblock.falling_counter_0__N_327 , 
         \thirdblock.falling_counter_0__N_328 , \thirdblock.n1455 , 
         \thirdblock.n2880 , \thirdblock.fruit_2_row_9__N_214[7] , \row[7] , 
         \thirdblock.fruit_2_row_6__N_233 , 
         \thirdblock.fruit_2_row_9__N_214[6] , \row[6] , 
         \thirdblock.fruit_2_row[6] , \thirdblock.fruit_2_row[7] , 
         \thirdblock.fruit_2_tl_row_9__N_88[4] , 
         \thirdblock.fruit_2_tl_row_9__N_88[3] , \thirdblock.n2988 , 
         \thirdblock.fruit_2_tl_row[4] , \thirdblock.fruit_2_tl_row[3] , 
         \thirdblock.n1370 , \thirdblock.fruit_2_tl_row_9__N_88[0] , 
         \thirdblock.n2952 , \thirdblock.fruit_2_tl_row[0] , 
         \thirdblock.n2877 , \thirdblock.fruit_2_row_9__N_214[5] , 
         \thirdblock.fruit_2_row_4__N_245 , 
         \thirdblock.fruit_2_row_9__N_214[4] , \thirdblock.fruit_2_row[4] , 
         \thirdblock.fruit_2_row[5] , \thirdblock.n2898 , \RGB_pad[0].vcc , 
         \col[2] , \thirdblock.fruit_1_col_1__N_198 , \col[1] , 
         \thirdblock.fruit_1_col[1] , \thirdblock.fruit_1_col[2] , 
         \thirdblock.fruit_1_col_3__N_190 , \thirdblock.n2913 , 
         \thirdblock.fruit_1_row_9__N_110[1] , \row[1] , 
         \thirdblock.fruit_1_row_9__N_110[0] , \row[0] , 
         \thirdblock.fruit_1_row[0] , \thirdblock.fruit_1_row[1] , 
         \thirdblock.fruit_2_tl_row_9__N_88[9] , \thirdblock.n2997 , 
         \thirdblock.n1374 , \thirdblock.fruit_2_tl_row[9] , 
         \thirdblock.n2910 , \thirdblock.fruit_1_col_9__N_166 , \col[9] , 
         \thirdblock.fruit_1_col[9] , 
         \thirdblock.falling_counter_16__N_278[12] , 
         \thirdblock.falling_counter_16__N_278[11] , \thirdblock.n2886 , 
         \thirdblock.falling_counter[12] , \thirdblock.n1451 , 
         \thirdblock.falling_counter[11] , 
         \thirdblock.fruit_1_tl_row_9__N_58[9] , \thirdblock.n2970 , 
         \thirdblock.n1428 , \thirdblock.fruit_1_tl_row[9] , 
         \thirdblock.falling_counter_16__N_278[10] , 
         \thirdblock.falling_counter_16__N_278[9] , \thirdblock.n2865 , 
         \thirdblock.falling_counter[10] , \thirdblock.n1449 , 
         \thirdblock.falling_counter[9] , 
         \thirdblock.falling_counter_16__N_278[8] , 
         \thirdblock.falling_counter_16__N_278[7] , \thirdblock.n2862 , 
         \thirdblock.falling_counter[8] , \thirdblock.n1447 , 
         \thirdblock.falling_counter[7] , \thirdblock.n2874 , 
         \thirdblock.fruit_2_row_9__N_214[3] , 
         \thirdblock.fruit_2_row_2__N_257 , 
         \thirdblock.fruit_2_row_9__N_214[2] , \thirdblock.fruit_2_row[2] , 
         \thirdblock.fruit_2_row[3] , \thirdblock.fruit_2_tl_row_9__N_88[8] , 
         \thirdblock.fruit_2_tl_row_9__N_88[7] , \thirdblock.n2994 , 
         \thirdblock.fruit_2_tl_row[8] , \thirdblock.n1372 , 
         \thirdblock.fruit_2_tl_row[7] , 
         \thirdblock.falling_counter_16__N_278[6] , 
         \thirdblock.falling_counter_16__N_278[5] , \thirdblock.n2859 , 
         \thirdblock.falling_counter[6] , \thirdblock.n1445 , 
         \thirdblock.falling_counter[5] , 
         \thirdblock.falling_counter_16__N_278[4] , 
         \thirdblock.falling_counter_16__N_278[3] , \thirdblock.n2856 , 
         \thirdblock.falling_counter[4] , \thirdblock.n1443 , 
         \thirdblock.falling_counter[3] , 
         \thirdblock.falling_counter_16__N_278[2] , 
         \thirdblock.falling_counter_16__N_278[1] , \thirdblock.n2853 , 
         \thirdblock.falling_counter[2] , \thirdblock.n1441 , 
         \thirdblock.falling_counter[1] , \thirdblock.n2871 , 
         \thirdblock.fruit_2_row_9__N_214[1] , 
         \thirdblock.fruit_2_row_9__N_214[0] , \thirdblock.fruit_2_row[0] , 
         \thirdblock.fruit_2_row[1] , \thirdblock.n2907 , \col[8] , 
         \thirdblock.fruit_1_col_7__N_174 , \col[7] , 
         \thirdblock.fruit_1_col[7] , \thirdblock.fruit_1_col[8] , 
         \thirdblock.falling_counter_16__N_278[0] , \thirdblock.n2850 , 
         \thirdblock.falling_counter[0] , 
         \thirdblock.fruit_1_tl_row_9__N_58[8] , 
         \thirdblock.fruit_1_tl_row_9__N_58[7] , \thirdblock.n2967 , 
         \thirdblock.fruit_1_tl_row[8] , \thirdblock.n1426 , 
         \thirdblock.fruit_1_tl_row[7] , 
         \thirdblock.fruit_1_tl_row_9__N_58[6] , 
         \thirdblock.fruit_1_tl_row_9__N_58[5] , \thirdblock.n2964 , 
         \thirdblock.fruit_1_tl_row[6] , \thirdblock.n1424 , 
         \thirdblock.fruit_1_tl_row[5] , \thirdblock.n2925 , 
         \thirdblock.fruit_1_row_9__N_110[9] , 
         \thirdblock.fruit_1_row_8__N_117 , 
         \thirdblock.fruit_1_row_9__N_110[8] , \thirdblock.fruit_1_row[8] , 
         \thirdblock.fruit_1_row[9] , \thirdblock.fruit_1_tl_row_9__N_58[4] , 
         \thirdblock.fruit_1_tl_row_9__N_58[3] , \thirdblock.n2961 , 
         \thirdblock.fruit_1_tl_row[4] , \thirdblock.n1422 , 
         \thirdblock.fruit_1_tl_row[3] , \thirdblock.n2895 , \col[0] , 
         \thirdblock.fruit_1_col[0] , \thirdblock.n2922 , 
         \thirdblock.fruit_1_row_9__N_110[7] , 
         \thirdblock.fruit_1_row_9__N_110[6] , \thirdblock.fruit_1_row[6] , 
         \thirdblock.fruit_1_row[7] , 
         \thirdblock.falling_counter_16__N_278[16] , 
         \thirdblock.falling_counter_16__N_278[15] , \thirdblock.n2892 , 
         \thirdblock.falling_counter[16] , \thirdblock.falling_counter[15] , 
         \thirdblock.n2904 , \col[6] , \thirdblock.fruit_1_col_5__N_182 , 
         \col[5] , \thirdblock.fruit_1_col[5] , \thirdblock.fruit_1_col[6] , 
         \thirdblock.fruit_2_tl_row_9__N_88[6] , 
         \thirdblock.fruit_2_tl_row_9__N_88[5] , \thirdblock.n2991 , 
         \thirdblock.fruit_2_tl_row[6] , \thirdblock.fruit_2_tl_row[5] , 
         \thirdblock.n2901 , \col[4] , \col[3] , \thirdblock.fruit_1_col[3] , 
         \thirdblock.fruit_1_col[4] , \thirdblock.fruit_1_tl_row_9__N_58[2] , 
         \thirdblock.fruit_1_tl_row_9__N_58[1] , \thirdblock.n2958 , 
         \thirdblock.fruit_1_tl_row[2] , \thirdblock.fruit_1_tl_row[1] , 
         \secondblock.row_9__N_1[9] , \secondblock.n2982 , \secondblock.n1396 , 
         col_0__N_50, row_0__N_30, \secondblock.row_9__N_1[8] , 
         \secondblock.row_9__N_1[7] , \secondblock.n2979 , \secondblock.n1394 , 
         \secondblock.row_9__N_1[6] , \secondblock.row_9__N_1[5] , 
         \secondblock.n2976 , \secondblock.n1392 , \secondblock.row_9__N_1[4] , 
         \secondblock.row_9__N_1[3] , \secondblock.n2973 , \secondblock.n1390 , 
         \secondblock.row_9__N_1[2] , \secondblock.row_9__N_1[1] , 
         \secondblock.n2931 , \secondblock.n1388 , \secondblock.row_9__N_1[0] , 
         \secondblock.n2928 , \secondblock.col_9__N_31[9] , 
         \secondblock.n2949 , \secondblock.n1407 , 
         \secondblock.col_9__N_31[8] , \secondblock.col_9__N_31[7] , 
         \secondblock.n2946 , \secondblock.n1405 , 
         \secondblock.col_9__N_31[6] , \secondblock.col_9__N_31[5] , 
         \secondblock.n2943 , \secondblock.n1403 , 
         \secondblock.col_9__N_31[4] , \secondblock.col_9__N_31[3] , 
         \secondblock.n2940 , \secondblock.n1401 , 
         \secondblock.col_9__N_31[2] , \secondblock.col_9__N_31[1] , 
         \secondblock.n2937 , \secondblock.n1399 , 
         \secondblock.col_9__N_31[0] , \secondblock.n2934 , \thirdblock.n50 , 
         \thirdblock.n963 , \thirdblock.n1866 , \game_state[2] , 
         \game_state[0] , \thirdblock.n961 , \thirdblock.game_state[1]_2 , 
         \thirdblock.game_state_1__N_55 , \thirdblock.game_state_2__N_53 , 
         \thirdblock.n970 , \thirdblock.n968 , \thirdblock.button_prev , 
         button_c, \thirdblock.n972 , n4, n1195, \thirdblock.fruit_1_RGB[4] , 
         RGB_c_0_N_344, n365, n18, \thirdblock.n2196 , \secondblock.n10 , 
         \secondblock.VSYNC_c_N_348 , \thirdblock.fruit_2_RGB[5] , 
         \thirdblock.n2194 , \thirdblock.n327 , \thirdblock.n346 , 
         \thirdblock.fruit_1_RGB[5] , \thirdblock.RGB_c_5_N_330[5] , 
         \thirdblock.fruit_2_RGB[1] , \thirdblock.n2198 , 
         \thirdblock.fruit_1_RGB[1] , \thirdblock.RGB_c_5_N_330[1] , 
         \thirdblock.get_row_1_0__N_206 , \thirdblock.get_row_1[0] , 
         \thirdblock.n6_adj_353 , \thirdblock.RGB_c_5_N_330[4] , 
         \thirdblock.fruit_2_RGB[4] , RGB_c_4, \thirdblock.get_col_1_0__N_211 , 
         \thirdblock.get_col_1[4] , \thirdblock.n6_adj_352 , 
         \thirdblock.game_state_1__N_54[0] , \thirdblock.n967 , 
         \thirdblock.game_state_1__N_56 , \thirdblock.n1004 , 
         \thirdblock.fruit_2_RGB[2] , \thirdblock.n2190 , 
         \thirdblock.fruit_1_RGB[2] , \thirdblock.RGB_c_2_N_340 , 
         \thirdblock.get_col_2[4] , \thirdblock.get_col_2[3] , 
         \thirdblock.get_col_2[0] , \thirdblock.n6 , 
         \thirdblock.get_row_2_0__N_272 , \thirdblock.n5 , 
         \thirdblock.n5_adj_350 , \thirdblock.fruit_2_RGB[3] , 
         \thirdblock.n2192 , \thirdblock.fruit_1_RGB[3] , 
         \thirdblock.RGB_c_3_N_337 , \thirdblock.fruit_2_RGB[0] , 
         \thirdblock.n2187 , \thirdblock.fruit_1_RGB[0] , 
         \thirdblock.RGB_c_5_N_330[0] , \thirdblock.n18_adj_351 , 
         \thirdblock.n20 , \thirdblock.n16 , \thirdblock.n2033 , 
         \thirdblock.n1780 , \secondblock.n1761 , \secondblock.VSYNC_c_N_349 , 
         VSYNC_c, \secondblock.HSYNC_c_N_347 , HSYNC_c, 
         \thirdblock.get_col_2[2] , \thirdblock.get_col_2[1] , RGB_c_0, 
         RGB_c_5, RGB_c_3, RGB_c_1, RGB_c_2, \thirdblock.RGB_c_0_N_346 , 
         \thirdblock.game_state_2__N_51[2] , \thirdblock.n988 , 
         \thirdblock.game_state_0__N_57 , \thirdblock.get_row_1[1] , 
         \thirdblock.get_row_1[2] , \thirdblock.get_col_1[0] , 
         \thirdblock.get_col_1[1] , \thirdblock.get_row_1[3] , 
         \thirdblock.get_row_1[4] , \thirdblock.get_row_2[0] , 
         \thirdblock.get_row_2[1] , \thirdblock.get_row_2[2] , 
         \thirdblock.get_row_2[3] , \thirdblock.get_row_2[4] , 
         \thirdblock.get_col_1[2] , \thirdblock.get_col_1[3] , 
         \button_c.sig_000.FeedThruLUT , external_osc_c, 
         \firstblock.lscc_pll_inst.feedback_w , ext_osc_test_c;

  thirdblock_SLICE_0 \thirdblock.SLICE_0 ( .D1(\thirdblock.n2919 ), 
    .C1(\thirdblock.fruit_1_row_9__N_110[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_1_row_4__N_141 ), 
    .C0(\thirdblock.fruit_1_row_9__N_110[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_1_row_4__N_141 ), .CIN1(\thirdblock.n2919 ), 
    .F0(\thirdblock.fruit_1_row[4] ), .F1(\thirdblock.fruit_1_row[5] ), 
    .COUT1(\thirdblock.fruit_1_row_6__N_129 ), .COUT0(\thirdblock.n2919 ));
  thirdblock_SLICE_1 \thirdblock.SLICE_1 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[0] ), .D1(\thirdblock.n2955 ), 
    .C1(\thirdblock.n215 ), .B1(\thirdblock.fruit_1_tl_row[0] ), 
    .CE(fruit_1_tl_row_0__N_86), .LSR(\thirdblock.fruit_1_tl_row_0__N_87 ), 
    .CLK(clk), .CIN1(\thirdblock.n2955 ), .Q1(\thirdblock.fruit_1_tl_row[0] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[0] ), .COUT1(\thirdblock.n1420 ), 
    .COUT0(\thirdblock.n2955 ));
  thirdblock_SLICE_2 \thirdblock.SLICE_2 ( .D1(\thirdblock.n2916 ), 
    .C1(\thirdblock.fruit_1_row_9__N_110[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_1_row_2__N_153 ), 
    .C0(\thirdblock.fruit_1_row_9__N_110[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_1_row_2__N_153 ), .CIN1(\thirdblock.n2916 ), 
    .F0(\thirdblock.fruit_1_row[2] ), .F1(\thirdblock.fruit_1_row[3] ), 
    .COUT1(\thirdblock.fruit_1_row_4__N_141 ), .COUT0(\thirdblock.n2916 ));
  thirdblock_SLICE_3 \thirdblock.SLICE_3 ( .D1(\thirdblock.n2883 ), 
    .C1(\thirdblock.fruit_2_row_9__N_214[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_2_row_8__N_221 ), 
    .C0(\thirdblock.fruit_2_row_9__N_214[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_2_row_8__N_221 ), .CIN1(\thirdblock.n2883 ), 
    .F0(\thirdblock.fruit_2_row[8] ), .F1(\thirdblock.fruit_2_row[9] ), 
    .COUT0(\thirdblock.n2883 ));
  thirdblock_SLICE_4 \thirdblock.SLICE_4 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_88[2] ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_88[1] ), .D1(\thirdblock.n2985 ), 
    .C1(\thirdblock.fruit_2_tl_row[2] ), .D0(\thirdblock.n1366 ), 
    .C0(\thirdblock.fruit_2_tl_row[1] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_107 ), .CLK(clk), 
    .CIN0(\thirdblock.n1366 ), .CIN1(\thirdblock.n2985 ), 
    .Q0(\thirdblock.fruit_2_tl_row[1] ), .Q1(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_88[1] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_88[2] ), .COUT1(\thirdblock.n1368 ), 
    .COUT0(\thirdblock.n2985 ));
  thirdblock_SLICE_5 \thirdblock.SLICE_5 ( 
    .DI1(\thirdblock.falling_counter_16__N_278[14] ), 
    .DI0(\thirdblock.falling_counter_16__N_278[13] ), .D1(\thirdblock.n2889 ), 
    .C1(\thirdblock.falling_counter[14] ), .D0(\thirdblock.n1453 ), 
    .C0(\thirdblock.falling_counter[13] ), 
    .CE(\thirdblock.falling_counter_0__N_327 ), 
    .LSR(\thirdblock.falling_counter_0__N_328 ), .CLK(clk), 
    .CIN0(\thirdblock.n1453 ), .CIN1(\thirdblock.n2889 ), 
    .Q0(\thirdblock.falling_counter[13] ), 
    .Q1(\thirdblock.falling_counter[14] ), 
    .F0(\thirdblock.falling_counter_16__N_278[13] ), 
    .F1(\thirdblock.falling_counter_16__N_278[14] ), 
    .COUT1(\thirdblock.n1455 ), .COUT0(\thirdblock.n2889 ));
  thirdblock_SLICE_6 \thirdblock.SLICE_6 ( .D1(\thirdblock.n2880 ), 
    .C1(\thirdblock.fruit_2_row_9__N_214[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_2_row_6__N_233 ), 
    .C0(\thirdblock.fruit_2_row_9__N_214[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_2_row_6__N_233 ), .CIN1(\thirdblock.n2880 ), 
    .F0(\thirdblock.fruit_2_row[6] ), .F1(\thirdblock.fruit_2_row[7] ), 
    .COUT1(\thirdblock.fruit_2_row_8__N_221 ), .COUT0(\thirdblock.n2880 ));
  thirdblock_SLICE_7 \thirdblock.SLICE_7 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_88[4] ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_88[3] ), .D1(\thirdblock.n2988 ), 
    .C1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.n1368 ), 
    .C0(\thirdblock.fruit_2_tl_row[3] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_107 ), .CLK(clk), 
    .CIN0(\thirdblock.n1368 ), .CIN1(\thirdblock.n2988 ), 
    .Q0(\thirdblock.fruit_2_tl_row[3] ), .Q1(\thirdblock.fruit_2_tl_row[4] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_88[3] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_88[4] ), .COUT1(\thirdblock.n1370 ), 
    .COUT0(\thirdblock.n2988 ));
  thirdblock_SLICE_8 \thirdblock.SLICE_8 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_88[0] ), .D1(\thirdblock.n2952 ), 
    .C1(\thirdblock.fruit_2_tl_row[0] ), .B1(\thirdblock.n215 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_107 ), .CLK(clk), 
    .CIN1(\thirdblock.n2952 ), .Q1(\thirdblock.fruit_2_tl_row[0] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_88[0] ), .COUT1(\thirdblock.n1366 ), 
    .COUT0(\thirdblock.n2952 ));
  thirdblock_SLICE_9 \thirdblock.SLICE_9 ( .D1(\thirdblock.n2877 ), 
    .C1(\thirdblock.fruit_2_row_9__N_214[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_2_row_4__N_245 ), 
    .C0(\thirdblock.fruit_2_row_9__N_214[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_2_row_4__N_245 ), .CIN1(\thirdblock.n2877 ), 
    .F0(\thirdblock.fruit_2_row[4] ), .F1(\thirdblock.fruit_2_row[5] ), 
    .COUT1(\thirdblock.fruit_2_row_6__N_233 ), .COUT0(\thirdblock.n2877 ));
  thirdblock_SLICE_10 \thirdblock.SLICE_10 ( .D1(\thirdblock.n2898 ), 
    .C1(\RGB_pad[0].vcc ), .B1(\col[2] ), 
    .D0(\thirdblock.fruit_1_col_1__N_198 ), .B0(\col[1] ), 
    .CIN0(\thirdblock.fruit_1_col_1__N_198 ), .CIN1(\thirdblock.n2898 ), 
    .F0(\thirdblock.fruit_1_col[1] ), .F1(\thirdblock.fruit_1_col[2] ), 
    .COUT1(\thirdblock.fruit_1_col_3__N_190 ), .COUT0(\thirdblock.n2898 ));
  thirdblock_SLICE_11 \thirdblock.SLICE_11 ( .D1(\thirdblock.n2913 ), 
    .C1(\thirdblock.fruit_1_row_9__N_110[1] ), .B1(\row[1] ), 
    .D0(\RGB_pad[0].vcc ), .C0(\thirdblock.fruit_1_row_9__N_110[0] ), 
    .B0(\row[0] ), .CIN1(\thirdblock.n2913 ), .F0(\thirdblock.fruit_1_row[0] ), 
    .F1(\thirdblock.fruit_1_row[1] ), 
    .COUT1(\thirdblock.fruit_1_row_2__N_153 ), .COUT0(\thirdblock.n2913 ));
  thirdblock_SLICE_12 \thirdblock.SLICE_12 ( 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_88[9] ), .D1(\thirdblock.n2997 ), 
    .D0(\thirdblock.n1374 ), .C0(\thirdblock.fruit_2_tl_row[9] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_107 ), .CLK(clk), 
    .CIN0(\thirdblock.n1374 ), .CIN1(\thirdblock.n2997 ), 
    .Q0(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_88[9] ), .COUT0(\thirdblock.n2997 ));
  thirdblock_SLICE_13 \thirdblock.SLICE_13 ( .D1(\thirdblock.n2910 ), 
    .D0(\thirdblock.fruit_1_col_9__N_166 ), .C0(\RGB_pad[0].vcc ), 
    .B0(\col[9] ), .CIN0(\thirdblock.fruit_1_col_9__N_166 ), 
    .CIN1(\thirdblock.n2910 ), .F0(\thirdblock.fruit_1_col[9] ), 
    .COUT0(\thirdblock.n2910 ));
  thirdblock_SLICE_14 \thirdblock.SLICE_14 ( 
    .DI1(\thirdblock.falling_counter_16__N_278[12] ), 
    .DI0(\thirdblock.falling_counter_16__N_278[11] ), .D1(\thirdblock.n2886 ), 
    .C1(\thirdblock.falling_counter[12] ), .D0(\thirdblock.n1451 ), 
    .C0(\thirdblock.falling_counter[11] ), 
    .CE(\thirdblock.falling_counter_0__N_327 ), 
    .LSR(\thirdblock.falling_counter_0__N_328 ), .CLK(clk), 
    .CIN0(\thirdblock.n1451 ), .CIN1(\thirdblock.n2886 ), 
    .Q0(\thirdblock.falling_counter[11] ), 
    .Q1(\thirdblock.falling_counter[12] ), 
    .F0(\thirdblock.falling_counter_16__N_278[11] ), 
    .F1(\thirdblock.falling_counter_16__N_278[12] ), 
    .COUT1(\thirdblock.n1453 ), .COUT0(\thirdblock.n2886 ));
  thirdblock_SLICE_15 \thirdblock.SLICE_15 ( 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[9] ), .D1(\thirdblock.n2970 ), 
    .D0(\thirdblock.n1428 ), .B0(\thirdblock.fruit_1_tl_row[9] ), 
    .CE(fruit_1_tl_row_0__N_86), .LSR(\thirdblock.fruit_1_tl_row_0__N_87 ), 
    .CLK(clk), .CIN0(\thirdblock.n1428 ), .CIN1(\thirdblock.n2970 ), 
    .Q0(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[9] ), .COUT0(\thirdblock.n2970 ));
  thirdblock_SLICE_16 \thirdblock.SLICE_16 ( 
    .DI1(\thirdblock.falling_counter_16__N_278[10] ), 
    .DI0(\thirdblock.falling_counter_16__N_278[9] ), .D1(\thirdblock.n2865 ), 
    .C1(\thirdblock.falling_counter[10] ), .D0(\thirdblock.n1449 ), 
    .C0(\thirdblock.falling_counter[9] ), 
    .CE(\thirdblock.falling_counter_0__N_327 ), 
    .LSR(\thirdblock.falling_counter_0__N_328 ), .CLK(clk), 
    .CIN0(\thirdblock.n1449 ), .CIN1(\thirdblock.n2865 ), 
    .Q0(\thirdblock.falling_counter[9] ), 
    .Q1(\thirdblock.falling_counter[10] ), 
    .F0(\thirdblock.falling_counter_16__N_278[9] ), 
    .F1(\thirdblock.falling_counter_16__N_278[10] ), 
    .COUT1(\thirdblock.n1451 ), .COUT0(\thirdblock.n2865 ));
  thirdblock_SLICE_17 \thirdblock.SLICE_17 ( 
    .DI1(\thirdblock.falling_counter_16__N_278[8] ), 
    .DI0(\thirdblock.falling_counter_16__N_278[7] ), .D1(\thirdblock.n2862 ), 
    .C1(\thirdblock.falling_counter[8] ), .D0(\thirdblock.n1447 ), 
    .C0(\thirdblock.falling_counter[7] ), 
    .CE(\thirdblock.falling_counter_0__N_327 ), 
    .LSR(\thirdblock.falling_counter_0__N_328 ), .CLK(clk), 
    .CIN0(\thirdblock.n1447 ), .CIN1(\thirdblock.n2862 ), 
    .Q0(\thirdblock.falling_counter[7] ), .Q1(\thirdblock.falling_counter[8] ), 
    .F0(\thirdblock.falling_counter_16__N_278[7] ), 
    .F1(\thirdblock.falling_counter_16__N_278[8] ), .COUT1(\thirdblock.n1449 ), 
    .COUT0(\thirdblock.n2862 ));
  thirdblock_SLICE_18 \thirdblock.SLICE_18 ( .D1(\thirdblock.n2874 ), 
    .C1(\thirdblock.fruit_2_row_9__N_214[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_2_row_2__N_257 ), 
    .C0(\thirdblock.fruit_2_row_9__N_214[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_2_row_2__N_257 ), .CIN1(\thirdblock.n2874 ), 
    .F0(\thirdblock.fruit_2_row[2] ), .F1(\thirdblock.fruit_2_row[3] ), 
    .COUT1(\thirdblock.fruit_2_row_4__N_245 ), .COUT0(\thirdblock.n2874 ));
  thirdblock_SLICE_19 \thirdblock.SLICE_19 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_88[8] ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_88[7] ), .D1(\thirdblock.n2994 ), 
    .C1(\thirdblock.fruit_2_tl_row[8] ), .D0(\thirdblock.n1372 ), 
    .C0(\thirdblock.fruit_2_tl_row[7] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_107 ), .CLK(clk), 
    .CIN0(\thirdblock.n1372 ), .CIN1(\thirdblock.n2994 ), 
    .Q0(\thirdblock.fruit_2_tl_row[7] ), .Q1(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_88[7] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_88[8] ), .COUT1(\thirdblock.n1374 ), 
    .COUT0(\thirdblock.n2994 ));
  thirdblock_SLICE_20 \thirdblock.SLICE_20 ( 
    .DI1(\thirdblock.falling_counter_16__N_278[6] ), 
    .DI0(\thirdblock.falling_counter_16__N_278[5] ), .D1(\thirdblock.n2859 ), 
    .C1(\thirdblock.falling_counter[6] ), .D0(\thirdblock.n1445 ), 
    .C0(\thirdblock.falling_counter[5] ), 
    .CE(\thirdblock.falling_counter_0__N_327 ), 
    .LSR(\thirdblock.falling_counter_0__N_328 ), .CLK(clk), 
    .CIN0(\thirdblock.n1445 ), .CIN1(\thirdblock.n2859 ), 
    .Q0(\thirdblock.falling_counter[5] ), .Q1(\thirdblock.falling_counter[6] ), 
    .F0(\thirdblock.falling_counter_16__N_278[5] ), 
    .F1(\thirdblock.falling_counter_16__N_278[6] ), .COUT1(\thirdblock.n1447 ), 
    .COUT0(\thirdblock.n2859 ));
  thirdblock_SLICE_21 \thirdblock.SLICE_21 ( 
    .DI1(\thirdblock.falling_counter_16__N_278[4] ), 
    .DI0(\thirdblock.falling_counter_16__N_278[3] ), .D1(\thirdblock.n2856 ), 
    .C1(\thirdblock.falling_counter[4] ), .D0(\thirdblock.n1443 ), 
    .C0(\thirdblock.falling_counter[3] ), 
    .CE(\thirdblock.falling_counter_0__N_327 ), 
    .LSR(\thirdblock.falling_counter_0__N_328 ), .CLK(clk), 
    .CIN0(\thirdblock.n1443 ), .CIN1(\thirdblock.n2856 ), 
    .Q0(\thirdblock.falling_counter[3] ), .Q1(\thirdblock.falling_counter[4] ), 
    .F0(\thirdblock.falling_counter_16__N_278[3] ), 
    .F1(\thirdblock.falling_counter_16__N_278[4] ), .COUT1(\thirdblock.n1445 ), 
    .COUT0(\thirdblock.n2856 ));
  thirdblock_SLICE_22 \thirdblock.SLICE_22 ( 
    .DI1(\thirdblock.falling_counter_16__N_278[2] ), 
    .DI0(\thirdblock.falling_counter_16__N_278[1] ), .D1(\thirdblock.n2853 ), 
    .C1(\thirdblock.falling_counter[2] ), .D0(\thirdblock.n1441 ), 
    .C0(\thirdblock.falling_counter[1] ), 
    .CE(\thirdblock.falling_counter_0__N_327 ), 
    .LSR(\thirdblock.falling_counter_0__N_328 ), .CLK(clk), 
    .CIN0(\thirdblock.n1441 ), .CIN1(\thirdblock.n2853 ), 
    .Q0(\thirdblock.falling_counter[1] ), .Q1(\thirdblock.falling_counter[2] ), 
    .F0(\thirdblock.falling_counter_16__N_278[1] ), 
    .F1(\thirdblock.falling_counter_16__N_278[2] ), .COUT1(\thirdblock.n1443 ), 
    .COUT0(\thirdblock.n2853 ));
  thirdblock_SLICE_23 \thirdblock.SLICE_23 ( .D1(\thirdblock.n2871 ), 
    .C1(\thirdblock.fruit_2_row_9__N_214[1] ), .B1(\row[1] ), 
    .D0(\RGB_pad[0].vcc ), .C0(\thirdblock.fruit_2_row_9__N_214[0] ), 
    .B0(\row[0] ), .CIN1(\thirdblock.n2871 ), .F0(\thirdblock.fruit_2_row[0] ), 
    .F1(\thirdblock.fruit_2_row[1] ), 
    .COUT1(\thirdblock.fruit_2_row_2__N_257 ), .COUT0(\thirdblock.n2871 ));
  thirdblock_SLICE_24 \thirdblock.SLICE_24 ( .D1(\thirdblock.n2907 ), 
    .B1(\col[8] ), .D0(\thirdblock.fruit_1_col_7__N_174 ), 
    .C0(\RGB_pad[0].vcc ), .B0(\col[7] ), 
    .CIN0(\thirdblock.fruit_1_col_7__N_174 ), .CIN1(\thirdblock.n2907 ), 
    .F0(\thirdblock.fruit_1_col[7] ), .F1(\thirdblock.fruit_1_col[8] ), 
    .COUT1(\thirdblock.fruit_1_col_9__N_166 ), .COUT0(\thirdblock.n2907 ));
  thirdblock_SLICE_25 \thirdblock.SLICE_25 ( 
    .DI1(\thirdblock.falling_counter_16__N_278[0] ), .D1(\thirdblock.n2850 ), 
    .C1(\thirdblock.falling_counter[0] ), .B1(\RGB_pad[0].vcc ), 
    .CE(\thirdblock.falling_counter_0__N_327 ), 
    .LSR(\thirdblock.falling_counter_0__N_328 ), .CLK(clk), 
    .CIN1(\thirdblock.n2850 ), .Q1(\thirdblock.falling_counter[0] ), 
    .F1(\thirdblock.falling_counter_16__N_278[0] ), .COUT1(\thirdblock.n1441 ), 
    .COUT0(\thirdblock.n2850 ));
  thirdblock_SLICE_26 \thirdblock.SLICE_26 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[8] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[7] ), .D1(\thirdblock.n2967 ), 
    .B1(\thirdblock.fruit_1_tl_row[8] ), .D0(\thirdblock.n1426 ), 
    .B0(\thirdblock.fruit_1_tl_row[7] ), .CE(fruit_1_tl_row_0__N_86), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_87 ), .CLK(clk), 
    .CIN0(\thirdblock.n1426 ), .CIN1(\thirdblock.n2967 ), 
    .Q0(\thirdblock.fruit_1_tl_row[7] ), .Q1(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[8] ), .COUT1(\thirdblock.n1428 ), 
    .COUT0(\thirdblock.n2967 ));
  thirdblock_SLICE_27 \thirdblock.SLICE_27 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[6] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[5] ), .D1(\thirdblock.n2964 ), 
    .B1(\thirdblock.fruit_1_tl_row[6] ), .D0(\thirdblock.n1424 ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), .CE(fruit_1_tl_row_0__N_86), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_87 ), .CLK(clk), 
    .CIN0(\thirdblock.n1424 ), .CIN1(\thirdblock.n2964 ), 
    .Q0(\thirdblock.fruit_1_tl_row[5] ), .Q1(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[5] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[6] ), .COUT1(\thirdblock.n1426 ), 
    .COUT0(\thirdblock.n2964 ));
  thirdblock_SLICE_28 \thirdblock.SLICE_28 ( .D1(\thirdblock.n2925 ), 
    .C1(\thirdblock.fruit_1_row_9__N_110[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_1_row_8__N_117 ), 
    .C0(\thirdblock.fruit_1_row_9__N_110[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_1_row_8__N_117 ), .CIN1(\thirdblock.n2925 ), 
    .F0(\thirdblock.fruit_1_row[8] ), .F1(\thirdblock.fruit_1_row[9] ), 
    .COUT0(\thirdblock.n2925 ));
  thirdblock_SLICE_29 \thirdblock.SLICE_29 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[4] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[3] ), .D1(\thirdblock.n2961 ), 
    .B1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.n1422 ), 
    .B0(\thirdblock.fruit_1_tl_row[3] ), .CE(fruit_1_tl_row_0__N_86), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_87 ), .CLK(clk), 
    .CIN0(\thirdblock.n1422 ), .CIN1(\thirdblock.n2961 ), 
    .Q0(\thirdblock.fruit_1_tl_row[3] ), .Q1(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[3] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[4] ), .COUT1(\thirdblock.n1424 ), 
    .COUT0(\thirdblock.n2961 ));
  thirdblock_SLICE_30 \thirdblock.SLICE_30 ( .D1(\thirdblock.n2895 ), 
    .C1(\RGB_pad[0].vcc ), .B1(\col[0] ), .CIN1(\thirdblock.n2895 ), 
    .F1(\thirdblock.fruit_1_col[0] ), 
    .COUT1(\thirdblock.fruit_1_col_1__N_198 ), .COUT0(\thirdblock.n2895 ));
  thirdblock_SLICE_31 \thirdblock.SLICE_31 ( .D1(\thirdblock.n2922 ), 
    .C1(\thirdblock.fruit_1_row_9__N_110[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_1_row_6__N_129 ), 
    .C0(\thirdblock.fruit_1_row_9__N_110[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_1_row_6__N_129 ), .CIN1(\thirdblock.n2922 ), 
    .F0(\thirdblock.fruit_1_row[6] ), .F1(\thirdblock.fruit_1_row[7] ), 
    .COUT1(\thirdblock.fruit_1_row_8__N_117 ), .COUT0(\thirdblock.n2922 ));
  thirdblock_SLICE_32 \thirdblock.SLICE_32 ( 
    .DI1(\thirdblock.falling_counter_16__N_278[16] ), 
    .DI0(\thirdblock.falling_counter_16__N_278[15] ), .D1(\thirdblock.n2892 ), 
    .C1(\thirdblock.falling_counter[16] ), .D0(\thirdblock.n1455 ), 
    .C0(\thirdblock.falling_counter[15] ), 
    .CE(\thirdblock.falling_counter_0__N_327 ), 
    .LSR(\thirdblock.falling_counter_0__N_328 ), .CLK(clk), 
    .CIN0(\thirdblock.n1455 ), .CIN1(\thirdblock.n2892 ), 
    .Q0(\thirdblock.falling_counter[15] ), 
    .Q1(\thirdblock.falling_counter[16] ), 
    .F0(\thirdblock.falling_counter_16__N_278[15] ), 
    .F1(\thirdblock.falling_counter_16__N_278[16] ), 
    .COUT0(\thirdblock.n2892 ));
  thirdblock_SLICE_33 \thirdblock.SLICE_33 ( .D1(\thirdblock.n2904 ), 
    .C1(\RGB_pad[0].vcc ), .B1(\col[6] ), 
    .D0(\thirdblock.fruit_1_col_5__N_182 ), .B0(\col[5] ), 
    .CIN0(\thirdblock.fruit_1_col_5__N_182 ), .CIN1(\thirdblock.n2904 ), 
    .F0(\thirdblock.fruit_1_col[5] ), .F1(\thirdblock.fruit_1_col[6] ), 
    .COUT1(\thirdblock.fruit_1_col_7__N_174 ), .COUT0(\thirdblock.n2904 ));
  thirdblock_SLICE_34 \thirdblock.SLICE_34 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_88[6] ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_88[5] ), .D1(\thirdblock.n2991 ), 
    .C1(\thirdblock.fruit_2_tl_row[6] ), .D0(\thirdblock.n1370 ), 
    .C0(\thirdblock.fruit_2_tl_row[5] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_107 ), .CLK(clk), 
    .CIN0(\thirdblock.n1370 ), .CIN1(\thirdblock.n2991 ), 
    .Q0(\thirdblock.fruit_2_tl_row[5] ), .Q1(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_88[5] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_88[6] ), .COUT1(\thirdblock.n1372 ), 
    .COUT0(\thirdblock.n2991 ));
  thirdblock_SLICE_35 \thirdblock.SLICE_35 ( .D1(\thirdblock.n2901 ), 
    .B1(\col[4] ), .D0(\thirdblock.fruit_1_col_3__N_190 ), 
    .C0(\RGB_pad[0].vcc ), .B0(\col[3] ), 
    .CIN0(\thirdblock.fruit_1_col_3__N_190 ), .CIN1(\thirdblock.n2901 ), 
    .F0(\thirdblock.fruit_1_col[3] ), .F1(\thirdblock.fruit_1_col[4] ), 
    .COUT1(\thirdblock.fruit_1_col_5__N_182 ), .COUT0(\thirdblock.n2901 ));
  thirdblock_SLICE_36 \thirdblock.SLICE_36 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[2] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[1] ), .D1(\thirdblock.n2958 ), 
    .B1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.n1420 ), 
    .B0(\thirdblock.fruit_1_tl_row[1] ), .CE(fruit_1_tl_row_0__N_86), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_87 ), .CLK(clk), 
    .CIN0(\thirdblock.n1420 ), .CIN1(\thirdblock.n2958 ), 
    .Q0(\thirdblock.fruit_1_tl_row[1] ), .Q1(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[1] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[2] ), .COUT1(\thirdblock.n1422 ), 
    .COUT0(\thirdblock.n2958 ));
  secondblock_SLICE_37 \secondblock.SLICE_37 ( 
    .DI0(\secondblock.row_9__N_1[9] ), .D1(\secondblock.n2982 ), 
    .D0(\secondblock.n1396 ), .B0(\row[9] ), .CE(col_0__N_50), 
    .LSR(row_0__N_30), .CLK(clk), .CIN0(\secondblock.n1396 ), 
    .CIN1(\secondblock.n2982 ), .Q0(\row[9] ), 
    .F0(\secondblock.row_9__N_1[9] ), .COUT0(\secondblock.n2982 ));
  secondblock_SLICE_38 \secondblock.SLICE_38 ( 
    .DI1(\secondblock.row_9__N_1[8] ), .DI0(\secondblock.row_9__N_1[7] ), 
    .D1(\secondblock.n2979 ), .B1(\row[8] ), .D0(\secondblock.n1394 ), 
    .B0(\row[7] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n1394 ), .CIN1(\secondblock.n2979 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\secondblock.row_9__N_1[7] ), 
    .F1(\secondblock.row_9__N_1[8] ), .COUT1(\secondblock.n1396 ), 
    .COUT0(\secondblock.n2979 ));
  secondblock_SLICE_39 \secondblock.SLICE_39 ( 
    .DI1(\secondblock.row_9__N_1[6] ), .DI0(\secondblock.row_9__N_1[5] ), 
    .D1(\secondblock.n2976 ), .B1(\row[6] ), .D0(\secondblock.n1392 ), 
    .B0(\row[5] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n1392 ), .CIN1(\secondblock.n2976 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\secondblock.row_9__N_1[5] ), 
    .F1(\secondblock.row_9__N_1[6] ), .COUT1(\secondblock.n1394 ), 
    .COUT0(\secondblock.n2976 ));
  secondblock_SLICE_40 \secondblock.SLICE_40 ( 
    .DI1(\secondblock.row_9__N_1[4] ), .DI0(\secondblock.row_9__N_1[3] ), 
    .D1(\secondblock.n2973 ), .B1(\row[4] ), .D0(\secondblock.n1390 ), 
    .B0(\row[3] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n1390 ), .CIN1(\secondblock.n2973 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\secondblock.row_9__N_1[3] ), 
    .F1(\secondblock.row_9__N_1[4] ), .COUT1(\secondblock.n1392 ), 
    .COUT0(\secondblock.n2973 ));
  secondblock_SLICE_41 \secondblock.SLICE_41 ( 
    .DI1(\secondblock.row_9__N_1[2] ), .DI0(\secondblock.row_9__N_1[1] ), 
    .D1(\secondblock.n2931 ), .B1(\row[2] ), .D0(\secondblock.n1388 ), 
    .B0(\row[1] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n1388 ), .CIN1(\secondblock.n2931 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\secondblock.row_9__N_1[1] ), 
    .F1(\secondblock.row_9__N_1[2] ), .COUT1(\secondblock.n1390 ), 
    .COUT0(\secondblock.n2931 ));
  secondblock_SLICE_42 \secondblock.SLICE_42 ( 
    .DI1(\secondblock.row_9__N_1[0] ), .D1(\secondblock.n2928 ), 
    .C1(\RGB_pad[0].vcc ), .B1(\row[0] ), .CE(col_0__N_50), .LSR(row_0__N_30), 
    .CLK(clk), .CIN1(\secondblock.n2928 ), .Q1(\row[0] ), 
    .F1(\secondblock.row_9__N_1[0] ), .COUT1(\secondblock.n1388 ), 
    .COUT0(\secondblock.n2928 ));
  secondblock_SLICE_43 \secondblock.SLICE_43 ( 
    .DI0(\secondblock.col_9__N_31[9] ), .D1(\secondblock.n2949 ), 
    .D0(\secondblock.n1407 ), .C0(\col[9] ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN0(\secondblock.n1407 ), .CIN1(\secondblock.n2949 ), .Q0(\col[9] ), 
    .F0(\secondblock.col_9__N_31[9] ), .COUT0(\secondblock.n2949 ));
  secondblock_SLICE_44 \secondblock.SLICE_44 ( 
    .DI1(\secondblock.col_9__N_31[8] ), .DI0(\secondblock.col_9__N_31[7] ), 
    .D1(\secondblock.n2946 ), .C1(\col[8] ), .D0(\secondblock.n1405 ), 
    .C0(\col[7] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n1405 ), 
    .CIN1(\secondblock.n2946 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\secondblock.col_9__N_31[7] ), .F1(\secondblock.col_9__N_31[8] ), 
    .COUT1(\secondblock.n1407 ), .COUT0(\secondblock.n2946 ));
  secondblock_SLICE_45 \secondblock.SLICE_45 ( 
    .DI1(\secondblock.col_9__N_31[6] ), .DI0(\secondblock.col_9__N_31[5] ), 
    .D1(\secondblock.n2943 ), .C1(\col[6] ), .D0(\secondblock.n1403 ), 
    .C0(\col[5] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n1403 ), 
    .CIN1(\secondblock.n2943 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\secondblock.col_9__N_31[5] ), .F1(\secondblock.col_9__N_31[6] ), 
    .COUT1(\secondblock.n1405 ), .COUT0(\secondblock.n2943 ));
  secondblock_SLICE_46 \secondblock.SLICE_46 ( 
    .DI1(\secondblock.col_9__N_31[4] ), .DI0(\secondblock.col_9__N_31[3] ), 
    .D1(\secondblock.n2940 ), .C1(\col[4] ), .D0(\secondblock.n1401 ), 
    .C0(\col[3] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n1401 ), 
    .CIN1(\secondblock.n2940 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\secondblock.col_9__N_31[3] ), .F1(\secondblock.col_9__N_31[4] ), 
    .COUT1(\secondblock.n1403 ), .COUT0(\secondblock.n2940 ));
  secondblock_SLICE_47 \secondblock.SLICE_47 ( 
    .DI1(\secondblock.col_9__N_31[2] ), .DI0(\secondblock.col_9__N_31[1] ), 
    .D1(\secondblock.n2937 ), .C1(\col[2] ), .D0(\secondblock.n1399 ), 
    .C0(\col[1] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n1399 ), 
    .CIN1(\secondblock.n2937 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\secondblock.col_9__N_31[1] ), .F1(\secondblock.col_9__N_31[2] ), 
    .COUT1(\secondblock.n1401 ), .COUT0(\secondblock.n2937 ));
  secondblock_SLICE_48 \secondblock.SLICE_48 ( 
    .DI1(\secondblock.col_9__N_31[0] ), .D1(\secondblock.n2934 ), 
    .C1(\col[0] ), .B1(\RGB_pad[0].vcc ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN1(\secondblock.n2934 ), .Q1(\col[0] ), 
    .F1(\secondblock.col_9__N_31[0] ), .COUT1(\secondblock.n1399 ), 
    .COUT0(\secondblock.n2934 ));
  thirdblock_SLICE_53 \thirdblock.SLICE_53 ( .D1(\thirdblock.n50 ), 
    .C1(\thirdblock.n963 ), .B1(\thirdblock.n1866 ), .A1(\game_state[2] ), 
    .D0(\game_state[0] ), .C0(\thirdblock.n961 ), 
    .B0(\thirdblock.game_state[1]_2 ), .F0(\thirdblock.n963 ), 
    .F1(\thirdblock.game_state_1__N_55 ));
  thirdblock_SLICE_54 \thirdblock.SLICE_54 ( .D0(\thirdblock.game_state[1]_2 ), 
    .C0(\thirdblock.game_state_1__N_55 ), .B0(\game_state[2] ), 
    .F0(\thirdblock.game_state_2__N_53 ));
  thirdblock_SLICE_55 \thirdblock.SLICE_55 ( .D1(\thirdblock.n970 ), 
    .C1(\thirdblock.n968 ), .B1(\thirdblock.game_state[1]_2 ), 
    .A1(\game_state[2] ), .D0(\thirdblock.button_prev ), 
    .C0(\thirdblock.n961 ), .B0(button_c), .A0(\thirdblock.game_state[1]_2 ), 
    .F0(\thirdblock.n968 ), .F1(\thirdblock.n972 ));
  secondblock_SLICE_57 \secondblock.SLICE_57 ( .D1(\col[8] ), .C1(n4), 
    .B1(\col[9] ), .A1(\col[7] ), .D0(\col[6] ), .C0(\col[5] ), .F0(n4), 
    .F1(n1195));
  SLICE_58 SLICE_58( .D1(\thirdblock.fruit_1_RGB[4] ), .C1(RGB_c_0_N_344), 
    .A1(\thirdblock.fruit_1_tl_row_0__N_87 ), .D0(n1195), .C0(n365), .B0(n18), 
    .A0(\col[9] ), .F0(RGB_c_0_N_344), .F1(\thirdblock.n2196 ));
  secondblock_SLICE_59 \secondblock.SLICE_59 ( .D0(\row[6] ), 
    .C0(\secondblock.n10 ), .B0(\row[9] ), .A0(\row[8] ), .F0(row_0__N_30));
  secondblock_SLICE_60 \secondblock.SLICE_60 ( .D1(row_0__N_30), 
    .C1(\secondblock.VSYNC_c_N_348 ), .B1(\row[9] ), .D0(\row[8] ), 
    .C0(\row[5] ), .B0(\row[6] ), .A0(\row[7] ), 
    .F0(\secondblock.VSYNC_c_N_348 ), .F1(n365));
  thirdblock_SLICE_61 \thirdblock.SLICE_61 ( .D1(\thirdblock.fruit_2_RGB[5] ), 
    .C1(\thirdblock.n2194 ), .B1(\thirdblock.n327 ), .A1(\thirdblock.n346 ), 
    .D0(\thirdblock.fruit_1_RGB[5] ), .C0(RGB_c_0_N_344), 
    .B0(\thirdblock.fruit_1_tl_row_0__N_87 ), .F0(\thirdblock.n2194 ), 
    .F1(\thirdblock.RGB_c_5_N_330[5] ));
  thirdblock_SLICE_63 \thirdblock.SLICE_63 ( .D1(\thirdblock.fruit_2_RGB[1] ), 
    .C1(\thirdblock.n2198 ), .B1(\thirdblock.n327 ), .A1(\thirdblock.n346 ), 
    .D0(\thirdblock.fruit_1_RGB[1] ), .C0(\thirdblock.fruit_1_tl_row_0__N_87 ), 
    .B0(RGB_c_0_N_344), .F0(\thirdblock.n2198 ), 
    .F1(\thirdblock.RGB_c_5_N_330[1] ));
  thirdblock_SLICE_65 \thirdblock.SLICE_65 ( .D0(\thirdblock.fruit_1_row[0] ), 
    .C0(\thirdblock.get_row_1_0__N_206 ), .F0(\thirdblock.get_row_1[0] ));
  thirdblock_SLICE_66 \thirdblock.SLICE_66 ( .D1(\thirdblock.fruit_1_row[7] ), 
    .C1(\thirdblock.n6_adj_353 ), .B1(\thirdblock.fruit_1_row[5] ), 
    .A1(\thirdblock.fruit_1_row[8] ), .D0(\thirdblock.fruit_1_row[6] ), 
    .B0(\thirdblock.fruit_1_row[9] ), .F0(\thirdblock.n6_adj_353 ), 
    .F1(\thirdblock.get_row_1_0__N_206 ));
  thirdblock_SLICE_68 \thirdblock.SLICE_68 ( .D1(\thirdblock.game_state[1]_2 ), 
    .C1(\thirdblock.RGB_c_5_N_330[4] ), .B1(\game_state[2] ), 
    .A1(RGB_c_0_N_344), .D0(\thirdblock.fruit_2_RGB[4] ), 
    .C0(\thirdblock.n2196 ), .B0(\thirdblock.n327 ), .A0(\thirdblock.n346 ), 
    .F0(\thirdblock.RGB_c_5_N_330[4] ), .F1(RGB_c_4));
  thirdblock_SLICE_69 \thirdblock.SLICE_69 ( .D0(\thirdblock.fruit_1_col[4] ), 
    .C0(\thirdblock.get_col_1_0__N_211 ), .F0(\thirdblock.get_col_1[4] ));
  thirdblock_SLICE_70 \thirdblock.SLICE_70 ( .D1(\thirdblock.fruit_1_col[5] ), 
    .C1(\thirdblock.n6_adj_352 ), .B1(\thirdblock.fruit_1_col[8] ), 
    .A1(\thirdblock.fruit_1_col[7] ), .D0(\thirdblock.fruit_1_col[6] ), 
    .C0(\thirdblock.fruit_1_col[9] ), .F0(\thirdblock.n6_adj_352 ), 
    .F1(\thirdblock.get_col_1_0__N_211 ));
  thirdblock_SLICE_71 \thirdblock.SLICE_71 ( 
    .DI1(\thirdblock.game_state_1__N_54[0] ), .D1(\thirdblock.n967 ), 
    .C1(\thirdblock.n961 ), .B1(\thirdblock.game_state[1]_2 ), 
    .A1(\game_state[0] ), .D0(\game_state[0] ), 
    .C0(\thirdblock.game_state[1]_2 ), .B0(\game_state[2] ), 
    .CE(\thirdblock.game_state_1__N_55 ), 
    .LSR(\thirdblock.game_state_1__N_56 ), .CLK(clk), 
    .Q1(\thirdblock.game_state[1]_2 ), .F0(\thirdblock.n1004 ), 
    .F1(\thirdblock.game_state_1__N_54[0] ));
  thirdblock_SLICE_72 \thirdblock.SLICE_72 ( .D1(\thirdblock.fruit_2_RGB[2] ), 
    .C1(\thirdblock.n2190 ), .B1(\thirdblock.n346 ), .A1(\thirdblock.n1004 ), 
    .D0(\thirdblock.fruit_1_RGB[2] ), .C0(\thirdblock.game_state[1]_2 ), 
    .B0(\game_state[0] ), .A0(\game_state[2] ), .F0(\thirdblock.n2190 ), 
    .F1(\thirdblock.RGB_c_2_N_340 ));
  thirdblock_SLICE_73 \thirdblock.SLICE_73 ( .D1(\col[3] ), .C1(n18), 
    .B1(\col[9] ), .A1(n4), .D0(n4), .C0(\col[9] ), .B0(n18), .A0(\col[4] ), 
    .F0(\thirdblock.get_col_2[4] ), .F1(\thirdblock.get_col_2[3] ));
  secondblock_SLICE_74 \secondblock.SLICE_74 ( .D1(\col[0] ), .C1(n18), 
    .B1(\col[9] ), .A1(n4), .D0(\col[8] ), .C0(\col[7] ), .F0(n18), 
    .F1(\thirdblock.get_col_2[0] ));
  thirdblock_SLICE_75 \thirdblock.SLICE_75 ( .D1(\thirdblock.fruit_2_row[5] ), 
    .C1(\thirdblock.n6 ), .B1(\thirdblock.fruit_2_row[7] ), 
    .A1(\thirdblock.fruit_2_row[8] ), .D0(\thirdblock.fruit_2_row[6] ), 
    .C0(\thirdblock.fruit_2_row[9] ), .F0(\thirdblock.n6 ), 
    .F1(\thirdblock.get_row_2_0__N_272 ));
  thirdblock_SLICE_79 \thirdblock.SLICE_79 ( 
    .D1(\thirdblock.fruit_2_tl_row[6] ), .C1(\thirdblock.n5 ), 
    .B1(\thirdblock.fruit_2_tl_row[8] ), .A1(\thirdblock.fruit_2_tl_row[9] ), 
    .D0(\thirdblock.fruit_2_tl_row[3] ), .C0(\thirdblock.fruit_2_tl_row[7] ), 
    .B0(\thirdblock.fruit_2_tl_row[5] ), .A0(\thirdblock.fruit_2_tl_row[4] ), 
    .F0(\thirdblock.n5 ), .F1(\thirdblock.n970 ));
  thirdblock_SLICE_81 \thirdblock.SLICE_81 ( 
    .D1(\thirdblock.fruit_1_tl_row[6] ), .C1(\thirdblock.n5_adj_350 ), 
    .B1(\thirdblock.fruit_1_tl_row[8] ), .A1(\thirdblock.fruit_1_tl_row[9] ), 
    .D0(\thirdblock.fruit_1_tl_row[7] ), .C0(\thirdblock.fruit_1_tl_row[3] ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), .A0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.n5_adj_350 ), .F1(\thirdblock.n961 ));
  thirdblock_SLICE_83 \thirdblock.SLICE_83 ( .D1(\game_state[2] ), 
    .C1(\thirdblock.n1866 ), .D0(\thirdblock.n967 ), .C0(\thirdblock.n970 ), 
    .B0(\game_state[0] ), .A0(\thirdblock.game_state[1]_2 ), 
    .F0(\thirdblock.n1866 ), .F1(\thirdblock.game_state_1__N_56 ));
  thirdblock_SLICE_85 \thirdblock.SLICE_85 ( .D1(\game_state[0] ), 
    .C1(\thirdblock.game_state[1]_2 ), .B1(RGB_c_0_N_344), 
    .A1(\game_state[2] ), .D0(\thirdblock.game_state[1]_2 ), 
    .C0(\game_state[0] ), .B0(\game_state[2] ), .A0(RGB_c_0_N_344), 
    .F0(\thirdblock.n346 ), .F1(\thirdblock.n327 ));
  thirdblock_SLICE_86 \thirdblock.SLICE_86 ( .D1(\thirdblock.fruit_2_RGB[3] ), 
    .C1(\thirdblock.n2192 ), .B1(\thirdblock.n1004 ), .A1(\thirdblock.n346 ), 
    .D0(\thirdblock.fruit_1_RGB[3] ), .C0(\game_state[0] ), 
    .B0(\thirdblock.game_state[1]_2 ), .A0(\game_state[2] ), 
    .F0(\thirdblock.n2192 ), .F1(\thirdblock.RGB_c_3_N_337 ));
  thirdblock_SLICE_87 \thirdblock.SLICE_87 ( .D1(\game_state[0] ), 
    .C1(\thirdblock.game_state[1]_2 ), .B1(\game_state[2] ), 
    .D0(\thirdblock.game_state[1]_2 ), .C0(\game_state[0] ), 
    .A0(\game_state[2] ), .F0(\thirdblock.fruit_1_tl_row_0__N_87 ), 
    .F1(\thirdblock.fruit_2_tl_row_0__N_107 ));
  thirdblock_SLICE_88 \thirdblock.SLICE_88 ( .D1(\thirdblock.fruit_2_RGB[0] ), 
    .C1(\thirdblock.n2187 ), .B1(\thirdblock.n346 ), .A1(\thirdblock.n327 ), 
    .D0(\thirdblock.fruit_1_RGB[0] ), .C0(\thirdblock.fruit_1_tl_row_0__N_87 ), 
    .B0(RGB_c_0_N_344), .F0(\thirdblock.n2187 ), 
    .F1(\thirdblock.RGB_c_5_N_330[0] ));
  thirdblock_SLICE_91 \thirdblock.SLICE_91 ( 
    .D1(\thirdblock.falling_counter[0] ), .C1(\thirdblock.n18_adj_351 ), 
    .B1(\thirdblock.falling_counter[14] ), 
    .A1(\thirdblock.falling_counter[3] ), .D0(\thirdblock.falling_counter[1] ), 
    .C0(\thirdblock.falling_counter[11] ), 
    .B0(\thirdblock.falling_counter[4] ), 
    .A0(\thirdblock.falling_counter[13] ), .F0(\thirdblock.n18_adj_351 ), 
    .F1(\thirdblock.n20 ));
  thirdblock_SLICE_93 \thirdblock.SLICE_93 ( 
    .D1(\thirdblock.fruit_2_tl_row[6] ), .D0(\thirdblock.falling_counter[12] ), 
    .C0(\thirdblock.falling_counter[2] ), .F0(\thirdblock.n16 ), 
    .F1(\thirdblock.fruit_2_row_9__N_214[6] ));
  thirdblock_SLICE_94 \thirdblock.SLICE_94 ( .D1(\thirdblock.n2033 ), 
    .C1(\thirdblock.n1780 ), .B1(\thirdblock.falling_counter[7] ), 
    .A1(\thirdblock.falling_counter[15] ), 
    .D0(\thirdblock.falling_counter[8] ), .C0(\thirdblock.n20 ), 
    .B0(\thirdblock.n16 ), .A0(\thirdblock.falling_counter[6] ), 
    .F0(\thirdblock.n1780 ), .F1(\thirdblock.n215 ));
  thirdblock_SLICE_95 \thirdblock.SLICE_95 ( 
    .D0(\thirdblock.falling_counter[9] ), 
    .C0(\thirdblock.falling_counter[10] ), 
    .B0(\thirdblock.falling_counter[16] ), 
    .A0(\thirdblock.falling_counter[5] ), .F0(\thirdblock.n2033 ));
  secondblock_SLICE_97 \secondblock.SLICE_97 ( .D1(\row[7] ), 
    .C1(\secondblock.n1761 ), .B1(\row[5] ), .A1(\row[4] ), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\row[2] ), .A0(\row[3] ), .F0(\secondblock.n1761 ), 
    .F1(\secondblock.n10 ));
  secondblock_SLICE_100 \secondblock.SLICE_100 ( .D1(\row[3] ), 
    .C1(\secondblock.VSYNC_c_N_349 ), .B1(\secondblock.VSYNC_c_N_348 ), 
    .A1(\row[1] ), .D0(\row[9] ), .C0(\row[4] ), .B0(\row[2] ), 
    .F0(\secondblock.VSYNC_c_N_349 ), .F1(VSYNC_c));
  secondblock_SLICE_101 \secondblock.SLICE_101 ( .D1(\col[7] ), 
    .C1(\secondblock.HSYNC_c_N_347 ), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(\col[6] ), .C0(\col[5] ), .B0(\col[4] ), 
    .F0(\secondblock.HSYNC_c_N_347 ), .F1(HSYNC_c));
  thirdblock_SLICE_104 \thirdblock.SLICE_104 ( .D1(\game_state[0] ), 
    .C1(\thirdblock.game_state[1]_2 ), .B1(\game_state[2] ), 
    .D0(\thirdblock.game_state[1]_2 ), .C0(\thirdblock.n215 ), 
    .B0(\game_state[0] ), .A0(\game_state[2] ), 
    .F0(\thirdblock.falling_counter_0__N_328 ), 
    .F1(\thirdblock.falling_counter_0__N_327 ));
  thirdblock_SLICE_105 \thirdblock.SLICE_105 ( .D1(\col[1] ), .C1(n18), 
    .B1(\col[9] ), .A1(n4), .D0(n18), .C0(\col[2] ), .B0(n4), .A0(\col[9] ), 
    .F0(\thirdblock.get_col_2[2] ), .F1(\thirdblock.get_col_2[1] ));
  thirdblock_SLICE_110 \thirdblock.SLICE_110 ( 
    .D0(\thirdblock.game_state[1]_2 ), .C0(\thirdblock.RGB_c_5_N_330[0] ), 
    .B0(RGB_c_0_N_344), .A0(\game_state[2] ), .F0(RGB_c_0));
  thirdblock_SLICE_111 \thirdblock.SLICE_111 ( 
    .D0(\thirdblock.game_state[1]_2 ), .C0(\thirdblock.RGB_c_5_N_330[5] ), 
    .B0(\game_state[2] ), .A0(RGB_c_0_N_344), .F0(RGB_c_5));
  thirdblock_SLICE_112 \thirdblock.SLICE_112 ( 
    .D0(\thirdblock.game_state[1]_2 ), .C0(\thirdblock.RGB_c_3_N_337 ), 
    .B0(RGB_c_0_N_344), .A0(\game_state[2] ), .F0(RGB_c_3));
  thirdblock_SLICE_113 \thirdblock.SLICE_113 ( .D1(\game_state[0] ), 
    .C1(\game_state[2] ), .D0(\thirdblock.game_state[1]_2 ), 
    .C0(\thirdblock.RGB_c_5_N_330[1] ), .B0(\game_state[2] ), 
    .A0(RGB_c_0_N_344), .F0(RGB_c_1), .F1(fruit_1_tl_row_0__N_86));
  thirdblock_SLICE_114 \thirdblock.SLICE_114 ( 
    .D1(\thirdblock.game_state[1]_2 ), .B1(\game_state[2] ), 
    .D0(\game_state[2] ), .C0(\thirdblock.RGB_c_2_N_340 ), .B0(RGB_c_0_N_344), 
    .A0(\thirdblock.game_state[1]_2 ), .F0(RGB_c_2), 
    .F1(\thirdblock.RGB_c_0_N_346 ));
  thirdblock_SLICE_115 \thirdblock.SLICE_115 ( 
    .DI1(\thirdblock.game_state_2__N_51[2] ), .D1(\game_state[0] ), 
    .C1(\thirdblock.n988 ), .B1(\game_state[2] ), 
    .D0(\thirdblock.button_prev ), .C0(button_c), 
    .B0(\thirdblock.game_state[1]_2 ), .A0(\game_state[2] ), 
    .CE(\thirdblock.game_state_1__N_55 ), 
    .LSR(\thirdblock.game_state_2__N_53 ), .CLK(clk), .Q1(\game_state[2] ), 
    .F0(\thirdblock.n988 ), .F1(\thirdblock.game_state_2__N_51[2] ));
  thirdblock_SLICE_116 \thirdblock.SLICE_116 ( 
    .DI1(\thirdblock.game_state_0__N_57 ), .D1(\thirdblock.n972 ), 
    .C1(\thirdblock.RGB_c_0_N_346 ), .B1(\thirdblock.n967 ), 
    .A1(\game_state[0] ), .D0(\game_state[0] ), 
    .C0(\thirdblock.game_state[1]_2 ), .B0(button_c), 
    .A0(\thirdblock.button_prev ), .CLK(clk), .Q1(\game_state[0] ), 
    .F0(\thirdblock.n50 ), .F1(\thirdblock.game_state_0__N_57 ));
  thirdblock_SLICE_118 \thirdblock.SLICE_118 ( 
    .D1(\thirdblock.get_row_1_0__N_206 ), .C1(\thirdblock.fruit_1_row[2] ), 
    .D0(\thirdblock.fruit_1_row[1] ), .C0(\thirdblock.get_row_1_0__N_206 ), 
    .F0(\thirdblock.get_row_1[1] ), .F1(\thirdblock.get_row_1[2] ));
  thirdblock_SLICE_120 \thirdblock.SLICE_120 ( 
    .D1(\thirdblock.fruit_1_col[1] ), .C1(\thirdblock.get_col_1_0__N_211 ), 
    .C0(\thirdblock.fruit_1_col[0] ), .B0(\thirdblock.get_col_1_0__N_211 ), 
    .F0(\thirdblock.get_col_1[0] ), .F1(\thirdblock.get_col_1[1] ));
  SLICE_121 SLICE_121( .D0(row_0__N_30), .C0(n1195), .F0(col_0__N_50));
  thirdblock_SLICE_124 \thirdblock.SLICE_124 ( 
    .D1(\thirdblock.get_row_1_0__N_206 ), .C1(\thirdblock.fruit_1_row[4] ), 
    .D0(\thirdblock.fruit_1_row[3] ), .C0(\thirdblock.get_row_1_0__N_206 ), 
    .F0(\thirdblock.get_row_1[3] ), .F1(\thirdblock.get_row_1[4] ));
  thirdblock_SLICE_125 \thirdblock.SLICE_125 ( 
    .D0(\thirdblock.fruit_2_row[0] ), .C0(\thirdblock.get_row_2_0__N_272 ), 
    .F0(\thirdblock.get_row_2[0] ));
  thirdblock_SLICE_126 \thirdblock.SLICE_126 ( 
    .D1(\thirdblock.fruit_2_row[2] ), .C1(\thirdblock.get_row_2_0__N_272 ), 
    .D0(\thirdblock.fruit_2_row[1] ), .B0(\thirdblock.get_row_2_0__N_272 ), 
    .F0(\thirdblock.get_row_2[1] ), .F1(\thirdblock.get_row_2[2] ));
  thirdblock_SLICE_128 \thirdblock.SLICE_128 ( 
    .C1(\thirdblock.fruit_2_row[4] ), .A1(\thirdblock.get_row_2_0__N_272 ), 
    .D0(\thirdblock.fruit_2_row[3] ), .B0(\thirdblock.get_row_2_0__N_272 ), 
    .F0(\thirdblock.get_row_2[3] ), .F1(\thirdblock.get_row_2[4] ));
  thirdblock_SLICE_130 \thirdblock.SLICE_130 ( 
    .D1(\thirdblock.fruit_1_col[3] ), .C1(\thirdblock.get_col_1_0__N_211 ), 
    .D0(\thirdblock.fruit_1_col[2] ), .B0(\thirdblock.get_col_1_0__N_211 ), 
    .F0(\thirdblock.get_col_1[2] ), .F1(\thirdblock.get_col_1[3] ));
  thirdblock_SLICE_131 \thirdblock.SLICE_131 ( 
    .D1(\thirdblock.fruit_2_tl_row[4] ), .B0(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.fruit_2_row_9__N_214[5] ), 
    .F1(\thirdblock.fruit_2_row_9__N_214[4] ));
  thirdblock_SLICE_134 \thirdblock.SLICE_134 ( 
    .D0(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_row_9__N_214[9] ));
  thirdblock_SLICE_135 \thirdblock.SLICE_135 ( 
    .D0(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_row_9__N_214[8] ));
  thirdblock_SLICE_140 \thirdblock.SLICE_140 ( 
    .DI1(\button_c.sig_000.FeedThruLUT ), .C1(button_c), 
    .D0(\thirdblock.button_prev ), .B0(button_c), .CLK(clk), 
    .Q1(\thirdblock.button_prev ), .F0(\thirdblock.n967 ), 
    .F1(\button_c.sig_000.FeedThruLUT ));
  thirdblock_SLICE_141 \thirdblock.SLICE_141 ( 
    .D1(\thirdblock.fruit_1_tl_row[9] ), .D0(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.fruit_1_row_9__N_110[3] ), 
    .F1(\thirdblock.fruit_1_row_9__N_110[9] ));
  thirdblock_SLICE_142 \thirdblock.SLICE_142 ( 
    .D1(\thirdblock.fruit_1_tl_row[0] ), .D0(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.fruit_1_row_9__N_110[2] ), 
    .F1(\thirdblock.fruit_1_row_9__N_110[0] ));
  thirdblock_SLICE_143 \thirdblock.SLICE_143 ( 
    .D0(\thirdblock.fruit_1_tl_row[5] ), 
    .F0(\thirdblock.fruit_1_row_9__N_110[5] ));
  thirdblock_SLICE_144 \thirdblock.SLICE_144 ( 
    .D1(\thirdblock.fruit_1_tl_row[7] ), .D0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_row_9__N_110[4] ), 
    .F1(\thirdblock.fruit_1_row_9__N_110[7] ));
  thirdblock_SLICE_146 \thirdblock.SLICE_146 ( 
    .D0(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_row_9__N_110[6] ));
  thirdblock_SLICE_148 \thirdblock.SLICE_148 ( 
    .D0(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_row_9__N_110[8] ));
  thirdblock_SLICE_149 \thirdblock.SLICE_149 ( 
    .D1(\thirdblock.fruit_2_tl_row[0] ), .D0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_row_9__N_214[1] ), 
    .F1(\thirdblock.fruit_2_row_9__N_214[0] ));
  thirdblock_SLICE_151 \thirdblock.SLICE_151 ( 
    .D0(\thirdblock.fruit_2_tl_row[7] ), 
    .F0(\thirdblock.fruit_2_row_9__N_214[7] ));
  thirdblock_SLICE_153 \thirdblock.SLICE_153 ( 
    .D1(\thirdblock.fruit_2_tl_row[2] ), .D0(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_row_9__N_214[3] ), 
    .F1(\thirdblock.fruit_2_row_9__N_214[2] ));
  thirdblock_SLICE_156 \thirdblock.SLICE_156 ( 
    .D0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_row_9__N_110[1] ));
  RGB_pad_0__SLICE_159 \RGB_pad[0].SLICE_159 ( .F0(\RGB_pad[0].vcc ));
  thirdblock_fruit_2_get_col_2_0__I_0 \thirdblock.fruit_2.get_col_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[0].vcc ), .RCLK(clk), .RE(\RGB_pad[0].vcc ), 
    .WCLKE(\RGB_pad[0].vcc ), .RDATA13(\thirdblock.fruit_2_RGB[3] ), 
    .RDATA9(\thirdblock.fruit_2_RGB[2] ), .RDATA5(\thirdblock.fruit_2_RGB[1] ), 
    .RDATA1(\thirdblock.fruit_2_RGB[0] ));
  thirdblock_fruit_2_get_col_2_0__I_0_2 
    \thirdblock.fruit_2.get_col_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[0].vcc ), .RCLK(clk), .RE(\RGB_pad[0].vcc ), 
    .WCLKE(\RGB_pad[0].vcc ), .RDATA5(\thirdblock.fruit_2_RGB[5] ), 
    .RDATA1(\thirdblock.fruit_2_RGB[4] ));
  thirdblock_fruit_1_get_col_1_0__I_0_2 
    \thirdblock.fruit_1.get_col_1_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[0].vcc ), .RCLK(clk), .RE(\RGB_pad[0].vcc ), 
    .WCLKE(\RGB_pad[0].vcc ), .RDATA5(\thirdblock.fruit_1_RGB[5] ), 
    .RDATA1(\thirdblock.fruit_1_RGB[4] ));
  thirdblock_fruit_1_get_col_1_0__I_0 \thirdblock.fruit_1.get_col_1_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[0].vcc ), .RCLK(clk), .RE(\RGB_pad[0].vcc ), 
    .WCLKE(\RGB_pad[0].vcc ), .RDATA13(\thirdblock.fruit_1_RGB[3] ), 
    .RDATA9(\thirdblock.fruit_1_RGB[2] ), .RDATA5(\thirdblock.fruit_1_RGB[1] ), 
    .RDATA1(\thirdblock.fruit_1_RGB[0] ));
  firstblock_lscc_pll_inst_u_PLL_B \firstblock.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(external_osc_c), 
    .FEEDBACK(\firstblock.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[0].vcc ), 
    .INTFBOUT(\firstblock.lscc_pll_inst.feedback_w ), .OUTCORE(ext_osc_test_c), 
    .OUTGLOBAL(clk));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  ext_osc_test ext_osc_test_I( .PADDO(ext_osc_test_c), 
    .ext_osc_test(ext_osc_test));
  button button_I( .PADDI(button_c), .button(button));
  external_osc external_osc_I( .PADDI(external_osc_c), 
    .external_osc(external_osc));
endmodule

module thirdblock_SLICE_0 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module thirdblock_SLICE_1 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_41_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_2 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \thirdblock/fruit_2_tl_row_222_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_35 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_34 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_221_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_39 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_38 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_6 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \thirdblock/fruit_2_tl_row_222_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_33 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_32 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_8 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \thirdblock/fruit_2_tl_row_222_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_36 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_10 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_2__I_0_2 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_12 ( input DI0, D1, D0, C0, CE, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \thirdblock/fruit_2_tl_row_222_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_13 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_221_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_41 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_40 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_15 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_41_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_221_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_43 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_221_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_45 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_44 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \thirdblock/fruit_2_tl_row_222_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_221_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_47 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_46 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_221_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_49 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_48 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_221_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_51 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_50 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_24 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_8__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_25 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_221_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/falling_counter_16__I_52 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_26 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_41_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_27 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_41_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_29 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_41_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_24 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_30 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_col_0__I_0_2 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_221_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_37 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_33 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_34 ( input DI1, DI0, D1, C1, D0, C0, CE, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \thirdblock/fruit_2_tl_row_222_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_35 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_4__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_36 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_41_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_26 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_25 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_37 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_38 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_39 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_40 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_41 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_42 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_43 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_220_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_44 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_220_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_45 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_220_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_46 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_220_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_47 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_220_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_48 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_220_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut4 \thirdblock/i1_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \thirdblock/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_54 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40002 \thirdblock/i1_2_lut_3_lut_adj_68 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_55 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40003 \thirdblock/i625_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \thirdblock/i621_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_57 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40005 \secondblock/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \secondblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_58 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \thirdblock/i1568_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i1_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x5F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_59 ( input D0, C0, B0, A0, output F0 );

  lut40009 \secondblock/i344_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_60 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \secondblock/i111_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \secondblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40012 \thirdblock/mux_104_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \thirdblock/i1563_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xF5B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x3F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40012 \thirdblock/mux_104_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \thirdblock/i1569_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_65 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40015 \thirdblock/fruit_1_row_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_66 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40016 \thirdblock/i4_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \thirdblock/i1_2_lut_adj_65 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40018 \thirdblock/RGB_c_4_I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40019 \thirdblock/mux_104_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF5B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_69 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40015 \thirdblock/fruit_1_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_70 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40020 \thirdblock/i4_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \thirdblock/i1_2_lut_adj_63 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_71 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40021 \thirdblock/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \thirdblock/i657_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/game_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x6240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x300C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_72 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40023 \thirdblock/i20_4_lut_adj_62 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \thirdblock.i1566_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_73 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \thirdblock/col_3__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \thirdblock/col_4__I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_74 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40025 \thirdblock/col_0__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \secondblock/i277_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_75 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40027 \thirdblock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \thirdblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40028 \thirdblock/i1_4_lut_adj_54 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \thirdblock/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40028 \thirdblock/i1_4_lut_adj_56 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \thirdblock/i1_4_lut_adj_55 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_83 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 \thirdblock/i1_2_lut_adj_67 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \thirdblock/i1_4_lut_adj_57 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \thirdblock.i1_2_lut_adj_60 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \thirdblock/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x4008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x0222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40035 \thirdblock/i20_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \thirdblock.i1572_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_87 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \thirdblock/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/i1689_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_88 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40039 \thirdblock/mux_104_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \thirdblock/i1564_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF3D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x3F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \thirdblock/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \thirdblock/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_93 ( input D1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40042 \thirdblock/sub_93_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \thirdblock/i5_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \thirdblock/i1685_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \thirdblock/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_95 ( input D0, C0, B0, A0, output F0 );

  lut40045 \thirdblock/i1442_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \secondblock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 \secondblock/i2_4_lut_adj_53 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_100 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 \secondblock/row_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \secondblock/i1440_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \secondblock/col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \secondblock/i29_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_104 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \thirdblock/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \thirdblock.i512_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x003C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x1020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \thirdblock/col_1__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \thirdblock/col_2__I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_110 ( input D0, C0, B0, A0, output F0 );

  lut40055 \thirdblock/RGB_c_0_I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_111 ( input D0, C0, B0, A0, output F0 );

  lut40056 \thirdblock/RGB_c_5_I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_112 ( input D0, C0, B0, A0, output F0 );

  lut40057 \thirdblock/RGB_c_3_I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_113 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 i1692_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/RGB_c_1_I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_114 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \thirdblock/i1_2_lut_adj_58 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \thirdblock/RGB_c_2_I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_115 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40061 \thirdblock/i642_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \thirdblock/i641_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/game_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xA4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_116 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40063 \thirdblock/i631_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \thirdblock/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/game_state_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x5702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x2202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_118 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40065 \thirdblock/fruit_1_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \thirdblock/fruit_1_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_120 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40066 \thirdblock/fruit_1_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \thirdblock/fruit_1_col_0__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_121 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40006 i226_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_124 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40065 \thirdblock/fruit_1_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \thirdblock/fruit_1_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_125 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40015 \thirdblock/fruit_2_row_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_126 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40066 \thirdblock/fruit_2_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \thirdblock/fruit_2_row_1__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_128 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \thirdblock/fruit_2_row_4__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \thirdblock/fruit_2_row_3__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_130 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40066 \thirdblock/fruit_1_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \thirdblock/fruit_1_col_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_131 ( input D1, B0, output F0, F1 );
  wire   GNDI;

  lut40042 \thirdblock/sub_93_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \thirdblock/sub_93_inv_0_i6_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_134 ( input D0, output F0 );
  wire   GNDI;

  lut40070 \thirdblock/sub_93_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_135 ( input D0, output F0 );
  wire   GNDI;

  lut40070 \thirdblock/sub_93_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_140 ( input DI1, C1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40071 \thirdblock.SLICE_140_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \thirdblock/i1_2_lut_adj_59 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/button_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_141 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40042 \thirdblock/i680_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \thirdblock/sub_91_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_142 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40042 \thirdblock/sub_91_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \thirdblock/sub_91_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_143 ( input D0, output F0 );
  wire   GNDI;

  lut40070 \thirdblock/sub_91_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_144 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40042 \thirdblock/sub_91_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \thirdblock/sub_91_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_146 ( input D0, output F0 );
  wire   GNDI;

  lut40070 \thirdblock/sub_91_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_148 ( input D0, output F0 );
  wire   GNDI;

  lut40070 \thirdblock/sub_91_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_149 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40042 \thirdblock/sub_93_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \thirdblock/sub_93_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_151 ( input D0, output F0 );
  wire   GNDI;

  lut40070 \thirdblock/sub_93_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_153 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40042 \thirdblock/sub_93_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \thirdblock/sub_93_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_156 ( input D0, output F0 );
  wire   GNDI;

  lut40070 \thirdblock/sub_91_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_pad_0__SLICE_159 ( output F0 );
  wire   GNDI;

  lut40073 \RGB_pad[0].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_2_get_col_2_0__I_0 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, 
    WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B_B \thirdblock/fruit_2/get_col_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000099999999999999999999";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999990000000000000000";

    defparam INST10.INIT_2 = "0x8888888888888888888888888888888888888888888899999999999999999999";

    defparam INST10.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999998888888888888888";

    defparam INST10.INIT_4 = "0x8888888888888888888888888888888888888888888899999999999999999999";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999998888888888888888";

    defparam INST10.INIT_6 = "0x8888888888888888888888888888888888888888888899999999999999999999";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999998888888888888888";

    defparam INST10.INIT_8 = "0x88888888888888888888888888888888888888888888DDDDDDDDDDDDDDDDDDDD";

    defparam INST10.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDD8888888888888888";

    defparam INST10.INIT_A = "0x88888888888888888888888888888888888888888888CCCCCCCCCCCCCCCCCCCC";

    defparam INST10.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCC8888888888888888";

    defparam INST10.INIT_C = "0x88888888888888888888888888888888888888888888CCCCCCCCCCCCCCCCCCCC";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCC8888888888888888";

    defparam INST10.INIT_E = "0x88888888888888888888888888888888888888888888CCCCCCCCCCCCCCCCCCCC";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCC8888888888888888";
endmodule

module thirdblock_fruit_2_get_col_2_0__I_0_2 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, 
    WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0074 \thirdblock/fruit_2/get_col_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0074 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000990099009900990099";

    defparam INST10.INIT_1 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990000000000000000";

    defparam INST10.INIT_2 = "0x0088008800880088008800880088008800880088008800990099009900990099";

    defparam INST10.INIT_3 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990088008800880088";

    defparam INST10.INIT_4 = "0x0088008800880088008800880088008800880088008800990099009900990099";

    defparam INST10.INIT_5 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990088008800880088";

    defparam INST10.INIT_6 = "0x0088008800880088008800880088008800880088008800990099009900990099";

    defparam INST10.INIT_7 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990088008800880088";

    defparam INST10.INIT_8 = "0x0088008800880088008800880088008800880088008800DD00DD00DD00DD00DD";

    defparam INST10.INIT_9 = "0x00FF00FF00FF00FF00FF00FF00FF00DD00DD00DD00DD00DD0088008800880088";

    defparam INST10.INIT_A = "0x0088008800880088008800880088008800880088008800CC00CC00CC00CC00CC";

    defparam INST10.INIT_B = "0x00FF00FF00FF00FF00FF00FF00FF00CC00CC00CC00CC00CC0088008800880088";

    defparam INST10.INIT_C = "0x0088008800880088008800880088008800880088008800CC00CC00CC00CC00CC";

    defparam INST10.INIT_D = "0x00FF00FF00FF00FF00FF00FF00FF00CC00CC00CC00CC00CC0088008800880088";

    defparam INST10.INIT_E = "0x0088008800880088008800880088008800880088008800CC00CC00CC00CC00CC";

    defparam INST10.INIT_F = "0x00FF00FF00FF00FF00FF00FF00FF00CC00CC00CC00CC00CC0088008800880088";
endmodule

module thirdblock_fruit_1_get_col_1_0__I_0_2 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, 
    WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0075 \thirdblock/fruit_1/get_col_1_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0075 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000990099009900990099";

    defparam INST10.INIT_1 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990000000000000000";

    defparam INST10.INIT_2 = "0x0088008800880088008800880088008800880088008800990099009900990099";

    defparam INST10.INIT_3 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990088008800880088";

    defparam INST10.INIT_4 = "0x0088008800880088008800880088008800880088008800990099009900990099";

    defparam INST10.INIT_5 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990088008800880088";

    defparam INST10.INIT_6 = "0x0088008800880088008800880088008800880088008800990099009900990099";

    defparam INST10.INIT_7 = "0x00FF00FF00FF00FF00FF00FF00FF009900990099009900990088008800880088";

    defparam INST10.INIT_8 = "0x0088008800880088008800880088008800880088008800DD00DD00DD00DD00DD";

    defparam INST10.INIT_9 = "0x00FF00FF00FF00FF00FF00FF00FF00DD00DD00DD00DD00DD0088008800880088";

    defparam INST10.INIT_A = "0x0088008800880088008800880088008800880088008800CC00CC00CC00CC00CC";

    defparam INST10.INIT_B = "0x00FF00FF00FF00FF00FF00FF00FF00CC00CC00CC00CC00CC0088008800880088";

    defparam INST10.INIT_C = "0x0088008800880088008800880088008800880088008800CC00CC00CC00CC00CC";

    defparam INST10.INIT_D = "0x00FF00FF00FF00FF00FF00FF00FF00CC00CC00CC00CC00CC0088008800880088";

    defparam INST10.INIT_E = "0x0088008800880088008800880088008800880088008800CC00CC00CC00CC00CC";

    defparam INST10.INIT_F = "0x00FF00FF00FF00FF00FF00FF00FF00CC00CC00CC00CC00CC0088008800880088";
endmodule

module thirdblock_fruit_1_get_col_1_0__I_0 ( input RADDR9, RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, 
    WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0076 \thirdblock/fruit_1/get_col_1_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0076 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000099999999999999999999";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999990000000000000000";

    defparam INST10.INIT_2 = "0x8888888888888888888888888888888888888888888899999999999999999999";

    defparam INST10.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999998888888888888888";

    defparam INST10.INIT_4 = "0x8888888888888888888888888888888888888888888899999999999999999999";

    defparam INST10.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999998888888888888888";

    defparam INST10.INIT_6 = "0x8888888888888888888888888888888888888888888899999999999999999999";

    defparam INST10.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF999999999999999999998888888888888888";

    defparam INST10.INIT_8 = "0x88888888888888888888888888888888888888888888DDDDDDDDDDDDDDDDDDDD";

    defparam INST10.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDD8888888888888888";

    defparam INST10.INIT_A = "0x88888888888888888888888888888888888888888888CCCCCCCCCCCCCCCCCCCC";

    defparam INST10.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCC8888888888888888";

    defparam INST10.INIT_C = "0x88888888888888888888888888888888888888888888CCCCCCCCCCCCCCCCCCCC";

    defparam INST10.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCC8888888888888888";

    defparam INST10.INIT_E = "0x88888888888888888888888888888888888888888888CCCCCCCCCCCCCCCCCCCC";

    defparam INST10.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCC8888888888888888";
endmodule

module firstblock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \firstblock/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext_osc_test ( input PADDO, output ext_osc_test );
  wire   VCCI;

  BB_B_B \ext_osc_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ext_osc_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ext_osc_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module button ( output PADDI, input button );
  wire   GNDI;

  BB_B_B \button_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(button));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (button => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module external_osc ( output PADDI, input external_osc );
  wire   GNDI;

  BB_B_B \external_osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(external_osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (external_osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
