

================================================================
== Vivado HLS Report for 'Loop_3_proc'
================================================================
* Date:           Tue Mar 17 17:02:35 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2064613|  2064613|  2064613|  2064613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2064611|  2064611|         4|          1|          1|  2064609|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_p2_mul1_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %p_p2_mul1_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (6)  [1/1] 1.59ns
newFuncRoot:2  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader37 ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:247
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader37 ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader37 ]

ST_2: exitcond_flatten (11)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -32543

ST_2: indvar_flatten_next (12)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_15 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader37

ST_2: exitcond7 (16)  [1/1] 2.94ns  loc: hls_target.cpp:247
.preheader37:1  %exitcond7 = icmp eq i11 %p_hw_output_x_scan_2, -131

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:247
.preheader37:2  %p_hw_output_x_scan_s = select i1 %exitcond7, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (32)  [1/1] 2.33ns  loc: hls_target.cpp:247
.preheader37:17  %p_hw_output_x_scan_1 = add i11 %p_hw_output_x_scan_s, 1


 <State 3>: 4.40ns
ST_3: p_hw_output_y_scan_2 (18)  [1/1] 2.33ns  loc: hls_target.cpp:245
.preheader37:3  %p_hw_output_y_scan_2 = add i11 %p_hw_output_y_scan_1, 1

ST_3: tmp_s (20)  [1/1] 2.94ns  loc: hls_target.cpp:263
.preheader37:5  %tmp_s = icmp eq i11 %p_hw_output_y_scan_1, -972

ST_3: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:247
.preheader37:7  %p_hw_output_y_scan_s = select i1 %exitcond7, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_2 (28)  [1/1] 2.94ns  loc: hls_target.cpp:263
.preheader37:13  %tmp_2 = icmp eq i11 %p_hw_output_x_scan_s, -132


 <State 4>: 2.94ns
ST_4: tmp_7_mid1 (19)  [1/1] 2.94ns  loc: hls_target.cpp:263
.preheader37:4  %tmp_7_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -972


 <State 5>: 2.45ns
ST_5: empty (15)  [1/1] 0.00ns
.preheader37:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2064609, i64 2064609, i64 2064609)

ST_5: tmp_7_mid2 (21)  [1/1] 0.00ns  loc: hls_target.cpp:263 (grouped into LUT with out node tmp_last_V)
.preheader37:6  %tmp_7_mid2 = select i1 %exitcond7, i1 %tmp_7_mid1, i1 %tmp_s

ST_5: tmp_5 (23)  [1/1] 0.00ns  loc: hls_target.cpp:248
.preheader37:8  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_5: StgValue_27 (24)  [1/1] 0.00ns  loc: hls_target.cpp:249
.preheader37:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_5: tmp_value_V_5 (25)  [1/1] 2.45ns  loc: hls_target.cpp:253
.preheader37:10  %tmp_value_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_stream_V_value_V)

ST_5: p_s (26)  [1/1] 0.00ns  loc: hls_target.cpp:260
.preheader37:11  %p_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %tmp_value_V_5, i32 3, i32 7)

ST_5: p_440 (27)  [1/1] 0.00ns  loc: hls_target.cpp:260
.preheader37:12  %p_440 = zext i5 %p_s to i8

ST_5: tmp_last_V (29)  [1/1] 2.07ns  loc: hls_target.cpp:263 (out node of the LUT)
.preheader37:14  %tmp_last_V = and i1 %tmp_2, %tmp_7_mid2

ST_5: StgValue_32 (30)  [1/1] 0.00ns  loc: hls_target.cpp:268
.preheader37:15  call void @_ssdm_op_Write.ap_auto.volatile.i8P.i1P(i8* %hw_output_V_value_V, i1* %hw_output_V_last_V, i8 %p_440, i1 %tmp_last_V)

ST_5: empty_112 (31)  [1/1] 0.00ns  loc: hls_target.cpp:270
.preheader37:16  %empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_5)

ST_5: StgValue_34 (33)  [1/1] 0.00ns  loc: hls_target.cpp:247
.preheader37:18  br label %.preheader


 <State 6>: 0.00ns
ST_6: StgValue_35 (35)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [8]  (1.59 ns)

 <State 2>: 7.33ns
The critical path consists of the following:
	'phi' operation ('_hw_output_x___scan_dim_0') with incoming values : ('_hw_output_x___scan_dim_0', hls_target.cpp:247) [10]  (0 ns)
	'icmp' operation ('exitcond7', hls_target.cpp:247) [16]  (2.94 ns)
	'select' operation ('p_hw_output_x_scan_s', hls_target.cpp:247) [17]  (2.07 ns)
	'add' operation ('_hw_output_x___scan_dim_0', hls_target.cpp:247) [32]  (2.33 ns)

 <State 3>: 4.4ns
The critical path consists of the following:
	'add' operation ('p_hw_output_y_scan_2', hls_target.cpp:245) [18]  (2.33 ns)
	'select' operation ('p_hw_output_y_scan_s', hls_target.cpp:247) [22]  (2.07 ns)

 <State 4>: 2.94ns
The critical path consists of the following:
	'icmp' operation ('tmp_7_mid1', hls_target.cpp:263) [19]  (2.94 ns)

 <State 5>: 2.45ns
The critical path consists of the following:
	fifo read on port 'p_p2_mul1_stencil_stream_V_value_V' (hls_target.cpp:253) [25]  (2.45 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
