-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity k2c_dense_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
    input_array_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    input_array_ce0 : OUT STD_LOGIC;
    input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_array8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    input_array8_ce0 : OUT STD_LOGIC;
    input_array8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_array9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    input_array9_ce0 : OUT STD_LOGIC;
    input_array9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_array10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    input_array10_ce0 : OUT STD_LOGIC;
    input_array10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_array11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    input_array11_ce0 : OUT STD_LOGIC;
    input_array11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_array12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    input_array12_ce0 : OUT STD_LOGIC;
    input_array12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_array13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    input_array13_ce0 : OUT STD_LOGIC;
    input_array13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_array14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    input_array14_ce0 : OUT STD_LOGIC;
    input_array14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_dim : IN STD_LOGIC_VECTOR (63 downto 0);
    input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
    input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    input_shape_ce0 : OUT STD_LOGIC;
    input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    kernel_dim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_13_output_arra_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_7_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_7_we0 : OUT STD_LOGIC;
    dense_13_output_arra_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_6_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_6_we0 : OUT STD_LOGIC;
    dense_13_output_arra_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_5_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_5_we0 : OUT STD_LOGIC;
    dense_13_output_arra_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_4_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_4_we0 : OUT STD_LOGIC;
    dense_13_output_arra_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_3_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_3_we0 : OUT STD_LOGIC;
    dense_13_output_arra_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_2_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_2_we0 : OUT STD_LOGIC;
    dense_13_output_arra_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_1_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_1_we0 : OUT STD_LOGIC;
    dense_13_output_arra_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_we0 : OUT STD_LOGIC;
    dense_13_output_arra_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of k2c_dense_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_13_bias_array_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dense_13_bias_array_ce0 : STD_LOGIC;
    signal dense_13_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_kernel_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000101000000000";
    signal dense_13_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000";
    signal tmp_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_792 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_520_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_reg_796 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_806 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_28_fu_558_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_28_reg_819 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_71_fu_564_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_71_reg_824 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond4_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_13_output_arra_24_reg_829 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_25_reg_834 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_26_reg_839 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_27_reg_844 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_28_reg_849 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_29_reg_854 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_30_reg_859 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_31_reg_864 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_28_fu_593_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal notlhs_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_reg_875 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal notrhs_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_reg_880 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_885 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal outrows1_fu_653_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal outrows1_reg_893 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_68_fu_661_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_68_reg_899 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_k2c_affine_matmul_fu_430_ap_idle : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_ap_ready : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_ap_done : STD_LOGIC;
    signal i_29_fu_671_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_29_reg_907 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_69_fu_677_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_69_reg_912 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond1_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_13_output_arra_8_reg_917 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_9_reg_922 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_10_reg_927 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_11_reg_932 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_12_reg_937 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_13_reg_942 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_14_reg_947 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_13_output_arra_15_reg_952 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_706_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_957 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal notlhs4_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs4_reg_963 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal notrhs5_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs5_reg_968 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_973 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_27_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_k2c_dot_fu_364_ap_start : STD_LOGIC;
    signal grp_k2c_dot_fu_364_ap_done : STD_LOGIC;
    signal grp_k2c_dot_fu_364_ap_idle : STD_LOGIC;
    signal grp_k2c_dot_fu_364_ap_ready : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_C_array_0_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_0_we0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_fu_364_C_array_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_C_array_1_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_1_we0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_fu_364_C_array_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_C_array_2_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_2_we0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_fu_364_C_array_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_C_array_3_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_3_we0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_fu_364_C_array_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_C_array_4_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_4_we0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_fu_364_C_array_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_C_array_5_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_5_we0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_fu_364_C_array_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_C_array_6_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_6_we0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_fu_364_C_array_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_C_array_7_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_7_we0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_C_array_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_fu_364_A_array_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_A_array_0_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_A_array_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_A_array_1_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_A_array_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_A_array_2_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_A_array_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_A_array_3_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_A_array_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_A_array_4_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_A_array_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_A_array_5_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_A_array_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_A_array_6_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_A_array_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_fu_364_A_array_7_ce0 : STD_LOGIC;
    signal grp_k2c_dot_fu_364_A_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dot_fu_364_A_shape_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_ap_start : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_0_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_0_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_1_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_1_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_2_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_2_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_3_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_3_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_4_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_4_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_5_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_5_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_6_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_6_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_C_7_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_7_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_C_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_fu_430_A_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_A_0_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_A_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_A_1_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_A_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_A_2_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_A_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_A_3_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_A_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_A_4_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_A_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_A_5_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_A_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_A_6_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_A_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_fu_430_A_7_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_fu_430_d_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_k2c_affine_matmul_fu_430_d_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_ap_start : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_ap_done : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_ap_idle : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_ap_ready : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_0_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_0_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_1_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_1_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_2_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_2_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_3_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_3_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_4_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_4_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_5_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_5_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_6_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_6_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_bias_add_fu_485_A_array_7_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_7_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_fu_485_A_array_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_reg_342 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_reg_353 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_k2c_dot_fu_364_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_k2c_affine_matmul_fu_430_ap_start_reg : STD_LOGIC := '0';
    signal grp_k2c_bias_add_fu_485_ap_start_reg : STD_LOGIC := '0';
    signal newIndex_cast_fu_578_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex2_cast_fu_691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_509_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_fu_532_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal newIndex_fu_568_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_593_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_to_int2_fu_615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_618_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_628_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_30_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newIndex2_fu_681_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_706_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_to_int_fu_728_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_731_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_741_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_25_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);

    component k2c_dot IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_array_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_array_0_ce0 : OUT STD_LOGIC;
        C_array_0_we0 : OUT STD_LOGIC;
        C_array_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_array_1_ce0 : OUT STD_LOGIC;
        C_array_1_we0 : OUT STD_LOGIC;
        C_array_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_array_2_ce0 : OUT STD_LOGIC;
        C_array_2_we0 : OUT STD_LOGIC;
        C_array_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_array_3_ce0 : OUT STD_LOGIC;
        C_array_3_we0 : OUT STD_LOGIC;
        C_array_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_array_4_ce0 : OUT STD_LOGIC;
        C_array_4_we0 : OUT STD_LOGIC;
        C_array_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_array_5_ce0 : OUT STD_LOGIC;
        C_array_5_we0 : OUT STD_LOGIC;
        C_array_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_array_6_ce0 : OUT STD_LOGIC;
        C_array_6_we0 : OUT STD_LOGIC;
        C_array_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_array_7_ce0 : OUT STD_LOGIC;
        C_array_7_we0 : OUT STD_LOGIC;
        C_array_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_0_ce0 : OUT STD_LOGIC;
        A_array_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_1_ce0 : OUT STD_LOGIC;
        A_array_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_2_ce0 : OUT STD_LOGIC;
        A_array_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_3_ce0 : OUT STD_LOGIC;
        A_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_4_ce0 : OUT STD_LOGIC;
        A_array_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_5_ce0 : OUT STD_LOGIC;
        A_array_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_6_ce0 : OUT STD_LOGIC;
        A_array_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_7_ce0 : OUT STD_LOGIC;
        A_array_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        A_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        A_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_shape_ce0 : OUT STD_LOGIC;
        A_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        B_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        B_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        axesA_0_read : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component k2c_affine_matmul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_we0 : OUT STD_LOGIC;
        C_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_1_ce0 : OUT STD_LOGIC;
        C_1_we0 : OUT STD_LOGIC;
        C_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_2_ce0 : OUT STD_LOGIC;
        C_2_we0 : OUT STD_LOGIC;
        C_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_3_ce0 : OUT STD_LOGIC;
        C_3_we0 : OUT STD_LOGIC;
        C_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_4_ce0 : OUT STD_LOGIC;
        C_4_we0 : OUT STD_LOGIC;
        C_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_5_ce0 : OUT STD_LOGIC;
        C_5_we0 : OUT STD_LOGIC;
        C_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_6_ce0 : OUT STD_LOGIC;
        C_6_we0 : OUT STD_LOGIC;
        C_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        C_7_ce0 : OUT STD_LOGIC;
        C_7_we0 : OUT STD_LOGIC;
        C_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_0_ce0 : OUT STD_LOGIC;
        A_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_2_ce0 : OUT STD_LOGIC;
        A_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_3_ce0 : OUT STD_LOGIC;
        A_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_4_ce0 : OUT STD_LOGIC;
        A_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_5_ce0 : OUT STD_LOGIC;
        A_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_6_ce0 : OUT STD_LOGIC;
        A_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_7_ce0 : OUT STD_LOGIC;
        A_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        d_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        d_ce0 : OUT STD_LOGIC;
        d_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        outrows : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component k2c_bias_add IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_array_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_0_ce0 : OUT STD_LOGIC;
        A_array_0_we0 : OUT STD_LOGIC;
        A_array_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_1_ce0 : OUT STD_LOGIC;
        A_array_1_we0 : OUT STD_LOGIC;
        A_array_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_2_ce0 : OUT STD_LOGIC;
        A_array_2_we0 : OUT STD_LOGIC;
        A_array_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_3_ce0 : OUT STD_LOGIC;
        A_array_3_we0 : OUT STD_LOGIC;
        A_array_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_4_ce0 : OUT STD_LOGIC;
        A_array_4_we0 : OUT STD_LOGIC;
        A_array_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_5_ce0 : OUT STD_LOGIC;
        A_array_5_we0 : OUT STD_LOGIC;
        A_array_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_6_ce0 : OUT STD_LOGIC;
        A_array_6_we0 : OUT STD_LOGIC;
        A_array_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_7_ce0 : OUT STD_LOGIC;
        A_array_7_we0 : OUT STD_LOGIC;
        A_array_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        b_numel_read : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sample_fcmp_32ns_Ffa IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sample_mux_864_32rcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense_3_denseEe0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    dense_13_bias_array_U : component k2c_dense_3_denseEe0
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_bias_array_address0,
        ce0 => dense_13_bias_array_ce0,
        q0 => dense_13_bias_array_q0);

    grp_k2c_dot_fu_364 : component k2c_dot
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dot_fu_364_ap_start,
        ap_done => grp_k2c_dot_fu_364_ap_done,
        ap_idle => grp_k2c_dot_fu_364_ap_idle,
        ap_ready => grp_k2c_dot_fu_364_ap_ready,
        C_array_0_address0 => grp_k2c_dot_fu_364_C_array_0_address0,
        C_array_0_ce0 => grp_k2c_dot_fu_364_C_array_0_ce0,
        C_array_0_we0 => grp_k2c_dot_fu_364_C_array_0_we0,
        C_array_0_d0 => grp_k2c_dot_fu_364_C_array_0_d0,
        C_array_0_q0 => dense_13_output_arra_7_q0,
        C_array_1_address0 => grp_k2c_dot_fu_364_C_array_1_address0,
        C_array_1_ce0 => grp_k2c_dot_fu_364_C_array_1_ce0,
        C_array_1_we0 => grp_k2c_dot_fu_364_C_array_1_we0,
        C_array_1_d0 => grp_k2c_dot_fu_364_C_array_1_d0,
        C_array_1_q0 => dense_13_output_arra_6_q0,
        C_array_2_address0 => grp_k2c_dot_fu_364_C_array_2_address0,
        C_array_2_ce0 => grp_k2c_dot_fu_364_C_array_2_ce0,
        C_array_2_we0 => grp_k2c_dot_fu_364_C_array_2_we0,
        C_array_2_d0 => grp_k2c_dot_fu_364_C_array_2_d0,
        C_array_2_q0 => dense_13_output_arra_5_q0,
        C_array_3_address0 => grp_k2c_dot_fu_364_C_array_3_address0,
        C_array_3_ce0 => grp_k2c_dot_fu_364_C_array_3_ce0,
        C_array_3_we0 => grp_k2c_dot_fu_364_C_array_3_we0,
        C_array_3_d0 => grp_k2c_dot_fu_364_C_array_3_d0,
        C_array_3_q0 => dense_13_output_arra_4_q0,
        C_array_4_address0 => grp_k2c_dot_fu_364_C_array_4_address0,
        C_array_4_ce0 => grp_k2c_dot_fu_364_C_array_4_ce0,
        C_array_4_we0 => grp_k2c_dot_fu_364_C_array_4_we0,
        C_array_4_d0 => grp_k2c_dot_fu_364_C_array_4_d0,
        C_array_4_q0 => dense_13_output_arra_3_q0,
        C_array_5_address0 => grp_k2c_dot_fu_364_C_array_5_address0,
        C_array_5_ce0 => grp_k2c_dot_fu_364_C_array_5_ce0,
        C_array_5_we0 => grp_k2c_dot_fu_364_C_array_5_we0,
        C_array_5_d0 => grp_k2c_dot_fu_364_C_array_5_d0,
        C_array_5_q0 => dense_13_output_arra_2_q0,
        C_array_6_address0 => grp_k2c_dot_fu_364_C_array_6_address0,
        C_array_6_ce0 => grp_k2c_dot_fu_364_C_array_6_ce0,
        C_array_6_we0 => grp_k2c_dot_fu_364_C_array_6_we0,
        C_array_6_d0 => grp_k2c_dot_fu_364_C_array_6_d0,
        C_array_6_q0 => dense_13_output_arra_1_q0,
        C_array_7_address0 => grp_k2c_dot_fu_364_C_array_7_address0,
        C_array_7_ce0 => grp_k2c_dot_fu_364_C_array_7_ce0,
        C_array_7_we0 => grp_k2c_dot_fu_364_C_array_7_we0,
        C_array_7_d0 => grp_k2c_dot_fu_364_C_array_7_d0,
        C_array_7_q0 => dense_13_output_arra_q0,
        A_array_0_address0 => grp_k2c_dot_fu_364_A_array_0_address0,
        A_array_0_ce0 => grp_k2c_dot_fu_364_A_array_0_ce0,
        A_array_0_q0 => input_array_q0,
        A_array_1_address0 => grp_k2c_dot_fu_364_A_array_1_address0,
        A_array_1_ce0 => grp_k2c_dot_fu_364_A_array_1_ce0,
        A_array_1_q0 => input_array8_q0,
        A_array_2_address0 => grp_k2c_dot_fu_364_A_array_2_address0,
        A_array_2_ce0 => grp_k2c_dot_fu_364_A_array_2_ce0,
        A_array_2_q0 => input_array9_q0,
        A_array_3_address0 => grp_k2c_dot_fu_364_A_array_3_address0,
        A_array_3_ce0 => grp_k2c_dot_fu_364_A_array_3_ce0,
        A_array_3_q0 => input_array10_q0,
        A_array_4_address0 => grp_k2c_dot_fu_364_A_array_4_address0,
        A_array_4_ce0 => grp_k2c_dot_fu_364_A_array_4_ce0,
        A_array_4_q0 => input_array11_q0,
        A_array_5_address0 => grp_k2c_dot_fu_364_A_array_5_address0,
        A_array_5_ce0 => grp_k2c_dot_fu_364_A_array_5_ce0,
        A_array_5_q0 => input_array12_q0,
        A_array_6_address0 => grp_k2c_dot_fu_364_A_array_6_address0,
        A_array_6_ce0 => grp_k2c_dot_fu_364_A_array_6_ce0,
        A_array_6_q0 => input_array13_q0,
        A_array_7_address0 => grp_k2c_dot_fu_364_A_array_7_address0,
        A_array_7_ce0 => grp_k2c_dot_fu_364_A_array_7_ce0,
        A_array_7_q0 => input_array14_q0,
        A_dim => input_dim,
        A_numel_read => input_numel_read,
        A_shape_address0 => grp_k2c_dot_fu_364_A_shape_address0,
        A_shape_ce0 => grp_k2c_dot_fu_364_A_shape_ce0,
        A_shape_q0 => input_shape_q0,
        B_dim => kernel_dim,
        B_numel_read => dense_13_kernel_nume,
        axesA_0_read => tmp_14_reg_796);

    grp_k2c_affine_matmul_fu_430 : component k2c_affine_matmul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_affine_matmul_fu_430_ap_start,
        ap_done => grp_k2c_affine_matmul_fu_430_ap_done,
        ap_idle => grp_k2c_affine_matmul_fu_430_ap_idle,
        ap_ready => grp_k2c_affine_matmul_fu_430_ap_ready,
        C_0_address0 => grp_k2c_affine_matmul_fu_430_C_0_address0,
        C_0_ce0 => grp_k2c_affine_matmul_fu_430_C_0_ce0,
        C_0_we0 => grp_k2c_affine_matmul_fu_430_C_0_we0,
        C_0_d0 => grp_k2c_affine_matmul_fu_430_C_0_d0,
        C_1_address0 => grp_k2c_affine_matmul_fu_430_C_1_address0,
        C_1_ce0 => grp_k2c_affine_matmul_fu_430_C_1_ce0,
        C_1_we0 => grp_k2c_affine_matmul_fu_430_C_1_we0,
        C_1_d0 => grp_k2c_affine_matmul_fu_430_C_1_d0,
        C_2_address0 => grp_k2c_affine_matmul_fu_430_C_2_address0,
        C_2_ce0 => grp_k2c_affine_matmul_fu_430_C_2_ce0,
        C_2_we0 => grp_k2c_affine_matmul_fu_430_C_2_we0,
        C_2_d0 => grp_k2c_affine_matmul_fu_430_C_2_d0,
        C_3_address0 => grp_k2c_affine_matmul_fu_430_C_3_address0,
        C_3_ce0 => grp_k2c_affine_matmul_fu_430_C_3_ce0,
        C_3_we0 => grp_k2c_affine_matmul_fu_430_C_3_we0,
        C_3_d0 => grp_k2c_affine_matmul_fu_430_C_3_d0,
        C_4_address0 => grp_k2c_affine_matmul_fu_430_C_4_address0,
        C_4_ce0 => grp_k2c_affine_matmul_fu_430_C_4_ce0,
        C_4_we0 => grp_k2c_affine_matmul_fu_430_C_4_we0,
        C_4_d0 => grp_k2c_affine_matmul_fu_430_C_4_d0,
        C_5_address0 => grp_k2c_affine_matmul_fu_430_C_5_address0,
        C_5_ce0 => grp_k2c_affine_matmul_fu_430_C_5_ce0,
        C_5_we0 => grp_k2c_affine_matmul_fu_430_C_5_we0,
        C_5_d0 => grp_k2c_affine_matmul_fu_430_C_5_d0,
        C_6_address0 => grp_k2c_affine_matmul_fu_430_C_6_address0,
        C_6_ce0 => grp_k2c_affine_matmul_fu_430_C_6_ce0,
        C_6_we0 => grp_k2c_affine_matmul_fu_430_C_6_we0,
        C_6_d0 => grp_k2c_affine_matmul_fu_430_C_6_d0,
        C_7_address0 => grp_k2c_affine_matmul_fu_430_C_7_address0,
        C_7_ce0 => grp_k2c_affine_matmul_fu_430_C_7_ce0,
        C_7_we0 => grp_k2c_affine_matmul_fu_430_C_7_we0,
        C_7_d0 => grp_k2c_affine_matmul_fu_430_C_7_d0,
        A_0_address0 => grp_k2c_affine_matmul_fu_430_A_0_address0,
        A_0_ce0 => grp_k2c_affine_matmul_fu_430_A_0_ce0,
        A_0_q0 => input_array_q0,
        A_1_address0 => grp_k2c_affine_matmul_fu_430_A_1_address0,
        A_1_ce0 => grp_k2c_affine_matmul_fu_430_A_1_ce0,
        A_1_q0 => input_array8_q0,
        A_2_address0 => grp_k2c_affine_matmul_fu_430_A_2_address0,
        A_2_ce0 => grp_k2c_affine_matmul_fu_430_A_2_ce0,
        A_2_q0 => input_array9_q0,
        A_3_address0 => grp_k2c_affine_matmul_fu_430_A_3_address0,
        A_3_ce0 => grp_k2c_affine_matmul_fu_430_A_3_ce0,
        A_3_q0 => input_array10_q0,
        A_4_address0 => grp_k2c_affine_matmul_fu_430_A_4_address0,
        A_4_ce0 => grp_k2c_affine_matmul_fu_430_A_4_ce0,
        A_4_q0 => input_array11_q0,
        A_5_address0 => grp_k2c_affine_matmul_fu_430_A_5_address0,
        A_5_ce0 => grp_k2c_affine_matmul_fu_430_A_5_ce0,
        A_5_q0 => input_array12_q0,
        A_6_address0 => grp_k2c_affine_matmul_fu_430_A_6_address0,
        A_6_ce0 => grp_k2c_affine_matmul_fu_430_A_6_ce0,
        A_6_q0 => input_array13_q0,
        A_7_address0 => grp_k2c_affine_matmul_fu_430_A_7_address0,
        A_7_ce0 => grp_k2c_affine_matmul_fu_430_A_7_ce0,
        A_7_q0 => input_array14_q0,
        d_address0 => grp_k2c_affine_matmul_fu_430_d_address0,
        d_ce0 => grp_k2c_affine_matmul_fu_430_d_ce0,
        d_q0 => dense_13_bias_array_q0,
        outrows => outrows1_reg_893);

    grp_k2c_bias_add_fu_485 : component k2c_bias_add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_bias_add_fu_485_ap_start,
        ap_done => grp_k2c_bias_add_fu_485_ap_done,
        ap_idle => grp_k2c_bias_add_fu_485_ap_idle,
        ap_ready => grp_k2c_bias_add_fu_485_ap_ready,
        A_array_0_address0 => grp_k2c_bias_add_fu_485_A_array_0_address0,
        A_array_0_ce0 => grp_k2c_bias_add_fu_485_A_array_0_ce0,
        A_array_0_we0 => grp_k2c_bias_add_fu_485_A_array_0_we0,
        A_array_0_d0 => grp_k2c_bias_add_fu_485_A_array_0_d0,
        A_array_0_q0 => dense_13_output_arra_7_q0,
        A_array_1_address0 => grp_k2c_bias_add_fu_485_A_array_1_address0,
        A_array_1_ce0 => grp_k2c_bias_add_fu_485_A_array_1_ce0,
        A_array_1_we0 => grp_k2c_bias_add_fu_485_A_array_1_we0,
        A_array_1_d0 => grp_k2c_bias_add_fu_485_A_array_1_d0,
        A_array_1_q0 => dense_13_output_arra_6_q0,
        A_array_2_address0 => grp_k2c_bias_add_fu_485_A_array_2_address0,
        A_array_2_ce0 => grp_k2c_bias_add_fu_485_A_array_2_ce0,
        A_array_2_we0 => grp_k2c_bias_add_fu_485_A_array_2_we0,
        A_array_2_d0 => grp_k2c_bias_add_fu_485_A_array_2_d0,
        A_array_2_q0 => dense_13_output_arra_5_q0,
        A_array_3_address0 => grp_k2c_bias_add_fu_485_A_array_3_address0,
        A_array_3_ce0 => grp_k2c_bias_add_fu_485_A_array_3_ce0,
        A_array_3_we0 => grp_k2c_bias_add_fu_485_A_array_3_we0,
        A_array_3_d0 => grp_k2c_bias_add_fu_485_A_array_3_d0,
        A_array_3_q0 => dense_13_output_arra_4_q0,
        A_array_4_address0 => grp_k2c_bias_add_fu_485_A_array_4_address0,
        A_array_4_ce0 => grp_k2c_bias_add_fu_485_A_array_4_ce0,
        A_array_4_we0 => grp_k2c_bias_add_fu_485_A_array_4_we0,
        A_array_4_d0 => grp_k2c_bias_add_fu_485_A_array_4_d0,
        A_array_4_q0 => dense_13_output_arra_3_q0,
        A_array_5_address0 => grp_k2c_bias_add_fu_485_A_array_5_address0,
        A_array_5_ce0 => grp_k2c_bias_add_fu_485_A_array_5_ce0,
        A_array_5_we0 => grp_k2c_bias_add_fu_485_A_array_5_we0,
        A_array_5_d0 => grp_k2c_bias_add_fu_485_A_array_5_d0,
        A_array_5_q0 => dense_13_output_arra_2_q0,
        A_array_6_address0 => grp_k2c_bias_add_fu_485_A_array_6_address0,
        A_array_6_ce0 => grp_k2c_bias_add_fu_485_A_array_6_ce0,
        A_array_6_we0 => grp_k2c_bias_add_fu_485_A_array_6_we0,
        A_array_6_d0 => grp_k2c_bias_add_fu_485_A_array_6_d0,
        A_array_6_q0 => dense_13_output_arra_1_q0,
        A_array_7_address0 => grp_k2c_bias_add_fu_485_A_array_7_address0,
        A_array_7_ce0 => grp_k2c_bias_add_fu_485_A_array_7_ce0,
        A_array_7_we0 => grp_k2c_bias_add_fu_485_A_array_7_we0,
        A_array_7_d0 => grp_k2c_bias_add_fu_485_A_array_7_d0,
        A_array_7_q0 => dense_13_output_arra_q0,
        A_numel_read => output_numel_read,
        b_numel_read => dense_13_bias_numel);

    sample_fcmp_32ns_Ffa_U105 : component sample_fcmp_32ns_Ffa
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_509_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_5,
        dout => grp_fu_509_p2);

    sample_mux_864_32rcU_U106 : component sample_mux_864_32rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => dense_13_output_arra_7_q0,
        din1 => dense_13_output_arra_6_q0,
        din2 => dense_13_output_arra_5_q0,
        din3 => dense_13_output_arra_4_q0,
        din4 => dense_13_output_arra_3_q0,
        din5 => dense_13_output_arra_2_q0,
        din6 => dense_13_output_arra_1_q0,
        din7 => dense_13_output_arra_q0,
        din8 => tmp_28_fu_593_p9,
        dout => tmp_28_fu_593_p10);

    sample_mux_864_32rcU_U107 : component sample_mux_864_32rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => dense_13_output_arra_7_q0,
        din1 => dense_13_output_arra_6_q0,
        din2 => dense_13_output_arra_5_q0,
        din3 => dense_13_output_arra_4_q0,
        din4 => dense_13_output_arra_3_q0,
        din5 => dense_13_output_arra_2_q0,
        din6 => dense_13_output_arra_1_q0,
        din7 => dense_13_output_arra_q0,
        din8 => tmp_s_fu_706_p9,
        dout => tmp_s_fu_706_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_k2c_affine_matmul_fu_430_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_affine_matmul_fu_430_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_k2c_affine_matmul_fu_430_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_affine_matmul_fu_430_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_affine_matmul_fu_430_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_bias_add_fu_485_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_bias_add_fu_485_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_k2c_bias_add_fu_485_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_bias_add_fu_485_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_bias_add_fu_485_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dot_fu_364_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dot_fu_364_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_514_p2 = ap_const_lv1_0))) then 
                    grp_k2c_dot_fu_364_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dot_fu_364_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dot_fu_364_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    dense_13_bias_numel_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_13_kernel_nume_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    i_2_reg_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_k2c_bias_add_fu_485_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_2_reg_342 <= ap_const_lv64_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_2_reg_342 <= i_28_reg_819;
            end if; 
        end if;
    end process;

    i_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_k2c_affine_matmul_fu_430_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                i_reg_353 <= ap_const_lv64_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                i_reg_353 <= i_29_reg_907;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (exitcond1_fu_666_p2 = ap_const_lv1_0))) then
                dense_13_output_arra_10_reg_927 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
                dense_13_output_arra_11_reg_932 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
                dense_13_output_arra_12_reg_937 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
                dense_13_output_arra_13_reg_942 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
                dense_13_output_arra_14_reg_947 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
                dense_13_output_arra_15_reg_952 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
                dense_13_output_arra_8_reg_917 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
                dense_13_output_arra_9_reg_922 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
                tmp_69_reg_912 <= tmp_69_fu_677_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (exitcond4_fu_553_p2 = ap_const_lv1_0) and (tmp_reg_792 = ap_const_lv1_0))) then
                dense_13_output_arra_24_reg_829 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
                dense_13_output_arra_25_reg_834 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
                dense_13_output_arra_26_reg_839 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
                dense_13_output_arra_27_reg_844 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
                dense_13_output_arra_28_reg_849 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
                dense_13_output_arra_29_reg_854 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
                dense_13_output_arra_30_reg_859 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
                dense_13_output_arra_31_reg_864 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
                tmp_71_reg_824 <= tmp_71_fu_564_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_reg_792 = ap_const_lv1_0))) then
                i_28_reg_819 <= i_28_fu_558_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                i_29_reg_907 <= i_29_fu_671_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_514_p2 = ap_const_lv1_1))) then
                icmp_reg_806 <= icmp_fu_542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                notlhs4_reg_963 <= notlhs4_fu_745_p2;
                notrhs5_reg_968 <= notrhs5_fu_751_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                notlhs_reg_875 <= notlhs_fu_632_p2;
                notrhs_reg_880 <= notrhs_fu_638_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                outrows1_reg_893 <= outrows1_fu_653_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_514_p2 = ap_const_lv1_0))) then
                tmp_14_reg_796 <= tmp_14_fu_520_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                tmp_26_reg_973 <= grp_fu_509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_28_reg_869 <= tmp_28_fu_593_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                tmp_31_reg_885 <= grp_fu_509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_k2c_affine_matmul_fu_430_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    tmp_68_reg_899(63 downto 7) <= tmp_68_fu_661_p2(63 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_reg_792 <= tmp_fu_514_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                tmp_s_reg_957 <= tmp_s_fu_706_p10;
            end if;
        end if;
    end process;
    tmp_68_reg_899(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_fu_514_p2, tmp_reg_792, ap_CS_fsm_state5, exitcond4_fu_553_p2, ap_CS_fsm_state11, grp_k2c_affine_matmul_fu_430_ap_done, ap_CS_fsm_state12, exitcond1_fu_666_p2, grp_k2c_dot_fu_364_ap_done, grp_k2c_bias_add_fu_485_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_514_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_514_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_k2c_dot_fu_364_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_k2c_bias_add_fu_485_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((exitcond4_fu_553_p2 = ap_const_lv1_1) or (tmp_reg_792 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_k2c_affine_matmul_fu_430_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (exitcond1_fu_666_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_reg_792, ap_CS_fsm_state5, exitcond4_fu_553_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and ((exitcond4_fu_553_p2 = ap_const_lv1_1) or (tmp_reg_792 = ap_const_lv1_1))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(tmp_reg_792, ap_CS_fsm_state5, exitcond4_fu_553_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((exitcond4_fu_553_p2 = ap_const_lv1_1) or (tmp_reg_792 = ap_const_lv1_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_bias_array_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_affine_matmul_fu_430_d_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_bias_array_address0 <= ap_const_lv7_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_bias_array_address0 <= grp_k2c_affine_matmul_fu_430_d_address0;
        else 
            dense_13_bias_array_address0 <= "XXXXXXX";
        end if; 
    end process;


    dense_13_bias_array_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_affine_matmul_fu_430_d_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_bias_array_ce0 <= ap_const_logic_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_bias_array_ce0 <= grp_k2c_affine_matmul_fu_430_d_ce0;
        else 
            dense_13_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_1_address0_assign_proc : process(ap_CS_fsm_state5, dense_13_output_arra_30_reg_859, ap_CS_fsm_state11, ap_CS_fsm_state12, dense_13_output_arra_14_reg_947, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_6_address0, grp_k2c_affine_matmul_fu_430_C_6_address0, grp_k2c_bias_add_fu_485_A_array_6_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_578_p1, newIndex2_cast_fu_691_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_13_output_arra_1_address0 <= dense_13_output_arra_14_reg_947;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_output_arra_1_address0 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_output_arra_1_address0 <= dense_13_output_arra_30_reg_859;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_1_address0 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_1_address0 <= grp_k2c_bias_add_fu_485_A_array_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_1_address0 <= grp_k2c_affine_matmul_fu_430_C_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_1_address0 <= grp_k2c_dot_fu_364_C_array_6_address0;
        else 
            dense_13_output_arra_1_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_6_ce0, grp_k2c_affine_matmul_fu_430_C_6_ce0, grp_k2c_bias_add_fu_485_A_array_6_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_13_output_arra_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_1_ce0 <= grp_k2c_bias_add_fu_485_A_array_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_1_ce0 <= grp_k2c_affine_matmul_fu_430_C_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_1_ce0 <= grp_k2c_dot_fu_364_C_array_6_ce0;
        else 
            dense_13_output_arra_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_1_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_6_d0, grp_k2c_affine_matmul_fu_430_C_6_d0, grp_k2c_bias_add_fu_485_A_array_6_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            dense_13_output_arra_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_1_d0 <= grp_k2c_bias_add_fu_485_A_array_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_1_d0 <= grp_k2c_affine_matmul_fu_430_C_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_1_d0 <= grp_k2c_dot_fu_364_C_array_6_d0;
        else 
            dense_13_output_arra_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_1_we0_assign_proc : process(tmp_71_reg_824, ap_CS_fsm_state11, tmp_69_reg_912, tmp_27_fu_761_p2, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_6_we0, grp_k2c_affine_matmul_fu_430_C_6_we0, grp_k2c_bias_add_fu_485_A_array_6_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_32_fu_648_p2)
    begin
        if ((((tmp_71_reg_824 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_32_fu_648_p2 = ap_const_lv1_1)) or ((tmp_69_reg_912 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_27_fu_761_p2 = ap_const_lv1_1)))) then 
            dense_13_output_arra_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_1_we0 <= grp_k2c_bias_add_fu_485_A_array_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_1_we0 <= grp_k2c_affine_matmul_fu_430_C_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_1_we0 <= grp_k2c_dot_fu_364_C_array_6_we0;
        else 
            dense_13_output_arra_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_2_address0_assign_proc : process(ap_CS_fsm_state5, dense_13_output_arra_29_reg_854, ap_CS_fsm_state11, ap_CS_fsm_state12, dense_13_output_arra_13_reg_942, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_5_address0, grp_k2c_affine_matmul_fu_430_C_5_address0, grp_k2c_bias_add_fu_485_A_array_5_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_578_p1, newIndex2_cast_fu_691_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_13_output_arra_2_address0 <= dense_13_output_arra_13_reg_942;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_output_arra_2_address0 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_output_arra_2_address0 <= dense_13_output_arra_29_reg_854;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_2_address0 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_2_address0 <= grp_k2c_bias_add_fu_485_A_array_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_2_address0 <= grp_k2c_affine_matmul_fu_430_C_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_2_address0 <= grp_k2c_dot_fu_364_C_array_5_address0;
        else 
            dense_13_output_arra_2_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_2_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_5_ce0, grp_k2c_affine_matmul_fu_430_C_5_ce0, grp_k2c_bias_add_fu_485_A_array_5_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_13_output_arra_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_2_ce0 <= grp_k2c_bias_add_fu_485_A_array_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_2_ce0 <= grp_k2c_affine_matmul_fu_430_C_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_2_ce0 <= grp_k2c_dot_fu_364_C_array_5_ce0;
        else 
            dense_13_output_arra_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_2_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_5_d0, grp_k2c_affine_matmul_fu_430_C_5_d0, grp_k2c_bias_add_fu_485_A_array_5_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            dense_13_output_arra_2_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_2_d0 <= grp_k2c_bias_add_fu_485_A_array_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_2_d0 <= grp_k2c_affine_matmul_fu_430_C_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_2_d0 <= grp_k2c_dot_fu_364_C_array_5_d0;
        else 
            dense_13_output_arra_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_2_we0_assign_proc : process(tmp_71_reg_824, ap_CS_fsm_state11, tmp_69_reg_912, tmp_27_fu_761_p2, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_5_we0, grp_k2c_affine_matmul_fu_430_C_5_we0, grp_k2c_bias_add_fu_485_A_array_5_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_32_fu_648_p2)
    begin
        if ((((tmp_71_reg_824 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_32_fu_648_p2 = ap_const_lv1_1)) or ((tmp_69_reg_912 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_27_fu_761_p2 = ap_const_lv1_1)))) then 
            dense_13_output_arra_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_2_we0 <= grp_k2c_bias_add_fu_485_A_array_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_2_we0 <= grp_k2c_affine_matmul_fu_430_C_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_2_we0 <= grp_k2c_dot_fu_364_C_array_5_we0;
        else 
            dense_13_output_arra_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_3_address0_assign_proc : process(ap_CS_fsm_state5, dense_13_output_arra_28_reg_849, ap_CS_fsm_state11, ap_CS_fsm_state12, dense_13_output_arra_12_reg_937, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_4_address0, grp_k2c_affine_matmul_fu_430_C_4_address0, grp_k2c_bias_add_fu_485_A_array_4_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_578_p1, newIndex2_cast_fu_691_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_13_output_arra_3_address0 <= dense_13_output_arra_12_reg_937;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_output_arra_3_address0 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_output_arra_3_address0 <= dense_13_output_arra_28_reg_849;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_3_address0 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_3_address0 <= grp_k2c_bias_add_fu_485_A_array_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_3_address0 <= grp_k2c_affine_matmul_fu_430_C_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_3_address0 <= grp_k2c_dot_fu_364_C_array_4_address0;
        else 
            dense_13_output_arra_3_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_3_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_4_ce0, grp_k2c_affine_matmul_fu_430_C_4_ce0, grp_k2c_bias_add_fu_485_A_array_4_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_13_output_arra_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_3_ce0 <= grp_k2c_bias_add_fu_485_A_array_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_3_ce0 <= grp_k2c_affine_matmul_fu_430_C_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_3_ce0 <= grp_k2c_dot_fu_364_C_array_4_ce0;
        else 
            dense_13_output_arra_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_3_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_4_d0, grp_k2c_affine_matmul_fu_430_C_4_d0, grp_k2c_bias_add_fu_485_A_array_4_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            dense_13_output_arra_3_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_3_d0 <= grp_k2c_bias_add_fu_485_A_array_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_3_d0 <= grp_k2c_affine_matmul_fu_430_C_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_3_d0 <= grp_k2c_dot_fu_364_C_array_4_d0;
        else 
            dense_13_output_arra_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_3_we0_assign_proc : process(tmp_71_reg_824, ap_CS_fsm_state11, tmp_69_reg_912, tmp_27_fu_761_p2, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_4_we0, grp_k2c_affine_matmul_fu_430_C_4_we0, grp_k2c_bias_add_fu_485_A_array_4_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_32_fu_648_p2)
    begin
        if ((((tmp_71_reg_824 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_32_fu_648_p2 = ap_const_lv1_1)) or ((tmp_69_reg_912 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_27_fu_761_p2 = ap_const_lv1_1)))) then 
            dense_13_output_arra_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_3_we0 <= grp_k2c_bias_add_fu_485_A_array_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_3_we0 <= grp_k2c_affine_matmul_fu_430_C_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_3_we0 <= grp_k2c_dot_fu_364_C_array_4_we0;
        else 
            dense_13_output_arra_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_4_address0_assign_proc : process(ap_CS_fsm_state5, dense_13_output_arra_27_reg_844, ap_CS_fsm_state11, ap_CS_fsm_state12, dense_13_output_arra_11_reg_932, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_3_address0, grp_k2c_affine_matmul_fu_430_C_3_address0, grp_k2c_bias_add_fu_485_A_array_3_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_578_p1, newIndex2_cast_fu_691_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_13_output_arra_4_address0 <= dense_13_output_arra_11_reg_932;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_output_arra_4_address0 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_output_arra_4_address0 <= dense_13_output_arra_27_reg_844;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_4_address0 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_4_address0 <= grp_k2c_bias_add_fu_485_A_array_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_4_address0 <= grp_k2c_affine_matmul_fu_430_C_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_4_address0 <= grp_k2c_dot_fu_364_C_array_3_address0;
        else 
            dense_13_output_arra_4_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_4_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_3_ce0, grp_k2c_affine_matmul_fu_430_C_3_ce0, grp_k2c_bias_add_fu_485_A_array_3_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_13_output_arra_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_4_ce0 <= grp_k2c_bias_add_fu_485_A_array_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_4_ce0 <= grp_k2c_affine_matmul_fu_430_C_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_4_ce0 <= grp_k2c_dot_fu_364_C_array_3_ce0;
        else 
            dense_13_output_arra_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_4_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_3_d0, grp_k2c_affine_matmul_fu_430_C_3_d0, grp_k2c_bias_add_fu_485_A_array_3_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            dense_13_output_arra_4_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_4_d0 <= grp_k2c_bias_add_fu_485_A_array_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_4_d0 <= grp_k2c_affine_matmul_fu_430_C_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_4_d0 <= grp_k2c_dot_fu_364_C_array_3_d0;
        else 
            dense_13_output_arra_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_4_we0_assign_proc : process(tmp_71_reg_824, ap_CS_fsm_state11, tmp_69_reg_912, tmp_27_fu_761_p2, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_3_we0, grp_k2c_affine_matmul_fu_430_C_3_we0, grp_k2c_bias_add_fu_485_A_array_3_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_32_fu_648_p2)
    begin
        if ((((tmp_71_reg_824 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_32_fu_648_p2 = ap_const_lv1_1)) or ((tmp_69_reg_912 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_27_fu_761_p2 = ap_const_lv1_1)))) then 
            dense_13_output_arra_4_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_4_we0 <= grp_k2c_bias_add_fu_485_A_array_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_4_we0 <= grp_k2c_affine_matmul_fu_430_C_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_4_we0 <= grp_k2c_dot_fu_364_C_array_3_we0;
        else 
            dense_13_output_arra_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_5_address0_assign_proc : process(ap_CS_fsm_state5, dense_13_output_arra_26_reg_839, ap_CS_fsm_state11, ap_CS_fsm_state12, dense_13_output_arra_10_reg_927, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_2_address0, grp_k2c_affine_matmul_fu_430_C_2_address0, grp_k2c_bias_add_fu_485_A_array_2_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_578_p1, newIndex2_cast_fu_691_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_13_output_arra_5_address0 <= dense_13_output_arra_10_reg_927;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_output_arra_5_address0 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_output_arra_5_address0 <= dense_13_output_arra_26_reg_839;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_5_address0 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_5_address0 <= grp_k2c_bias_add_fu_485_A_array_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_5_address0 <= grp_k2c_affine_matmul_fu_430_C_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_5_address0 <= grp_k2c_dot_fu_364_C_array_2_address0;
        else 
            dense_13_output_arra_5_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_5_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_2_ce0, grp_k2c_affine_matmul_fu_430_C_2_ce0, grp_k2c_bias_add_fu_485_A_array_2_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_13_output_arra_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_5_ce0 <= grp_k2c_bias_add_fu_485_A_array_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_5_ce0 <= grp_k2c_affine_matmul_fu_430_C_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_5_ce0 <= grp_k2c_dot_fu_364_C_array_2_ce0;
        else 
            dense_13_output_arra_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_5_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_2_d0, grp_k2c_affine_matmul_fu_430_C_2_d0, grp_k2c_bias_add_fu_485_A_array_2_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            dense_13_output_arra_5_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_5_d0 <= grp_k2c_bias_add_fu_485_A_array_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_5_d0 <= grp_k2c_affine_matmul_fu_430_C_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_5_d0 <= grp_k2c_dot_fu_364_C_array_2_d0;
        else 
            dense_13_output_arra_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_5_we0_assign_proc : process(tmp_71_reg_824, ap_CS_fsm_state11, tmp_69_reg_912, tmp_27_fu_761_p2, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_2_we0, grp_k2c_affine_matmul_fu_430_C_2_we0, grp_k2c_bias_add_fu_485_A_array_2_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_32_fu_648_p2)
    begin
        if ((((tmp_71_reg_824 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_32_fu_648_p2 = ap_const_lv1_1)) or ((tmp_69_reg_912 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_27_fu_761_p2 = ap_const_lv1_1)))) then 
            dense_13_output_arra_5_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_5_we0 <= grp_k2c_bias_add_fu_485_A_array_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_5_we0 <= grp_k2c_affine_matmul_fu_430_C_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_5_we0 <= grp_k2c_dot_fu_364_C_array_2_we0;
        else 
            dense_13_output_arra_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_6_address0_assign_proc : process(ap_CS_fsm_state5, dense_13_output_arra_25_reg_834, ap_CS_fsm_state11, ap_CS_fsm_state12, dense_13_output_arra_9_reg_922, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_1_address0, grp_k2c_affine_matmul_fu_430_C_1_address0, grp_k2c_bias_add_fu_485_A_array_1_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_578_p1, newIndex2_cast_fu_691_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_13_output_arra_6_address0 <= dense_13_output_arra_9_reg_922;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_output_arra_6_address0 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_output_arra_6_address0 <= dense_13_output_arra_25_reg_834;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_6_address0 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_6_address0 <= grp_k2c_bias_add_fu_485_A_array_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_6_address0 <= grp_k2c_affine_matmul_fu_430_C_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_6_address0 <= grp_k2c_dot_fu_364_C_array_1_address0;
        else 
            dense_13_output_arra_6_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_6_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_1_ce0, grp_k2c_affine_matmul_fu_430_C_1_ce0, grp_k2c_bias_add_fu_485_A_array_1_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_13_output_arra_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_6_ce0 <= grp_k2c_bias_add_fu_485_A_array_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_6_ce0 <= grp_k2c_affine_matmul_fu_430_C_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_6_ce0 <= grp_k2c_dot_fu_364_C_array_1_ce0;
        else 
            dense_13_output_arra_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_6_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_1_d0, grp_k2c_affine_matmul_fu_430_C_1_d0, grp_k2c_bias_add_fu_485_A_array_1_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            dense_13_output_arra_6_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_6_d0 <= grp_k2c_bias_add_fu_485_A_array_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_6_d0 <= grp_k2c_affine_matmul_fu_430_C_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_6_d0 <= grp_k2c_dot_fu_364_C_array_1_d0;
        else 
            dense_13_output_arra_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_6_we0_assign_proc : process(tmp_71_reg_824, ap_CS_fsm_state11, tmp_69_reg_912, tmp_27_fu_761_p2, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_1_we0, grp_k2c_affine_matmul_fu_430_C_1_we0, grp_k2c_bias_add_fu_485_A_array_1_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_32_fu_648_p2)
    begin
        if ((((tmp_71_reg_824 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_32_fu_648_p2 = ap_const_lv1_1)) or ((tmp_69_reg_912 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_27_fu_761_p2 = ap_const_lv1_1)))) then 
            dense_13_output_arra_6_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_6_we0 <= grp_k2c_bias_add_fu_485_A_array_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_6_we0 <= grp_k2c_affine_matmul_fu_430_C_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_6_we0 <= grp_k2c_dot_fu_364_C_array_1_we0;
        else 
            dense_13_output_arra_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_7_address0_assign_proc : process(ap_CS_fsm_state5, dense_13_output_arra_24_reg_829, ap_CS_fsm_state11, ap_CS_fsm_state12, dense_13_output_arra_8_reg_917, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_0_address0, grp_k2c_affine_matmul_fu_430_C_0_address0, grp_k2c_bias_add_fu_485_A_array_0_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_578_p1, newIndex2_cast_fu_691_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_13_output_arra_7_address0 <= dense_13_output_arra_8_reg_917;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_output_arra_7_address0 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_output_arra_7_address0 <= dense_13_output_arra_24_reg_829;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_7_address0 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_7_address0 <= grp_k2c_bias_add_fu_485_A_array_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_7_address0 <= grp_k2c_affine_matmul_fu_430_C_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_7_address0 <= grp_k2c_dot_fu_364_C_array_0_address0;
        else 
            dense_13_output_arra_7_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_7_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_0_ce0, grp_k2c_affine_matmul_fu_430_C_0_ce0, grp_k2c_bias_add_fu_485_A_array_0_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_13_output_arra_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_7_ce0 <= grp_k2c_bias_add_fu_485_A_array_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_7_ce0 <= grp_k2c_affine_matmul_fu_430_C_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_7_ce0 <= grp_k2c_dot_fu_364_C_array_0_ce0;
        else 
            dense_13_output_arra_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_7_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_0_d0, grp_k2c_affine_matmul_fu_430_C_0_d0, grp_k2c_bias_add_fu_485_A_array_0_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            dense_13_output_arra_7_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_7_d0 <= grp_k2c_bias_add_fu_485_A_array_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_7_d0 <= grp_k2c_affine_matmul_fu_430_C_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_7_d0 <= grp_k2c_dot_fu_364_C_array_0_d0;
        else 
            dense_13_output_arra_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_7_we0_assign_proc : process(tmp_71_reg_824, ap_CS_fsm_state11, tmp_69_reg_912, tmp_27_fu_761_p2, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_0_we0, grp_k2c_affine_matmul_fu_430_C_0_we0, grp_k2c_bias_add_fu_485_A_array_0_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_32_fu_648_p2)
    begin
        if ((((tmp_71_reg_824 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_32_fu_648_p2 = ap_const_lv1_1)) or ((tmp_69_reg_912 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_27_fu_761_p2 = ap_const_lv1_1)))) then 
            dense_13_output_arra_7_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_7_we0 <= grp_k2c_bias_add_fu_485_A_array_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_7_we0 <= grp_k2c_affine_matmul_fu_430_C_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_7_we0 <= grp_k2c_dot_fu_364_C_array_0_we0;
        else 
            dense_13_output_arra_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_address0_assign_proc : process(ap_CS_fsm_state5, dense_13_output_arra_31_reg_864, ap_CS_fsm_state11, ap_CS_fsm_state12, dense_13_output_arra_15_reg_952, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_7_address0, grp_k2c_affine_matmul_fu_430_C_7_address0, grp_k2c_bias_add_fu_485_A_array_7_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_578_p1, newIndex2_cast_fu_691_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_13_output_arra_address0 <= dense_13_output_arra_15_reg_952;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_output_arra_address0 <= newIndex2_cast_fu_691_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_output_arra_address0 <= dense_13_output_arra_31_reg_864;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_output_arra_address0 <= newIndex_cast_fu_578_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_address0 <= grp_k2c_bias_add_fu_485_A_array_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_address0 <= grp_k2c_affine_matmul_fu_430_C_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_address0 <= grp_k2c_dot_fu_364_C_array_7_address0;
        else 
            dense_13_output_arra_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_7_ce0, grp_k2c_affine_matmul_fu_430_C_7_ce0, grp_k2c_bias_add_fu_485_A_array_7_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_13_output_arra_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_ce0 <= grp_k2c_bias_add_fu_485_A_array_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_ce0 <= grp_k2c_affine_matmul_fu_430_C_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_ce0 <= grp_k2c_dot_fu_364_C_array_7_ce0;
        else 
            dense_13_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_d0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_7_d0, grp_k2c_affine_matmul_fu_430_C_7_d0, grp_k2c_bias_add_fu_485_A_array_7_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            dense_13_output_arra_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_d0 <= grp_k2c_bias_add_fu_485_A_array_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_d0 <= grp_k2c_affine_matmul_fu_430_C_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_d0 <= grp_k2c_dot_fu_364_C_array_7_d0;
        else 
            dense_13_output_arra_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_we0_assign_proc : process(tmp_71_reg_824, ap_CS_fsm_state11, tmp_69_reg_912, tmp_27_fu_761_p2, ap_CS_fsm_state16, grp_k2c_dot_fu_364_C_array_7_we0, grp_k2c_affine_matmul_fu_430_C_7_we0, grp_k2c_bias_add_fu_485_A_array_7_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_32_fu_648_p2)
    begin
        if ((((tmp_71_reg_824 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_32_fu_648_p2 = ap_const_lv1_1)) or ((tmp_69_reg_912 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_27_fu_761_p2 = ap_const_lv1_1)))) then 
            dense_13_output_arra_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_arra_we0 <= grp_k2c_bias_add_fu_485_A_array_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_13_output_arra_we0 <= grp_k2c_affine_matmul_fu_430_C_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_we0 <= grp_k2c_dot_fu_364_C_array_7_we0;
        else 
            dense_13_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_666_p2 <= "1" when (i_reg_353 = tmp_68_reg_899) else "0";
    exitcond4_fu_553_p2 <= "1" when (i_2_reg_342 = output_numel_read) else "0";

    grp_fu_509_p0_assign_proc : process(tmp_28_reg_869, ap_CS_fsm_state7, tmp_s_reg_957, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_509_p0 <= tmp_s_reg_957;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_509_p0 <= tmp_28_reg_869;
        else 
            grp_fu_509_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_k2c_affine_matmul_fu_430_ap_start <= grp_k2c_affine_matmul_fu_430_ap_start_reg;
    grp_k2c_bias_add_fu_485_ap_start <= grp_k2c_bias_add_fu_485_ap_start_reg;
    grp_k2c_dot_fu_364_ap_start <= grp_k2c_dot_fu_364_ap_start_reg;
    i_28_fu_558_p2 <= std_logic_vector(unsigned(i_2_reg_342) + unsigned(ap_const_lv64_1));
    i_29_fu_671_p2 <= std_logic_vector(unsigned(i_reg_353) + unsigned(ap_const_lv64_1));
    icmp_fu_542_p2 <= "0" when (tmp_67_fu_532_p4 = ap_const_lv63_0) else "1";

    input_array10_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_3_address0, grp_k2c_affine_matmul_fu_430_A_3_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array10_address0 <= grp_k2c_affine_matmul_fu_430_A_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array10_address0 <= grp_k2c_dot_fu_364_A_array_3_address0;
        else 
            input_array10_address0 <= "XXXX";
        end if; 
    end process;


    input_array10_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_3_ce0, grp_k2c_affine_matmul_fu_430_A_3_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array10_ce0 <= grp_k2c_affine_matmul_fu_430_A_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array10_ce0 <= grp_k2c_dot_fu_364_A_array_3_ce0;
        else 
            input_array10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_array11_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_4_address0, grp_k2c_affine_matmul_fu_430_A_4_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array11_address0 <= grp_k2c_affine_matmul_fu_430_A_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array11_address0 <= grp_k2c_dot_fu_364_A_array_4_address0;
        else 
            input_array11_address0 <= "XXXX";
        end if; 
    end process;


    input_array11_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_4_ce0, grp_k2c_affine_matmul_fu_430_A_4_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array11_ce0 <= grp_k2c_affine_matmul_fu_430_A_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array11_ce0 <= grp_k2c_dot_fu_364_A_array_4_ce0;
        else 
            input_array11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_array12_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_5_address0, grp_k2c_affine_matmul_fu_430_A_5_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array12_address0 <= grp_k2c_affine_matmul_fu_430_A_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array12_address0 <= grp_k2c_dot_fu_364_A_array_5_address0;
        else 
            input_array12_address0 <= "XXXX";
        end if; 
    end process;


    input_array12_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_5_ce0, grp_k2c_affine_matmul_fu_430_A_5_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array12_ce0 <= grp_k2c_affine_matmul_fu_430_A_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array12_ce0 <= grp_k2c_dot_fu_364_A_array_5_ce0;
        else 
            input_array12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_array13_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_6_address0, grp_k2c_affine_matmul_fu_430_A_6_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array13_address0 <= grp_k2c_affine_matmul_fu_430_A_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array13_address0 <= grp_k2c_dot_fu_364_A_array_6_address0;
        else 
            input_array13_address0 <= "XXXX";
        end if; 
    end process;


    input_array13_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_6_ce0, grp_k2c_affine_matmul_fu_430_A_6_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array13_ce0 <= grp_k2c_affine_matmul_fu_430_A_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array13_ce0 <= grp_k2c_dot_fu_364_A_array_6_ce0;
        else 
            input_array13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_array14_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_7_address0, grp_k2c_affine_matmul_fu_430_A_7_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array14_address0 <= grp_k2c_affine_matmul_fu_430_A_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array14_address0 <= grp_k2c_dot_fu_364_A_array_7_address0;
        else 
            input_array14_address0 <= "XXXX";
        end if; 
    end process;


    input_array14_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_7_ce0, grp_k2c_affine_matmul_fu_430_A_7_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array14_ce0 <= grp_k2c_affine_matmul_fu_430_A_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array14_ce0 <= grp_k2c_dot_fu_364_A_array_7_ce0;
        else 
            input_array14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_array8_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_1_address0, grp_k2c_affine_matmul_fu_430_A_1_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array8_address0 <= grp_k2c_affine_matmul_fu_430_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array8_address0 <= grp_k2c_dot_fu_364_A_array_1_address0;
        else 
            input_array8_address0 <= "XXXX";
        end if; 
    end process;


    input_array8_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_1_ce0, grp_k2c_affine_matmul_fu_430_A_1_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array8_ce0 <= grp_k2c_affine_matmul_fu_430_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array8_ce0 <= grp_k2c_dot_fu_364_A_array_1_ce0;
        else 
            input_array8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_array9_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_2_address0, grp_k2c_affine_matmul_fu_430_A_2_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array9_address0 <= grp_k2c_affine_matmul_fu_430_A_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array9_address0 <= grp_k2c_dot_fu_364_A_array_2_address0;
        else 
            input_array9_address0 <= "XXXX";
        end if; 
    end process;


    input_array9_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_2_ce0, grp_k2c_affine_matmul_fu_430_A_2_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array9_ce0 <= grp_k2c_affine_matmul_fu_430_A_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array9_ce0 <= grp_k2c_dot_fu_364_A_array_2_ce0;
        else 
            input_array9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_array_address0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_0_address0, grp_k2c_affine_matmul_fu_430_A_0_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array_address0 <= grp_k2c_affine_matmul_fu_430_A_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array_address0 <= grp_k2c_dot_fu_364_A_array_0_address0;
        else 
            input_array_address0 <= "XXXX";
        end if; 
    end process;


    input_array_ce0_assign_proc : process(ap_CS_fsm_state11, grp_k2c_dot_fu_364_A_array_0_ce0, grp_k2c_affine_matmul_fu_430_A_0_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_array_ce0 <= grp_k2c_affine_matmul_fu_430_A_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array_ce0 <= grp_k2c_dot_fu_364_A_array_0_ce0;
        else 
            input_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_shape_address0_assign_proc : process(ap_CS_fsm_state1, tmp_fu_514_p2, grp_k2c_dot_fu_364_A_shape_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_514_p2 = ap_const_lv1_1))) then 
            input_shape_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_shape_address0 <= grp_k2c_dot_fu_364_A_shape_address0;
        else 
            input_shape_address0 <= "XXX";
        end if; 
    end process;


    input_shape_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_fu_514_p2, grp_k2c_dot_fu_364_A_shape_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_514_p2 = ap_const_lv1_1))) then 
            input_shape_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_shape_ce0 <= grp_k2c_dot_fu_364_A_shape_ce0;
        else 
            input_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    newIndex2_cast_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex2_fu_681_p4),64));
    newIndex2_fu_681_p4 <= i_reg_353(8 downto 3);
    newIndex_cast_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex_fu_568_p4),64));
    newIndex_fu_568_p4 <= i_2_reg_342(8 downto 3);
    notlhs4_fu_745_p2 <= "0" when (tmp_24_fu_731_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_632_p2 <= "0" when (tmp_29_fu_618_p4 = ap_const_lv8_FF) else "1";
    notrhs5_fu_751_p2 <= "1" when (tmp_70_fu_741_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_638_p2 <= "1" when (tmp_72_fu_628_p1 = ap_const_lv23_0) else "0";
    outrows1_fu_653_p3 <= 
        input_shape_q0 when (icmp_reg_806(0) = '1') else 
        ap_const_lv64_1;
    p_to_int2_fu_615_p1 <= tmp_28_reg_869;
    p_to_int_fu_728_p1 <= tmp_s_reg_957;
    tmp_14_fu_520_p2 <= std_logic_vector(unsigned(input_dim) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF));
    tmp_24_fu_731_p4 <= p_to_int_fu_728_p1(30 downto 23);
    tmp_25_fu_757_p2 <= (notrhs5_reg_968 or notlhs4_reg_963);
    tmp_27_fu_761_p2 <= (tmp_26_reg_973 and tmp_25_fu_757_p2);
    tmp_28_fu_593_p9 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_reg_824),64));
    tmp_29_fu_618_p4 <= p_to_int2_fu_615_p1(30 downto 23);
    tmp_30_fu_644_p2 <= (notrhs_reg_880 or notlhs_reg_875);
    tmp_32_fu_648_p2 <= (tmp_31_reg_885 and tmp_30_fu_644_p2);
    tmp_67_fu_532_p4 <= input_dim(63 downto 1);
    tmp_68_fu_661_p2 <= std_logic_vector(shift_left(unsigned(outrows1_reg_893),to_integer(unsigned('0' & ap_const_lv64_7(31-1 downto 0)))));
    tmp_69_fu_677_p1 <= i_reg_353(3 - 1 downto 0);
    tmp_70_fu_741_p1 <= p_to_int_fu_728_p1(23 - 1 downto 0);
    tmp_71_fu_564_p1 <= i_2_reg_342(3 - 1 downto 0);
    tmp_72_fu_628_p1 <= p_to_int2_fu_615_p1(23 - 1 downto 0);
    tmp_fu_514_p2 <= "1" when (unsigned(input_dim) < unsigned(ap_const_lv64_3)) else "0";
    tmp_s_fu_706_p9 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_reg_912),64));
end behav;
