---
content_type: resource
description: Solutions to a problem set on counters, finite state machines, Verilog
  testbench, and memory tester.
file: /media/courses/6-111-introductory-digital-systems-laboratory-spring-2006/126b28634679b148f32ecfba4249e066_pset2_soln.pdf
file_type: application/pdf
learning_resource_types:
- Assignments
ocw_type: OCWFile
parent_title: Assignments
parent_type: CourseSection
parent_uid: 90322a5b-1820-f46e-c7ab-c74d3d687c44
resourcetype: Document
title: pset2_soln.pdf
uid: 126b2863-4679-b148-f32e-cfba4249e066
---
