set ::AESL_AUTOSIM::gTopFileName /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/./sim/autowrap/testbench/matmul.cpp_pre.cpp.tb.cpp