// Seed: 1804211529
module module_0 (
    id_1,
    module_0
);
  input wire id_2;
  inout wire id_1;
  reg id_3;
  always @(posedge id_3 or posedge (1)) begin
    if (id_2 | (id_1)) id_3 <= 1;
    else begin
      id_3 = 1'b0;
      wait (id_2);
    end
  end
  wire id_4;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output wor   id_2
);
  wire id_4;
  wire id_5;
  wor  id_6;
  assign id_6 = id_6;
  tri0 id_7;
  always @(posedge 1) begin
    id_1 <= id_0;
  end
  module_0(
      id_4, id_6
  );
  assign id_1 = 1;
  assign id_6 = 1;
  assign id_6 = 1 + 1 + 1'b0 + id_6 - 1;
  generate
    wire id_8;
  endgenerate
  always @(negedge 1 - 1 or posedge id_7) id_6 = 1;
endmodule
