 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : rs_encoder_10_8
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:19:21 2025
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: encode_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)            0.00       0.00 r
  encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)             0.06       0.06 f
  U254/X (SAEDRVT14_AO32_U_0P5)                           0.04       0.09 f
  encode_cnt_reg[1]/D (SAEDRVT14_FDPRBQ_V2_4)             0.00       0.09 f
  data arrival time                                                  0.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)            0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: encode_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: encode_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[2]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  encode_cnt_reg[2]/QN (SAEDRVT14_FDPRB_V3_2)             0.06       0.06 r
  U292/X (SAEDRVT14_OAI21_0P5)                            0.04       0.10 f
  encode_cnt_reg[2]/D (SAEDRVT14_FDPRB_V3_2)              0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[2]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: parity_symbols_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][5]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  parity_symbols_reg[1][5]/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.09       0.09 f
  U241/X (SAEDRVT14_AO32_2)                               0.03       0.12 f
  parity_symbols_reg[1][5]/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.12 f
  data arrival time                                                  0.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][5]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: parity_symbols_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[0][1]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  parity_symbols_reg[0][1]/Q (SAEDRVT14_FDPRBQ_V2_1)      0.08       0.08 f
  U223/X (SAEDRVT14_AO32_2)                               0.03       0.11 f
  parity_symbols_reg[0][1]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[0][1]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: parity_symbols_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][3]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  parity_symbols_reg[1][3]/Q (SAEDRVT14_FDPRBQ_V2_1)      0.08       0.08 f
  U255/X (SAEDRVT14_AO32_2)                               0.03       0.11 f
  parity_symbols_reg[1][3]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][3]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: parity_symbols_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][7]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  parity_symbols_reg[1][7]/Q (SAEDRVT14_FDPRBQ_V2_1)      0.08       0.08 f
  U261/X (SAEDRVT14_AO32_2)                               0.03       0.11 f
  parity_symbols_reg[1][7]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][7]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: parity_symbols_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[0][4]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  parity_symbols_reg[0][4]/Q (SAEDRVT14_FDPRBQ_V2_1)      0.08       0.08 f
  U238/X (SAEDRVT14_AO32_2)                               0.03       0.11 f
  parity_symbols_reg[0][4]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[0][4]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: parity_symbols_reg[0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[0][5]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  parity_symbols_reg[0][5]/Q (SAEDRVT14_FDPRBQ_V2_1)      0.08       0.08 f
  U242/X (SAEDRVT14_AO32_2)                               0.03       0.11 f
  parity_symbols_reg[0][5]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[0][5]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: parity_symbols_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][2]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  parity_symbols_reg[1][2]/Q (SAEDRVT14_FDPRBQ_V2_1)      0.08       0.08 f
  U247/X (SAEDRVT14_AO32_2)                               0.03       0.11 f
  parity_symbols_reg[1][2]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][2]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: parity_symbols_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][1]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  parity_symbols_reg[1][1]/Q (SAEDRVT14_FDPRBQ_V2_1)      0.08       0.08 f
  U243/X (SAEDRVT14_AO32_2)                               0.03       0.11 f
  parity_symbols_reg[1][1]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[1][1]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


1
