// Seed: 2184980117
module module_0 #(
    parameter id_4 = 32'd32,
    parameter id_5 = 32'd86
) (
    input supply1 id_0,
    output wand id_1,
    output supply0 id_2
);
  wire  _id_4;
  logic _id_5 = id_5 > id_0;
  wire  [  id_4  >=  1  :  id_5  ]  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
  assign module_1.id_15 = 0;
  logic id_46;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    inout tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wand id_7,
    output tri1 id_8,
    output wand id_9,
    output uwire id_10,
    output tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    output tri0 id_14,
    input uwire id_15,
    input uwire id_16,
    output tri id_17,
    input wire id_18,
    output tri id_19,
    input supply0 id_20,
    input uwire id_21,
    input wire id_22,
    input tri0 id_23,
    input tri0 id_24,
    output uwire id_25
);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_8
  );
endmodule
