

Microchip MPLAB XC8 Assembler V2.35 build 20211206165544 
                                                                                               Fri Apr 07 23:29:44 2023

Microchip MPLAB XC8 C Compiler v2.35 (Free license) build 20211206165544 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTDbits	set	3971
    49  0000                     _LATCbits	set	3979
    50  0000                     _TRISCbits	set	3988
    51  0000                     _TRISDbits	set	3989
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007F96                     __pcinit:
    57                           	callstack 0
    58  007F96                     start_initialization:
    59                           	callstack 0
    60  007F96                     __initialization:
    61                           	callstack 0
    62  007F96                     end_of_initialization:
    63                           	callstack 0
    64  007F96                     __end_of__initialization:
    65                           	callstack 0
    66  007F96  0100               	movlb	0
    67  007F98  EFCE  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75  000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 74 in file "ActivacionRelePIC.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, status,0
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; This function calls:
   102 ;;		Nothing
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  007F9C                     __ptext0:
   110                           	callstack 0
   111  007F9C                     _main:
   112                           	callstack 31
   113  007F9C                     
   114                           ;ActivacionRelePIC.c: 77:     TRISDbits.RD0 = 1;
   115  007F9C  8095               	bsf	149,0,c	;volatile
   116                           
   117                           ;ActivacionRelePIC.c: 80:     TRISCbits.RC0 = 0;
   118  007F9E  9094               	bcf	148,0,c	;volatile
   119                           
   120                           ;ActivacionRelePIC.c: 83:     LATCbits.LC0 = 0x00;
   121  007FA0  908B               	bcf	139,0,c	;volatile
   122  007FA2                     l15:
   123                           
   124                           ;ActivacionRelePIC.c: 87:         if(PORTDbits.RD0 == 1){
   125  007FA2  A083               	btfss	131,0,c	;volatile
   126  007FA4  EFD6  F03F         	goto	u11
   127  007FA8  EFD8  F03F         	goto	u10
   128  007FAC                     u11:
   129  007FAC  EFD1  F03F         	goto	l15
   130  007FB0                     u10:
   131  007FB0  EFE6  F03F         	goto	l704
   132  007FB4                     l702:
   133                           
   134                           ;ActivacionRelePIC.c: 90:                 _delay((unsigned long)((20)*(48000000/4000.0))
      +                          );
   135  007FB4  0E02               	movlw	2
   136  007FB6  6E02               	movwf	(??_main+1)^0,c
   137  007FB8  0E38               	movlw	56
   138  007FBA  6E01               	movwf	??_main^0,c
   139  007FBC  0EAD               	movlw	173
   140  007FBE                     u57:
   141  007FBE  2EE8               	decfsz	wreg,f,c
   142  007FC0  D7FE               	bra	u57
   143  007FC2  2E01               	decfsz	??_main^0,f,c
   144  007FC4  D7FC               	bra	u57
   145  007FC6  2E02               	decfsz	(??_main+1)^0,f,c
   146  007FC8  D7FA               	bra	u57
   147  007FCA  F000               	nop	
   148  007FCC                     l704:
   149                           
   150                           ;ActivacionRelePIC.c: 89:             while(PORTDbits.RD0 == 1){
   151  007FCC  B083               	btfsc	131,0,c	;volatile
   152  007FCE  EFEB  F03F         	goto	u21
   153  007FD2  EFED  F03F         	goto	u20
   154  007FD6                     u21:
   155  007FD6  EFDA  F03F         	goto	l702
   156  007FDA                     u20:
   157  007FDA                     
   158                           ;ActivacionRelePIC.c: 93:             LATCbits.LC0 = !LATCbits.LC0;
   159  007FDA  A08B               	btfss	139,0,c	;volatile
   160  007FDC  EFF2  F03F         	goto	u31
   161  007FE0  EFF6  F03F         	goto	u30
   162  007FE4                     u31:
   163  007FE4  6A01               	clrf	??_main^0,c
   164  007FE6  2A01               	incf	??_main^0,f,c
   165  007FE8  EFF7  F03F         	goto	u48
   166  007FEC                     u30:
   167  007FEC  6A01               	clrf	??_main^0,c
   168  007FEE                     u48:
   169  007FEE  508B               	movf	139,w,c	;volatile
   170  007FF0  1801               	xorwf	??_main^0,w,c
   171  007FF2  0BFE               	andlw	-2
   172  007FF4  1801               	xorwf	??_main^0,w,c
   173  007FF6  6E8B               	movwf	139,c	;volatile
   174  007FF8  EFD1  F03F         	goto	l15
   175  007FFC  EF00  F000         	goto	start
   176  008000                     __end_of_main:
   177                           	callstack 0
   178  0000                     
   179                           	psect	rparam
   180  0000                     
   181                           	psect	idloc
   182                           
   183                           ;Config register IDLOC0 @ 0x200000
   184                           ;	unspecified, using default values
   185  200000                     	org	2097152
   186  200000  FF                 	db	255
   187                           
   188                           ;Config register IDLOC1 @ 0x200001
   189                           ;	unspecified, using default values
   190  200001                     	org	2097153
   191  200001  FF                 	db	255
   192                           
   193                           ;Config register IDLOC2 @ 0x200002
   194                           ;	unspecified, using default values
   195  200002                     	org	2097154
   196  200002  FF                 	db	255
   197                           
   198                           ;Config register IDLOC3 @ 0x200003
   199                           ;	unspecified, using default values
   200  200003                     	org	2097155
   201  200003  FF                 	db	255
   202                           
   203                           ;Config register IDLOC4 @ 0x200004
   204                           ;	unspecified, using default values
   205  200004                     	org	2097156
   206  200004  FF                 	db	255
   207                           
   208                           ;Config register IDLOC5 @ 0x200005
   209                           ;	unspecified, using default values
   210  200005                     	org	2097157
   211  200005  FF                 	db	255
   212                           
   213                           ;Config register IDLOC6 @ 0x200006
   214                           ;	unspecified, using default values
   215  200006                     	org	2097158
   216  200006  FF                 	db	255
   217                           
   218                           ;Config register IDLOC7 @ 0x200007
   219                           ;	unspecified, using default values
   220  200007                     	org	2097159
   221  200007  FF                 	db	255
   222                           
   223                           	psect	config
   224                           
   225                           ;Config register CONFIG1L @ 0x300000
   226                           ;	PLL Prescaler Selection bits
   227                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   228                           ;	System Clock Postscaler Selection bits
   229                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   230                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   231                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   232  300000                     	org	3145728
   233  300000  21                 	db	33
   234                           
   235                           ;Config register CONFIG1H @ 0x300001
   236                           ;	Oscillator Selection bits
   237                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   238                           ;	Fail-Safe Clock Monitor Enable bit
   239                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   240                           ;	Internal/External Oscillator Switchover bit
   241                           ;	IESO = OFF, Oscillator Switchover mode disabled
   242  300001                     	org	3145729
   243  300001  0E                 	db	14
   244                           
   245                           ;Config register CONFIG2L @ 0x300002
   246                           ;	Power-up Timer Enable bit
   247                           ;	PWRT = OFF, PWRT disabled
   248                           ;	Brown-out Reset Enable bits
   249                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   250                           ;	Brown-out Reset Voltage bits
   251                           ;	BORV = 3, Minimum setting 2.05V
   252                           ;	USB Voltage Regulator Enable bit
   253                           ;	VREGEN = OFF, USB voltage regulator disabled
   254  300002                     	org	3145730
   255  300002  19                 	db	25
   256                           
   257                           ;Config register CONFIG2H @ 0x300003
   258                           ;	Watchdog Timer Enable bit
   259                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   260                           ;	Watchdog Timer Postscale Select bits
   261                           ;	WDTPS = 32768, 1:32768
   262  300003                     	org	3145731
   263  300003  1E                 	db	30
   264                           
   265                           ; Padding undefined space
   266  300004                     	org	3145732
   267  300004  FF                 	db	255
   268                           
   269                           ;Config register CONFIG3H @ 0x300005
   270                           ;	CCP2 MUX bit
   271                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   272                           ;	PORTB A/D Enable bit
   273                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   274                           ;	Low-Power Timer 1 Oscillator Enable bit
   275                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   276                           ;	MCLR Pin Enable bit
   277                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   278  300005                     	org	3145733
   279  300005  80                 	db	128
   280                           
   281                           ;Config register CONFIG4L @ 0x300006
   282                           ;	Stack Full/Underflow Reset Enable bit
   283                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   284                           ;	Single-Supply ICSP Enable bit
   285                           ;	LVP = OFF, Single-Supply ICSP disabled
   286                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   287                           ;	ICPRT = OFF, ICPORT disabled
   288                           ;	Extended Instruction Set Enable bit
   289                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   290                           ;	Background Debugger Enable bit
   291                           ;	DEBUG = 0x1, unprogrammed default
   292  300006                     	org	3145734
   293  300006  80                 	db	128
   294                           
   295                           ; Padding undefined space
   296  300007                     	org	3145735
   297  300007  FF                 	db	255
   298                           
   299                           ;Config register CONFIG5L @ 0x300008
   300                           ;	Code Protection bit
   301                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   302                           ;	Code Protection bit
   303                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   304                           ;	Code Protection bit
   305                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   306                           ;	Code Protection bit
   307                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   308  300008                     	org	3145736
   309  300008  0F                 	db	15
   310                           
   311                           ;Config register CONFIG5H @ 0x300009
   312                           ;	Boot Block Code Protection bit
   313                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   314                           ;	Data EEPROM Code Protection bit
   315                           ;	CPD = OFF, Data EEPROM is not code-protected
   316  300009                     	org	3145737
   317  300009  C0                 	db	192
   318                           
   319                           ;Config register CONFIG6L @ 0x30000A
   320                           ;	Write Protection bit
   321                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   322                           ;	Write Protection bit
   323                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   324                           ;	Write Protection bit
   325                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   326                           ;	Write Protection bit
   327                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   328  30000A                     	org	3145738
   329  30000A  0F                 	db	15
   330                           
   331                           ;Config register CONFIG6H @ 0x30000B
   332                           ;	Configuration Register Write Protection bit
   333                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   334                           ;	Boot Block Write Protection bit
   335                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   336                           ;	Data EEPROM Write Protection bit
   337                           ;	WRTD = OFF, Data EEPROM is not write-protected
   338  30000B                     	org	3145739
   339  30000B  E0                 	db	224
   340                           
   341                           ;Config register CONFIG7L @ 0x30000C
   342                           ;	Table Read Protection bit
   343                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   344                           ;	Table Read Protection bit
   345                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   346                           ;	Table Read Protection bit
   347                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   348                           ;	Table Read Protection bit
   349                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   350  30000C                     	org	3145740
   351  30000C  0F                 	db	15
   352                           
   353                           ;Config register CONFIG7H @ 0x30000D
   354                           ;	Boot Block Table Read Protection bit
   355                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   356  30000D                     	org	3145741
   357  30000D  40                 	db	64
   358                           tosu	equ	0xFFF
   359                           tosh	equ	0xFFE
   360                           tosl	equ	0xFFD
   361                           stkptr	equ	0xFFC
   362                           pclatu	equ	0xFFB
   363                           pclath	equ	0xFFA
   364                           pcl	equ	0xFF9
   365                           tblptru	equ	0xFF8
   366                           tblptrh	equ	0xFF7
   367                           tblptrl	equ	0xFF6
   368                           tablat	equ	0xFF5
   369                           prodh	equ	0xFF4
   370                           prodl	equ	0xFF3
   371                           indf0	equ	0xFEF
   372                           postinc0	equ	0xFEE
   373                           postdec0	equ	0xFED
   374                           preinc0	equ	0xFEC
   375                           plusw0	equ	0xFEB
   376                           fsr0h	equ	0xFEA
   377                           fsr0l	equ	0xFE9
   378                           wreg	equ	0xFE8
   379                           indf1	equ	0xFE7
   380                           postinc1	equ	0xFE6
   381                           postdec1	equ	0xFE5
   382                           preinc1	equ	0xFE4
   383                           plusw1	equ	0xFE3
   384                           fsr1h	equ	0xFE2
   385                           fsr1l	equ	0xFE1
   386                           bsr	equ	0xFE0
   387                           indf2	equ	0xFDF
   388                           postinc2	equ	0xFDE
   389                           postdec2	equ	0xFDD
   390                           preinc2	equ	0xFDC
   391                           plusw2	equ	0xFDB
   392                           fsr2h	equ	0xFDA
   393                           fsr2l	equ	0xFD9
   394                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          6A      0       0      20        0.0%
BITBIGSFRlh          8      0       0      21        0.0%
BITBIGSFRllh         7      0       0      22        0.0%
BITBIGSFRlll        23      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.35 build 20211206165544 
Symbol Table                                                                                   Fri Apr 07 23:29:44 2023

                     l15 7FA2                       u10 7FB0                       u11 7FAC  
                     u20 7FDA                       u21 7FD6                       u30 7FEC  
                     u31 7FE4                       u48 7FEE                       u57 7FBE  
                    l702 7FB4                      l704 7FCC                      l706 7FDA  
                    l698 7F9C                      wreg 000FE8                     _main 7F9C  
                   start 0000             ___param_bank 000000                    ?_main 0001  
        __initialization 7F96             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7F96            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F96  
                __ramtop 0800                  __ptext0 7F9C     end_of_initialization 7F96  
              _PORTDbits 000F83                _TRISCbits 000F94                _TRISDbits 000F95  
    start_initialization 7F96                 _LATCbits 000F8B                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000  
