#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Dec  1 13:07:11 2024
# Process ID: 6564
# Current directory: E:/vivado_project/tixijiegou-lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3748 E:\vivado_project\tixijiegou-lab2\lab2\lab2.xpr
# Log file: E:/vivado_project/tixijiegou-lab2/lab2/vivado.log
# Journal file: E:/vivado_project/tixijiegou-lab2/lab2\vivado.jou
# Running On: PC-202307112002, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 6, Host memory: 16897 MB
#-----------------------------------------------------------
start_gui
open_project E:/vivado_project/tixijiegou-lab2/lab2/lab2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/lcd_controller/lcd_controller.srcs/sources_1'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ma_river_core/ma_river_core.srcs/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/cpu_lab1_checker.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/cpu_lab1_inst0.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/cpu_lab1_inst2.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/cpu_lab1_ans2.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vitis/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_bus' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_bus' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'ma_river_core_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'lcd_controller_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_ans0_rom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'cpu_ans0_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_ans1_rom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'cpu_ans1_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_ans2_rom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'cpu_ans2_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_data_ram' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_data_ram' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'mr_bram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'mr_bram' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_inst0_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst0_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_inst1_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst1_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_inst2_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst2_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1598.289 ; gain = 359.574
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 13:17:07 2024...
