{"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2888,3509,61,0,0],"details":[{"text":"Global interconnect for 3 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 3 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[176,343,0,0,19],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'count' (memory_attributes.cpp:40)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 4 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (memory_attributes.cpp:86)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'iter' (memory_attributes.cpp:40)","type":"resource"},{"data":[132,1024,8,0,0],"details":[{"Additional information":[{"text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode.","type":"text"},{"text":"RAM usage is increased from 4 RAMs to 8 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits.","type":"text"},{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 16 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 2, 3 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"128 bytes","Memory Usage":"8 RAMs","Number of banks":"4 (banked on bits 2, 3)","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","type":"table"},{"text":"Stall-free,\n128B requested,\n128B implemented.","type":"brief"}],"name":"memory_attributes.cpp:83 (dict_offset)","type":"resource"},{"children":[{"count":3,"data":[128,1274,7,0,8],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[128,1274,7,0,8],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"86"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"86"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"86"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"86"}]],"name":"4-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":86}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[945,2607,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"90"}]],"name":"Load","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"90"}]],"name":"Store","type":"resource"}],"data":[1081,2703,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":90}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:90","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"State","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"32-bit Select","type":"resource"}],"data":[26,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":37}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:37","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"State","type":"resource"},{"count":16,"data":[416,656,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"Load","type":"resource"},{"count":4,"data":[128,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"32-bit Select","type":"resource"}],"data":[544,912,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":47}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:47","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"64-bit Integer Add","type":"resource"},{"count":8,"data":[264,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":4,"data":[136,136,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add","type":"resource"},{"count":2,"data":[70,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add","type":"resource"},{"count":1,"data":[36,36,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add","type":"resource"}],"data":[570,236,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":62}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:62","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":54}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:54","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"4-bit Select","type":"resource"}],"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":65}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:65","replace_name":true,"type":"resource"},{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"Store","type":"resource"}],"data":[1675,3405,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:95","type":"resource"}],"compute_units":1,"data":[4299,11126,31,0,68],"debug":[[{"filename":"memory_attributes.cpp","line":40}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"Kernel<0>","total_kernel_resources":[4299,11126,31,0,68],"total_percent":[1.2739,0.662336,0.6511,1.14265,0],"type":"function"},{"children":[{"data":[194,307,0,0,19],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2.","type":"text"}],"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'count' (memory_attributes.cpp:40)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 4 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (memory_attributes.cpp:119)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2.","type":"text"}],"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'iter' (memory_attributes.cpp:40)","type":"resource"},{"data":[0,0,0,0,32],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 512 bytes, stall-free, 16 reads and 8 writes. ","type":"text"},{"text":"For each bank, 4 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"},{"text":"Banked on bits 2, 3 into 4 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"32 MLABs","Number of banks":"4 (banked on bits 2, 3)","Number of private copies":"1","Number of replicates":"4","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","type":"table"},{"text":"Stall-free,\n128B requested,\n512B implemented.","type":"brief"}],"name":"memory_attributes.cpp:116 (dict_offset)","type":"resource"},{"children":[{"count":3,"data":[109,1161,7,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[109,1161,7,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"119"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"119"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"119"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"119"}]],"name":"4-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":119}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[945,2607,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"123"}]],"name":"Load","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"123"}]],"name":"Store","type":"resource"}],"data":[1081,2703,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":123}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:123","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"State","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"32-bit Select","type":"resource"}],"data":[26,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":37}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:37","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"State","type":"resource"},{"count":16,"data":[212,260,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"Load","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[128,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"32-bit Select","type":"resource"}],"data":[348,516,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":47}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:47","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"64-bit Integer Add","type":"resource"},{"count":8,"data":[264,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":4,"data":[136,136,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add","type":"resource"},{"count":2,"data":[70,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add","type":"resource"},{"count":1,"data":[36,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add","type":"resource"}],"data":[570,200,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":62}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:62","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":54}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:54","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"4-bit Select","type":"resource"}],"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":65}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:65","replace_name":true,"type":"resource"},{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"Store","type":"resource"}],"data":[1479,2973,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:128","type":"resource"}],"compute_units":1,"data":[3970,9521,23,0,92],"debug":[[{"filename":"memory_attributes.cpp","line":40}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"Kernel<1>","total_kernel_resources":[3970,9521,23,0,92],"total_percent":[1.18546,0.680009,0.557175,0.84777,0],"type":"function"},{"children":[{"data":[194,307,0,0,19],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6.","type":"text"}],"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'count' (memory_attributes.cpp:40)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 4 width by 1 depth,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (memory_attributes.cpp:152)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6.","type":"text"}],"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'iter' (memory_attributes.cpp:40)","type":"resource"},{"data":[132,1536,0,0,16],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 256 bytes, stall-free, 16 reads and 8 writes. ","type":"text"},{"text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"},{"text":"Banked on bits 2, 3 into 4 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"256 bytes","Memory Usage":"16 MLABs","Number of banks":"4 (banked on bits 2, 3)","Number of private copies":"1","Number of replicates":"2","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","type":"table"},{"text":"Stall-free,\n128B requested,\n256B implemented.","type":"brief"}],"name":"memory_attributes.cpp:149 (dict_offset)","type":"resource"},{"children":[{"count":3,"data":[125,1196,7,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[125,1196,7,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"152"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"152"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"152"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"152"}]],"name":"4-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":152}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:152","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[945,2607,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"156"}]],"name":"Load","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"156"}]],"name":"Store","type":"resource"}],"data":[1081,2703,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":156}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:156","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"State","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"32-bit Select","type":"resource"}],"data":[26,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":37}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:37","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"State","type":"resource"},{"count":16,"data":[416,656,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"Load","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[128,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"32-bit Select","type":"resource"}],"data":[552,912,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":47}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:47","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"64-bit Integer Add","type":"resource"},{"count":8,"data":[264,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":4,"data":[136,136,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add","type":"resource"},{"count":2,"data":[70,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add","type":"resource"},{"count":1,"data":[36,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add","type":"resource"}],"data":[570,200,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":62}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:62","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":54}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:54","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"4-bit Select","type":"resource"}],"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":65}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:65","replace_name":true,"type":"resource"},{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"Store","type":"resource"}],"data":[1683,3369,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:161","type":"resource"}],"compute_units":1,"data":[4322,11488,23,0,76],"debug":[[{"filename":"memory_attributes.cpp","line":40}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"Kernel<2>","total_kernel_resources":[4322,11488,23,0,76],"total_percent":[1.31523,0.683755,0.672285,0.84777,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[15479,35711,140,0,236],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[195429,394283,632,123,236],"total_percent":[45.1055,23.4257,23.0737,23.2952,8.10277],"type":"module"}