.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CV_IN */
.set CV_IN__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set CV_IN__0__MASK, 0x10
.set CV_IN__0__PC, CYREG_PRT2_PC4
.set CV_IN__0__PORT, 2
.set CV_IN__0__SHIFT, 4
.set CV_IN__AG, CYREG_PRT2_AG
.set CV_IN__AMUX, CYREG_PRT2_AMUX
.set CV_IN__BIE, CYREG_PRT2_BIE
.set CV_IN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CV_IN__BYP, CYREG_PRT2_BYP
.set CV_IN__CTL, CYREG_PRT2_CTL
.set CV_IN__DM0, CYREG_PRT2_DM0
.set CV_IN__DM1, CYREG_PRT2_DM1
.set CV_IN__DM2, CYREG_PRT2_DM2
.set CV_IN__DR, CYREG_PRT2_DR
.set CV_IN__INP_DIS, CYREG_PRT2_INP_DIS
.set CV_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CV_IN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CV_IN__LCD_EN, CYREG_PRT2_LCD_EN
.set CV_IN__MASK, 0x10
.set CV_IN__PORT, 2
.set CV_IN__PRT, CYREG_PRT2_PRT
.set CV_IN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CV_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CV_IN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CV_IN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CV_IN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CV_IN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CV_IN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CV_IN__PS, CYREG_PRT2_PS
.set CV_IN__SHIFT, 4
.set CV_IN__SLW, CYREG_PRT2_SLW

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Pin_1__0__MASK, 0x04
.set Pin_1__0__PC, CYREG_PRT0_PC2
.set Pin_1__0__PORT, 0
.set Pin_1__0__SHIFT, 2
.set Pin_1__AG, CYREG_PRT0_AG
.set Pin_1__AMUX, CYREG_PRT0_AMUX
.set Pin_1__BIE, CYREG_PRT0_BIE
.set Pin_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_1__BYP, CYREG_PRT0_BYP
.set Pin_1__CTL, CYREG_PRT0_CTL
.set Pin_1__DM0, CYREG_PRT0_DM0
.set Pin_1__DM1, CYREG_PRT0_DM1
.set Pin_1__DM2, CYREG_PRT0_DM2
.set Pin_1__DR, CYREG_PRT0_DR
.set Pin_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_1__MASK, 0x04
.set Pin_1__PORT, 0
.set Pin_1__PRT, CYREG_PRT0_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_1__PS, CYREG_PRT0_PS
.set Pin_1__SHIFT, 2
.set Pin_1__SLW, CYREG_PRT0_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Pin_2__0__MASK, 0x10
.set Pin_2__0__PC, CYREG_IO_PC_PRT15_PC4
.set Pin_2__0__PORT, 15
.set Pin_2__0__SHIFT, 4
.set Pin_2__AG, CYREG_PRT15_AG
.set Pin_2__AMUX, CYREG_PRT15_AMUX
.set Pin_2__BIE, CYREG_PRT15_BIE
.set Pin_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_2__BYP, CYREG_PRT15_BYP
.set Pin_2__CTL, CYREG_PRT15_CTL
.set Pin_2__DM0, CYREG_PRT15_DM0
.set Pin_2__DM1, CYREG_PRT15_DM1
.set Pin_2__DM2, CYREG_PRT15_DM2
.set Pin_2__DR, CYREG_PRT15_DR
.set Pin_2__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_2__MASK, 0x10
.set Pin_2__PORT, 15
.set Pin_2__PRT, CYREG_PRT15_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_2__PS, CYREG_PRT15_PS
.set Pin_2__SHIFT, 4
.set Pin_2__SLW, CYREG_PRT15_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_3__0__MASK, 0x40
.set Pin_3__0__PC, CYREG_PRT1_PC6
.set Pin_3__0__PORT, 1
.set Pin_3__0__SHIFT, 6
.set Pin_3__AG, CYREG_PRT1_AG
.set Pin_3__AMUX, CYREG_PRT1_AMUX
.set Pin_3__BIE, CYREG_PRT1_BIE
.set Pin_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_3__BYP, CYREG_PRT1_BYP
.set Pin_3__CTL, CYREG_PRT1_CTL
.set Pin_3__DM0, CYREG_PRT1_DM0
.set Pin_3__DM1, CYREG_PRT1_DM1
.set Pin_3__DM2, CYREG_PRT1_DM2
.set Pin_3__DR, CYREG_PRT1_DR
.set Pin_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_3__MASK, 0x40
.set Pin_3__PORT, 1
.set Pin_3__PRT, CYREG_PRT1_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_3__PS, CYREG_PRT1_PS
.set Pin_3__SHIFT, 6
.set Pin_3__SLW, CYREG_PRT1_SLW

/* MIDI_IN1 */
.set MIDI_IN1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set MIDI_IN1__0__MASK, 0x04
.set MIDI_IN1__0__PC, CYREG_PRT1_PC2
.set MIDI_IN1__0__PORT, 1
.set MIDI_IN1__0__SHIFT, 2
.set MIDI_IN1__AG, CYREG_PRT1_AG
.set MIDI_IN1__AMUX, CYREG_PRT1_AMUX
.set MIDI_IN1__BIE, CYREG_PRT1_BIE
.set MIDI_IN1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MIDI_IN1__BYP, CYREG_PRT1_BYP
.set MIDI_IN1__CTL, CYREG_PRT1_CTL
.set MIDI_IN1__DM0, CYREG_PRT1_DM0
.set MIDI_IN1__DM1, CYREG_PRT1_DM1
.set MIDI_IN1__DM2, CYREG_PRT1_DM2
.set MIDI_IN1__DR, CYREG_PRT1_DR
.set MIDI_IN1__INP_DIS, CYREG_PRT1_INP_DIS
.set MIDI_IN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MIDI_IN1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MIDI_IN1__LCD_EN, CYREG_PRT1_LCD_EN
.set MIDI_IN1__MASK, 0x04
.set MIDI_IN1__PORT, 1
.set MIDI_IN1__PRT, CYREG_PRT1_PRT
.set MIDI_IN1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MIDI_IN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MIDI_IN1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MIDI_IN1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MIDI_IN1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MIDI_IN1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MIDI_IN1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MIDI_IN1__PS, CYREG_PRT1_PS
.set MIDI_IN1__SHIFT, 2
.set MIDI_IN1__SLW, CYREG_PRT1_SLW

/* OSC1_ISR */
.set OSC1_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set OSC1_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set OSC1_ISR__INTC_MASK, 0x01
.set OSC1_ISR__INTC_NUMBER, 0
.set OSC1_ISR__INTC_PRIOR_NUM, 7
.set OSC1_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set OSC1_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set OSC1_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* OSC1_ISR_2 */
.set OSC1_ISR_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set OSC1_ISR_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set OSC1_ISR_2__INTC_MASK, 0x02
.set OSC1_ISR_2__INTC_NUMBER, 1
.set OSC1_ISR_2__INTC_PRIOR_NUM, 7
.set OSC1_ISR_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set OSC1_ISR_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set OSC1_ISR_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* OSC1_ISR_3 */
.set OSC1_ISR_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set OSC1_ISR_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set OSC1_ISR_3__INTC_MASK, 0x04
.set OSC1_ISR_3__INTC_NUMBER, 2
.set OSC1_ISR_3__INTC_PRIOR_NUM, 7
.set OSC1_ISR_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set OSC1_ISR_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set OSC1_ISR_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MIDI_OUT1 */
.set MIDI_OUT1__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set MIDI_OUT1__0__MASK, 0x20
.set MIDI_OUT1__0__PC, CYREG_IO_PC_PRT15_PC5
.set MIDI_OUT1__0__PORT, 15
.set MIDI_OUT1__0__SHIFT, 5
.set MIDI_OUT1__AG, CYREG_PRT15_AG
.set MIDI_OUT1__AMUX, CYREG_PRT15_AMUX
.set MIDI_OUT1__BIE, CYREG_PRT15_BIE
.set MIDI_OUT1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MIDI_OUT1__BYP, CYREG_PRT15_BYP
.set MIDI_OUT1__CTL, CYREG_PRT15_CTL
.set MIDI_OUT1__DM0, CYREG_PRT15_DM0
.set MIDI_OUT1__DM1, CYREG_PRT15_DM1
.set MIDI_OUT1__DM2, CYREG_PRT15_DM2
.set MIDI_OUT1__DR, CYREG_PRT15_DR
.set MIDI_OUT1__INP_DIS, CYREG_PRT15_INP_DIS
.set MIDI_OUT1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MIDI_OUT1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MIDI_OUT1__LCD_EN, CYREG_PRT15_LCD_EN
.set MIDI_OUT1__MASK, 0x20
.set MIDI_OUT1__PORT, 15
.set MIDI_OUT1__PRT, CYREG_PRT15_PRT
.set MIDI_OUT1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MIDI_OUT1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MIDI_OUT1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MIDI_OUT1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MIDI_OUT1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MIDI_OUT1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MIDI_OUT1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MIDI_OUT1__PS, CYREG_PRT15_PS
.set MIDI_OUT1__SHIFT, 5
.set MIDI_OUT1__SLW, CYREG_PRT15_SLW

/* OSC1_Comp_2_ctComp */
.set OSC1_Comp_2_ctComp__CLK, CYREG_CMP3_CLK
.set OSC1_Comp_2_ctComp__CMP_MASK, 0x08
.set OSC1_Comp_2_ctComp__CMP_NUMBER, 3
.set OSC1_Comp_2_ctComp__CR, CYREG_CMP3_CR
.set OSC1_Comp_2_ctComp__LUT__CR, CYREG_LUT3_CR
.set OSC1_Comp_2_ctComp__LUT__MSK, CYREG_LUT_MSK
.set OSC1_Comp_2_ctComp__LUT__MSK_MASK, 0x08
.set OSC1_Comp_2_ctComp__LUT__MSK_SHIFT, 3
.set OSC1_Comp_2_ctComp__LUT__MX, CYREG_LUT3_MX
.set OSC1_Comp_2_ctComp__LUT__SR, CYREG_LUT_SR
.set OSC1_Comp_2_ctComp__LUT__SR_MASK, 0x08
.set OSC1_Comp_2_ctComp__LUT__SR_SHIFT, 3
.set OSC1_Comp_2_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set OSC1_Comp_2_ctComp__PM_ACT_MSK, 0x08
.set OSC1_Comp_2_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set OSC1_Comp_2_ctComp__PM_STBY_MSK, 0x08
.set OSC1_Comp_2_ctComp__SW0, CYREG_CMP3_SW0
.set OSC1_Comp_2_ctComp__SW2, CYREG_CMP3_SW2
.set OSC1_Comp_2_ctComp__SW3, CYREG_CMP3_SW3
.set OSC1_Comp_2_ctComp__SW4, CYREG_CMP3_SW4
.set OSC1_Comp_2_ctComp__SW6, CYREG_CMP3_SW6
.set OSC1_Comp_2_ctComp__TR0, CYREG_CMP3_TR0
.set OSC1_Comp_2_ctComp__TR1, CYREG_CMP3_TR1
.set OSC1_Comp_2_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set OSC1_Comp_2_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set OSC1_Comp_2_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set OSC1_Comp_2_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set OSC1_Comp_2_ctComp__WRK, CYREG_CMP_WRK
.set OSC1_Comp_2_ctComp__WRK_MASK, 0x08
.set OSC1_Comp_2_ctComp__WRK_SHIFT, 3

/* OSC1_Comp_3_ctComp */
.set OSC1_Comp_3_ctComp__CLK, CYREG_CMP0_CLK
.set OSC1_Comp_3_ctComp__CMP_MASK, 0x01
.set OSC1_Comp_3_ctComp__CMP_NUMBER, 0
.set OSC1_Comp_3_ctComp__CR, CYREG_CMP0_CR
.set OSC1_Comp_3_ctComp__LUT__CR, CYREG_LUT0_CR
.set OSC1_Comp_3_ctComp__LUT__MSK, CYREG_LUT_MSK
.set OSC1_Comp_3_ctComp__LUT__MSK_MASK, 0x01
.set OSC1_Comp_3_ctComp__LUT__MSK_SHIFT, 0
.set OSC1_Comp_3_ctComp__LUT__MX, CYREG_LUT0_MX
.set OSC1_Comp_3_ctComp__LUT__SR, CYREG_LUT_SR
.set OSC1_Comp_3_ctComp__LUT__SR_MASK, 0x01
.set OSC1_Comp_3_ctComp__LUT__SR_SHIFT, 0
.set OSC1_Comp_3_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set OSC1_Comp_3_ctComp__PM_ACT_MSK, 0x01
.set OSC1_Comp_3_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set OSC1_Comp_3_ctComp__PM_STBY_MSK, 0x01
.set OSC1_Comp_3_ctComp__SW0, CYREG_CMP0_SW0
.set OSC1_Comp_3_ctComp__SW2, CYREG_CMP0_SW2
.set OSC1_Comp_3_ctComp__SW3, CYREG_CMP0_SW3
.set OSC1_Comp_3_ctComp__SW4, CYREG_CMP0_SW4
.set OSC1_Comp_3_ctComp__SW6, CYREG_CMP0_SW6
.set OSC1_Comp_3_ctComp__TR0, CYREG_CMP0_TR0
.set OSC1_Comp_3_ctComp__TR1, CYREG_CMP0_TR1
.set OSC1_Comp_3_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set OSC1_Comp_3_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set OSC1_Comp_3_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set OSC1_Comp_3_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set OSC1_Comp_3_ctComp__WRK, CYREG_CMP_WRK
.set OSC1_Comp_3_ctComp__WRK_MASK, 0x01
.set OSC1_Comp_3_ctComp__WRK_SHIFT, 0

/* OSC1_Comp_ctComp */
.set OSC1_Comp_ctComp__CLK, CYREG_CMP2_CLK
.set OSC1_Comp_ctComp__CMP_MASK, 0x04
.set OSC1_Comp_ctComp__CMP_NUMBER, 2
.set OSC1_Comp_ctComp__CR, CYREG_CMP2_CR
.set OSC1_Comp_ctComp__LUT__CR, CYREG_LUT2_CR
.set OSC1_Comp_ctComp__LUT__MSK, CYREG_LUT_MSK
.set OSC1_Comp_ctComp__LUT__MSK_MASK, 0x04
.set OSC1_Comp_ctComp__LUT__MSK_SHIFT, 2
.set OSC1_Comp_ctComp__LUT__MX, CYREG_LUT2_MX
.set OSC1_Comp_ctComp__LUT__SR, CYREG_LUT_SR
.set OSC1_Comp_ctComp__LUT__SR_MASK, 0x04
.set OSC1_Comp_ctComp__LUT__SR_SHIFT, 2
.set OSC1_Comp_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set OSC1_Comp_ctComp__PM_ACT_MSK, 0x04
.set OSC1_Comp_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set OSC1_Comp_ctComp__PM_STBY_MSK, 0x04
.set OSC1_Comp_ctComp__SW0, CYREG_CMP2_SW0
.set OSC1_Comp_ctComp__SW2, CYREG_CMP2_SW2
.set OSC1_Comp_ctComp__SW3, CYREG_CMP2_SW3
.set OSC1_Comp_ctComp__SW4, CYREG_CMP2_SW4
.set OSC1_Comp_ctComp__SW6, CYREG_CMP2_SW6
.set OSC1_Comp_ctComp__TR0, CYREG_CMP2_TR0
.set OSC1_Comp_ctComp__TR1, CYREG_CMP2_TR1
.set OSC1_Comp_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set OSC1_Comp_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set OSC1_Comp_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set OSC1_Comp_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set OSC1_Comp_ctComp__WRK, CYREG_CMP_WRK
.set OSC1_Comp_ctComp__WRK_MASK, 0x04
.set OSC1_Comp_ctComp__WRK_SHIFT, 2

/* USBMIDI_1_arb_int */
.set USBMIDI_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_arb_int__INTC_MASK, 0x400000
.set USBMIDI_1_arb_int__INTC_NUMBER, 22
.set USBMIDI_1_arb_int__INTC_PRIOR_NUM, 7
.set USBMIDI_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBMIDI_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_bus_reset */
.set USBMIDI_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_bus_reset__INTC_MASK, 0x800000
.set USBMIDI_1_bus_reset__INTC_NUMBER, 23
.set USBMIDI_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBMIDI_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBMIDI_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_Dm */
.set USBMIDI_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBMIDI_1_Dm__0__MASK, 0x80
.set USBMIDI_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBMIDI_1_Dm__0__PORT, 15
.set USBMIDI_1_Dm__0__SHIFT, 7
.set USBMIDI_1_Dm__AG, CYREG_PRT15_AG
.set USBMIDI_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBMIDI_1_Dm__BIE, CYREG_PRT15_BIE
.set USBMIDI_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBMIDI_1_Dm__BYP, CYREG_PRT15_BYP
.set USBMIDI_1_Dm__CTL, CYREG_PRT15_CTL
.set USBMIDI_1_Dm__DM0, CYREG_PRT15_DM0
.set USBMIDI_1_Dm__DM1, CYREG_PRT15_DM1
.set USBMIDI_1_Dm__DM2, CYREG_PRT15_DM2
.set USBMIDI_1_Dm__DR, CYREG_PRT15_DR
.set USBMIDI_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBMIDI_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBMIDI_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBMIDI_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBMIDI_1_Dm__MASK, 0x80
.set USBMIDI_1_Dm__PORT, 15
.set USBMIDI_1_Dm__PRT, CYREG_PRT15_PRT
.set USBMIDI_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBMIDI_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBMIDI_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBMIDI_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBMIDI_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBMIDI_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBMIDI_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBMIDI_1_Dm__PS, CYREG_PRT15_PS
.set USBMIDI_1_Dm__SHIFT, 7
.set USBMIDI_1_Dm__SLW, CYREG_PRT15_SLW

/* USBMIDI_1_Dp */
.set USBMIDI_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBMIDI_1_Dp__0__MASK, 0x40
.set USBMIDI_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBMIDI_1_Dp__0__PORT, 15
.set USBMIDI_1_Dp__0__SHIFT, 6
.set USBMIDI_1_Dp__AG, CYREG_PRT15_AG
.set USBMIDI_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBMIDI_1_Dp__BIE, CYREG_PRT15_BIE
.set USBMIDI_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBMIDI_1_Dp__BYP, CYREG_PRT15_BYP
.set USBMIDI_1_Dp__CTL, CYREG_PRT15_CTL
.set USBMIDI_1_Dp__DM0, CYREG_PRT15_DM0
.set USBMIDI_1_Dp__DM1, CYREG_PRT15_DM1
.set USBMIDI_1_Dp__DM2, CYREG_PRT15_DM2
.set USBMIDI_1_Dp__DR, CYREG_PRT15_DR
.set USBMIDI_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBMIDI_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBMIDI_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBMIDI_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBMIDI_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBMIDI_1_Dp__MASK, 0x40
.set USBMIDI_1_Dp__PORT, 15
.set USBMIDI_1_Dp__PRT, CYREG_PRT15_PRT
.set USBMIDI_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBMIDI_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBMIDI_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBMIDI_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBMIDI_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBMIDI_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBMIDI_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBMIDI_1_Dp__PS, CYREG_PRT15_PS
.set USBMIDI_1_Dp__SHIFT, 6
.set USBMIDI_1_Dp__SLW, CYREG_PRT15_SLW
.set USBMIDI_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBMIDI_1_dp_int */
.set USBMIDI_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_dp_int__INTC_MASK, 0x1000
.set USBMIDI_1_dp_int__INTC_NUMBER, 12
.set USBMIDI_1_dp_int__INTC_PRIOR_NUM, 7
.set USBMIDI_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBMIDI_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_0 */
.set USBMIDI_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_ep_0__INTC_MASK, 0x1000000
.set USBMIDI_1_ep_0__INTC_NUMBER, 24
.set USBMIDI_1_ep_0__INTC_PRIOR_NUM, 7
.set USBMIDI_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBMIDI_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_1 */
.set USBMIDI_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_ep_1__INTC_MASK, 0x20
.set USBMIDI_1_ep_1__INTC_NUMBER, 5
.set USBMIDI_1_ep_1__INTC_PRIOR_NUM, 7
.set USBMIDI_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBMIDI_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_2 */
.set USBMIDI_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_ep_2__INTC_MASK, 0x40
.set USBMIDI_1_ep_2__INTC_NUMBER, 6
.set USBMIDI_1_ep_2__INTC_PRIOR_NUM, 7
.set USBMIDI_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBMIDI_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_sof_int */
.set USBMIDI_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBMIDI_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBMIDI_1_sof_int__INTC_MASK, 0x200000
.set USBMIDI_1_sof_int__INTC_NUMBER, 21
.set USBMIDI_1_sof_int__INTC_PRIOR_NUM, 7
.set USBMIDI_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBMIDI_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBMIDI_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBMIDI_1_USB */
.set USBMIDI_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBMIDI_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBMIDI_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBMIDI_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBMIDI_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBMIDI_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBMIDI_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBMIDI_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBMIDI_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBMIDI_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBMIDI_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBMIDI_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBMIDI_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBMIDI_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBMIDI_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBMIDI_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBMIDI_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBMIDI_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBMIDI_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBMIDI_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBMIDI_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBMIDI_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBMIDI_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBMIDI_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBMIDI_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBMIDI_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBMIDI_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBMIDI_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBMIDI_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBMIDI_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBMIDI_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBMIDI_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBMIDI_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBMIDI_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBMIDI_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBMIDI_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBMIDI_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBMIDI_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBMIDI_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBMIDI_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBMIDI_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBMIDI_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBMIDI_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBMIDI_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBMIDI_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBMIDI_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBMIDI_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBMIDI_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBMIDI_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBMIDI_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBMIDI_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBMIDI_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBMIDI_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBMIDI_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBMIDI_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBMIDI_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBMIDI_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBMIDI_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBMIDI_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBMIDI_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBMIDI_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBMIDI_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBMIDI_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBMIDI_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBMIDI_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBMIDI_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBMIDI_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBMIDI_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBMIDI_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBMIDI_1_USB__CR0, CYREG_USB_CR0
.set USBMIDI_1_USB__CR1, CYREG_USB_CR1
.set USBMIDI_1_USB__CWA, CYREG_USB_CWA
.set USBMIDI_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBMIDI_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBMIDI_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBMIDI_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBMIDI_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBMIDI_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBMIDI_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBMIDI_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBMIDI_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBMIDI_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBMIDI_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBMIDI_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBMIDI_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBMIDI_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBMIDI_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBMIDI_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBMIDI_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBMIDI_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBMIDI_1_USB__PM_ACT_MSK, 0x01
.set USBMIDI_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBMIDI_1_USB__PM_STBY_MSK, 0x01
.set USBMIDI_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBMIDI_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBMIDI_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBMIDI_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBMIDI_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBMIDI_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBMIDI_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBMIDI_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBMIDI_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBMIDI_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBMIDI_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBMIDI_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBMIDI_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBMIDI_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBMIDI_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBMIDI_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBMIDI_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBMIDI_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBMIDI_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBMIDI_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBMIDI_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBMIDI_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBMIDI_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBMIDI_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBMIDI_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBMIDI_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBMIDI_1_USB__SOF0, CYREG_USB_SOF0
.set USBMIDI_1_USB__SOF1, CYREG_USB_SOF1
.set USBMIDI_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBMIDI_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBMIDI_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* MIDI1_UART_BUART */
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set MIDI1_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set MIDI1_UART_BUART_sRX_RxSts__3__POS, 3
.set MIDI1_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set MIDI1_UART_BUART_sRX_RxSts__4__POS, 4
.set MIDI1_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set MIDI1_UART_BUART_sRX_RxSts__5__POS, 5
.set MIDI1_UART_BUART_sRX_RxSts__MASK, 0x38
.set MIDI1_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set MIDI1_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set MIDI1_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set MIDI1_UART_BUART_sTX_TxSts__0__POS, 0
.set MIDI1_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set MIDI1_UART_BUART_sTX_TxSts__1__POS, 1
.set MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set MIDI1_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set MIDI1_UART_BUART_sTX_TxSts__2__POS, 2
.set MIDI1_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set MIDI1_UART_BUART_sTX_TxSts__3__POS, 3
.set MIDI1_UART_BUART_sTX_TxSts__MASK, 0x0F
.set MIDI1_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set MIDI1_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST

/* MIDI1_UART_IntClock */
.set MIDI1_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set MIDI1_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set MIDI1_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set MIDI1_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set MIDI1_UART_IntClock__INDEX, 0x01
.set MIDI1_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set MIDI1_UART_IntClock__PM_ACT_MSK, 0x02
.set MIDI1_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set MIDI1_UART_IntClock__PM_STBY_MSK, 0x02

/* MIDI1_UART_RXInternalInterrupt */
.set MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MIDI1_UART_RXInternalInterrupt__INTC_MASK, 0x08
.set MIDI1_UART_RXInternalInterrupt__INTC_NUMBER, 3
.set MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MIDI1_UART_TXInternalInterrupt */
.set MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MIDI1_UART_TXInternalInterrupt__INTC_MASK, 0x10
.set MIDI1_UART_TXInternalInterrupt__INTC_NUMBER, 4
.set MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* OSC1_IDAC8_2_viDAC8 */
.set OSC1_IDAC8_2_viDAC8__CR0, CYREG_DAC2_CR0
.set OSC1_IDAC8_2_viDAC8__CR1, CYREG_DAC2_CR1
.set OSC1_IDAC8_2_viDAC8__D, CYREG_DAC2_D
.set OSC1_IDAC8_2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set OSC1_IDAC8_2_viDAC8__PM_ACT_MSK, 0x04
.set OSC1_IDAC8_2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set OSC1_IDAC8_2_viDAC8__PM_STBY_MSK, 0x04
.set OSC1_IDAC8_2_viDAC8__STROBE, CYREG_DAC2_STROBE
.set OSC1_IDAC8_2_viDAC8__SW0, CYREG_DAC2_SW0
.set OSC1_IDAC8_2_viDAC8__SW2, CYREG_DAC2_SW2
.set OSC1_IDAC8_2_viDAC8__SW3, CYREG_DAC2_SW3
.set OSC1_IDAC8_2_viDAC8__SW4, CYREG_DAC2_SW4
.set OSC1_IDAC8_2_viDAC8__TR, CYREG_DAC2_TR
.set OSC1_IDAC8_2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set OSC1_IDAC8_2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set OSC1_IDAC8_2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set OSC1_IDAC8_2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set OSC1_IDAC8_2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set OSC1_IDAC8_2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set OSC1_IDAC8_2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set OSC1_IDAC8_2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set OSC1_IDAC8_2_viDAC8__TST, CYREG_DAC2_TST

/* OSC1_IDAC8_3_viDAC8 */
.set OSC1_IDAC8_3_viDAC8__CR0, CYREG_DAC1_CR0
.set OSC1_IDAC8_3_viDAC8__CR1, CYREG_DAC1_CR1
.set OSC1_IDAC8_3_viDAC8__D, CYREG_DAC1_D
.set OSC1_IDAC8_3_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set OSC1_IDAC8_3_viDAC8__PM_ACT_MSK, 0x02
.set OSC1_IDAC8_3_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set OSC1_IDAC8_3_viDAC8__PM_STBY_MSK, 0x02
.set OSC1_IDAC8_3_viDAC8__STROBE, CYREG_DAC1_STROBE
.set OSC1_IDAC8_3_viDAC8__SW0, CYREG_DAC1_SW0
.set OSC1_IDAC8_3_viDAC8__SW2, CYREG_DAC1_SW2
.set OSC1_IDAC8_3_viDAC8__SW3, CYREG_DAC1_SW3
.set OSC1_IDAC8_3_viDAC8__SW4, CYREG_DAC1_SW4
.set OSC1_IDAC8_3_viDAC8__TR, CYREG_DAC1_TR
.set OSC1_IDAC8_3_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set OSC1_IDAC8_3_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set OSC1_IDAC8_3_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set OSC1_IDAC8_3_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set OSC1_IDAC8_3_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set OSC1_IDAC8_3_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set OSC1_IDAC8_3_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set OSC1_IDAC8_3_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set OSC1_IDAC8_3_viDAC8__TST, CYREG_DAC1_TST

/* OSC1_IDAC8_SAW_viDAC8 */
.set OSC1_IDAC8_SAW_viDAC8__CR0, CYREG_DAC3_CR0
.set OSC1_IDAC8_SAW_viDAC8__CR1, CYREG_DAC3_CR1
.set OSC1_IDAC8_SAW_viDAC8__D, CYREG_DAC3_D
.set OSC1_IDAC8_SAW_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set OSC1_IDAC8_SAW_viDAC8__PM_ACT_MSK, 0x08
.set OSC1_IDAC8_SAW_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set OSC1_IDAC8_SAW_viDAC8__PM_STBY_MSK, 0x08
.set OSC1_IDAC8_SAW_viDAC8__STROBE, CYREG_DAC3_STROBE
.set OSC1_IDAC8_SAW_viDAC8__SW0, CYREG_DAC3_SW0
.set OSC1_IDAC8_SAW_viDAC8__SW2, CYREG_DAC3_SW2
.set OSC1_IDAC8_SAW_viDAC8__SW3, CYREG_DAC3_SW3
.set OSC1_IDAC8_SAW_viDAC8__SW4, CYREG_DAC3_SW4
.set OSC1_IDAC8_SAW_viDAC8__TR, CYREG_DAC3_TR
.set OSC1_IDAC8_SAW_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set OSC1_IDAC8_SAW_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set OSC1_IDAC8_SAW_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set OSC1_IDAC8_SAW_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set OSC1_IDAC8_SAW_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set OSC1_IDAC8_SAW_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set OSC1_IDAC8_SAW_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set OSC1_IDAC8_SAW_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set OSC1_IDAC8_SAW_viDAC8__TST, CYREG_DAC3_TST

/* OSC1_IDAC8_viDAC8 */
.set OSC1_IDAC8_viDAC8__CR0, CYREG_DAC0_CR0
.set OSC1_IDAC8_viDAC8__CR1, CYREG_DAC0_CR1
.set OSC1_IDAC8_viDAC8__D, CYREG_DAC0_D
.set OSC1_IDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set OSC1_IDAC8_viDAC8__PM_ACT_MSK, 0x01
.set OSC1_IDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set OSC1_IDAC8_viDAC8__PM_STBY_MSK, 0x01
.set OSC1_IDAC8_viDAC8__STROBE, CYREG_DAC0_STROBE
.set OSC1_IDAC8_viDAC8__SW0, CYREG_DAC0_SW0
.set OSC1_IDAC8_viDAC8__SW2, CYREG_DAC0_SW2
.set OSC1_IDAC8_viDAC8__SW3, CYREG_DAC0_SW3
.set OSC1_IDAC8_viDAC8__SW4, CYREG_DAC0_SW4
.set OSC1_IDAC8_viDAC8__TR, CYREG_DAC0_TR
.set OSC1_IDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set OSC1_IDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set OSC1_IDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set OSC1_IDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set OSC1_IDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set OSC1_IDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set OSC1_IDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set OSC1_IDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set OSC1_IDAC8_viDAC8__TST, CYREG_DAC0_TST

/* OSC1_PW_In */
.set OSC1_PW_In__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set OSC1_PW_In__0__MASK, 0x02
.set OSC1_PW_In__0__PC, CYREG_PRT2_PC1
.set OSC1_PW_In__0__PORT, 2
.set OSC1_PW_In__0__SHIFT, 1
.set OSC1_PW_In__AG, CYREG_PRT2_AG
.set OSC1_PW_In__AMUX, CYREG_PRT2_AMUX
.set OSC1_PW_In__BIE, CYREG_PRT2_BIE
.set OSC1_PW_In__BIT_MASK, CYREG_PRT2_BIT_MASK
.set OSC1_PW_In__BYP, CYREG_PRT2_BYP
.set OSC1_PW_In__CTL, CYREG_PRT2_CTL
.set OSC1_PW_In__DM0, CYREG_PRT2_DM0
.set OSC1_PW_In__DM1, CYREG_PRT2_DM1
.set OSC1_PW_In__DM2, CYREG_PRT2_DM2
.set OSC1_PW_In__DR, CYREG_PRT2_DR
.set OSC1_PW_In__INP_DIS, CYREG_PRT2_INP_DIS
.set OSC1_PW_In__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set OSC1_PW_In__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set OSC1_PW_In__LCD_EN, CYREG_PRT2_LCD_EN
.set OSC1_PW_In__MASK, 0x02
.set OSC1_PW_In__PORT, 2
.set OSC1_PW_In__PRT, CYREG_PRT2_PRT
.set OSC1_PW_In__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set OSC1_PW_In__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set OSC1_PW_In__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set OSC1_PW_In__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set OSC1_PW_In__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set OSC1_PW_In__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set OSC1_PW_In__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set OSC1_PW_In__PS, CYREG_PRT2_PS
.set OSC1_PW_In__SHIFT, 1
.set OSC1_PW_In__SLW, CYREG_PRT2_SLW

/* OSC1_PW_In_2 */
.set OSC1_PW_In_2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set OSC1_PW_In_2__0__MASK, 0x10
.set OSC1_PW_In_2__0__PC, CYREG_PRT1_PC4
.set OSC1_PW_In_2__0__PORT, 1
.set OSC1_PW_In_2__0__SHIFT, 4
.set OSC1_PW_In_2__AG, CYREG_PRT1_AG
.set OSC1_PW_In_2__AMUX, CYREG_PRT1_AMUX
.set OSC1_PW_In_2__BIE, CYREG_PRT1_BIE
.set OSC1_PW_In_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set OSC1_PW_In_2__BYP, CYREG_PRT1_BYP
.set OSC1_PW_In_2__CTL, CYREG_PRT1_CTL
.set OSC1_PW_In_2__DM0, CYREG_PRT1_DM0
.set OSC1_PW_In_2__DM1, CYREG_PRT1_DM1
.set OSC1_PW_In_2__DM2, CYREG_PRT1_DM2
.set OSC1_PW_In_2__DR, CYREG_PRT1_DR
.set OSC1_PW_In_2__INP_DIS, CYREG_PRT1_INP_DIS
.set OSC1_PW_In_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set OSC1_PW_In_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set OSC1_PW_In_2__LCD_EN, CYREG_PRT1_LCD_EN
.set OSC1_PW_In_2__MASK, 0x10
.set OSC1_PW_In_2__PORT, 1
.set OSC1_PW_In_2__PRT, CYREG_PRT1_PRT
.set OSC1_PW_In_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set OSC1_PW_In_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set OSC1_PW_In_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set OSC1_PW_In_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set OSC1_PW_In_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set OSC1_PW_In_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set OSC1_PW_In_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set OSC1_PW_In_2__PS, CYREG_PRT1_PS
.set OSC1_PW_In_2__SHIFT, 4
.set OSC1_PW_In_2__SLW, CYREG_PRT1_SLW

/* OSC1_PW_In_3 */
.set OSC1_PW_In_3__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set OSC1_PW_In_3__0__MASK, 0x08
.set OSC1_PW_In_3__0__PC, CYREG_PRT2_PC3
.set OSC1_PW_In_3__0__PORT, 2
.set OSC1_PW_In_3__0__SHIFT, 3
.set OSC1_PW_In_3__AG, CYREG_PRT2_AG
.set OSC1_PW_In_3__AMUX, CYREG_PRT2_AMUX
.set OSC1_PW_In_3__BIE, CYREG_PRT2_BIE
.set OSC1_PW_In_3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set OSC1_PW_In_3__BYP, CYREG_PRT2_BYP
.set OSC1_PW_In_3__CTL, CYREG_PRT2_CTL
.set OSC1_PW_In_3__DM0, CYREG_PRT2_DM0
.set OSC1_PW_In_3__DM1, CYREG_PRT2_DM1
.set OSC1_PW_In_3__DM2, CYREG_PRT2_DM2
.set OSC1_PW_In_3__DR, CYREG_PRT2_DR
.set OSC1_PW_In_3__INP_DIS, CYREG_PRT2_INP_DIS
.set OSC1_PW_In_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set OSC1_PW_In_3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set OSC1_PW_In_3__LCD_EN, CYREG_PRT2_LCD_EN
.set OSC1_PW_In_3__MASK, 0x08
.set OSC1_PW_In_3__PORT, 2
.set OSC1_PW_In_3__PRT, CYREG_PRT2_PRT
.set OSC1_PW_In_3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set OSC1_PW_In_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set OSC1_PW_In_3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set OSC1_PW_In_3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set OSC1_PW_In_3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set OSC1_PW_In_3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set OSC1_PW_In_3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set OSC1_PW_In_3__PS, CYREG_PRT2_PS
.set OSC1_PW_In_3__SHIFT, 3
.set OSC1_PW_In_3__SLW, CYREG_PRT2_SLW

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* OSC1_Saw_Out */
.set OSC1_Saw_Out__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set OSC1_Saw_Out__0__MASK, 0x80
.set OSC1_Saw_Out__0__PC, CYREG_PRT1_PC7
.set OSC1_Saw_Out__0__PORT, 1
.set OSC1_Saw_Out__0__SHIFT, 7
.set OSC1_Saw_Out__AG, CYREG_PRT1_AG
.set OSC1_Saw_Out__AMUX, CYREG_PRT1_AMUX
.set OSC1_Saw_Out__BIE, CYREG_PRT1_BIE
.set OSC1_Saw_Out__BIT_MASK, CYREG_PRT1_BIT_MASK
.set OSC1_Saw_Out__BYP, CYREG_PRT1_BYP
.set OSC1_Saw_Out__CTL, CYREG_PRT1_CTL
.set OSC1_Saw_Out__DM0, CYREG_PRT1_DM0
.set OSC1_Saw_Out__DM1, CYREG_PRT1_DM1
.set OSC1_Saw_Out__DM2, CYREG_PRT1_DM2
.set OSC1_Saw_Out__DR, CYREG_PRT1_DR
.set OSC1_Saw_Out__INP_DIS, CYREG_PRT1_INP_DIS
.set OSC1_Saw_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set OSC1_Saw_Out__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set OSC1_Saw_Out__LCD_EN, CYREG_PRT1_LCD_EN
.set OSC1_Saw_Out__MASK, 0x80
.set OSC1_Saw_Out__PORT, 1
.set OSC1_Saw_Out__PRT, CYREG_PRT1_PRT
.set OSC1_Saw_Out__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set OSC1_Saw_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set OSC1_Saw_Out__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set OSC1_Saw_Out__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set OSC1_Saw_Out__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set OSC1_Saw_Out__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set OSC1_Saw_Out__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set OSC1_Saw_Out__PS, CYREG_PRT1_PS
.set OSC1_Saw_Out__SHIFT, 7
.set OSC1_Saw_Out__SLW, CYREG_PRT1_SLW

/* OSC1_Saw_Out_2 */
.set OSC1_Saw_Out_2__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set OSC1_Saw_Out_2__0__MASK, 0x04
.set OSC1_Saw_Out_2__0__PC, CYREG_PRT2_PC2
.set OSC1_Saw_Out_2__0__PORT, 2
.set OSC1_Saw_Out_2__0__SHIFT, 2
.set OSC1_Saw_Out_2__AG, CYREG_PRT2_AG
.set OSC1_Saw_Out_2__AMUX, CYREG_PRT2_AMUX
.set OSC1_Saw_Out_2__BIE, CYREG_PRT2_BIE
.set OSC1_Saw_Out_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set OSC1_Saw_Out_2__BYP, CYREG_PRT2_BYP
.set OSC1_Saw_Out_2__CTL, CYREG_PRT2_CTL
.set OSC1_Saw_Out_2__DM0, CYREG_PRT2_DM0
.set OSC1_Saw_Out_2__DM1, CYREG_PRT2_DM1
.set OSC1_Saw_Out_2__DM2, CYREG_PRT2_DM2
.set OSC1_Saw_Out_2__DR, CYREG_PRT2_DR
.set OSC1_Saw_Out_2__INP_DIS, CYREG_PRT2_INP_DIS
.set OSC1_Saw_Out_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set OSC1_Saw_Out_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set OSC1_Saw_Out_2__LCD_EN, CYREG_PRT2_LCD_EN
.set OSC1_Saw_Out_2__MASK, 0x04
.set OSC1_Saw_Out_2__PORT, 2
.set OSC1_Saw_Out_2__PRT, CYREG_PRT2_PRT
.set OSC1_Saw_Out_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set OSC1_Saw_Out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set OSC1_Saw_Out_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set OSC1_Saw_Out_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set OSC1_Saw_Out_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set OSC1_Saw_Out_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set OSC1_Saw_Out_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set OSC1_Saw_Out_2__PS, CYREG_PRT2_PS
.set OSC1_Saw_Out_2__SHIFT, 2
.set OSC1_Saw_Out_2__SLW, CYREG_PRT2_SLW

/* OSC1_Saw_Out_3 */
.set OSC1_Saw_Out_3__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set OSC1_Saw_Out_3__0__MASK, 0x20
.set OSC1_Saw_Out_3__0__PC, CYREG_PRT1_PC5
.set OSC1_Saw_Out_3__0__PORT, 1
.set OSC1_Saw_Out_3__0__SHIFT, 5
.set OSC1_Saw_Out_3__AG, CYREG_PRT1_AG
.set OSC1_Saw_Out_3__AMUX, CYREG_PRT1_AMUX
.set OSC1_Saw_Out_3__BIE, CYREG_PRT1_BIE
.set OSC1_Saw_Out_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set OSC1_Saw_Out_3__BYP, CYREG_PRT1_BYP
.set OSC1_Saw_Out_3__CTL, CYREG_PRT1_CTL
.set OSC1_Saw_Out_3__DM0, CYREG_PRT1_DM0
.set OSC1_Saw_Out_3__DM1, CYREG_PRT1_DM1
.set OSC1_Saw_Out_3__DM2, CYREG_PRT1_DM2
.set OSC1_Saw_Out_3__DR, CYREG_PRT1_DR
.set OSC1_Saw_Out_3__INP_DIS, CYREG_PRT1_INP_DIS
.set OSC1_Saw_Out_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set OSC1_Saw_Out_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set OSC1_Saw_Out_3__LCD_EN, CYREG_PRT1_LCD_EN
.set OSC1_Saw_Out_3__MASK, 0x20
.set OSC1_Saw_Out_3__PORT, 1
.set OSC1_Saw_Out_3__PRT, CYREG_PRT1_PRT
.set OSC1_Saw_Out_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set OSC1_Saw_Out_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set OSC1_Saw_Out_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set OSC1_Saw_Out_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set OSC1_Saw_Out_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set OSC1_Saw_Out_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set OSC1_Saw_Out_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set OSC1_Saw_Out_3__PS, CYREG_PRT1_PS
.set OSC1_Saw_Out_3__SHIFT, 5
.set OSC1_Saw_Out_3__SLW, CYREG_PRT1_SLW

/* OSC1_Tri_Cap */
.set OSC1_Tri_Cap__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set OSC1_Tri_Cap__0__MASK, 0x40
.set OSC1_Tri_Cap__0__PC, CYREG_PRT0_PC6
.set OSC1_Tri_Cap__0__PORT, 0
.set OSC1_Tri_Cap__0__SHIFT, 6
.set OSC1_Tri_Cap__AG, CYREG_PRT0_AG
.set OSC1_Tri_Cap__AMUX, CYREG_PRT0_AMUX
.set OSC1_Tri_Cap__BIE, CYREG_PRT0_BIE
.set OSC1_Tri_Cap__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OSC1_Tri_Cap__BYP, CYREG_PRT0_BYP
.set OSC1_Tri_Cap__CTL, CYREG_PRT0_CTL
.set OSC1_Tri_Cap__DM0, CYREG_PRT0_DM0
.set OSC1_Tri_Cap__DM1, CYREG_PRT0_DM1
.set OSC1_Tri_Cap__DM2, CYREG_PRT0_DM2
.set OSC1_Tri_Cap__DR, CYREG_PRT0_DR
.set OSC1_Tri_Cap__INP_DIS, CYREG_PRT0_INP_DIS
.set OSC1_Tri_Cap__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set OSC1_Tri_Cap__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OSC1_Tri_Cap__LCD_EN, CYREG_PRT0_LCD_EN
.set OSC1_Tri_Cap__MASK, 0x40
.set OSC1_Tri_Cap__PORT, 0
.set OSC1_Tri_Cap__PRT, CYREG_PRT0_PRT
.set OSC1_Tri_Cap__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OSC1_Tri_Cap__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OSC1_Tri_Cap__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OSC1_Tri_Cap__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OSC1_Tri_Cap__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OSC1_Tri_Cap__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OSC1_Tri_Cap__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OSC1_Tri_Cap__PS, CYREG_PRT0_PS
.set OSC1_Tri_Cap__SHIFT, 6
.set OSC1_Tri_Cap__SLW, CYREG_PRT0_SLW

/* OSC1_Tri_Cap_2 */
.set OSC1_Tri_Cap_2__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set OSC1_Tri_Cap_2__0__MASK, 0x80
.set OSC1_Tri_Cap_2__0__PC, CYREG_PRT0_PC7
.set OSC1_Tri_Cap_2__0__PORT, 0
.set OSC1_Tri_Cap_2__0__SHIFT, 7
.set OSC1_Tri_Cap_2__AG, CYREG_PRT0_AG
.set OSC1_Tri_Cap_2__AMUX, CYREG_PRT0_AMUX
.set OSC1_Tri_Cap_2__BIE, CYREG_PRT0_BIE
.set OSC1_Tri_Cap_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OSC1_Tri_Cap_2__BYP, CYREG_PRT0_BYP
.set OSC1_Tri_Cap_2__CTL, CYREG_PRT0_CTL
.set OSC1_Tri_Cap_2__DM0, CYREG_PRT0_DM0
.set OSC1_Tri_Cap_2__DM1, CYREG_PRT0_DM1
.set OSC1_Tri_Cap_2__DM2, CYREG_PRT0_DM2
.set OSC1_Tri_Cap_2__DR, CYREG_PRT0_DR
.set OSC1_Tri_Cap_2__INP_DIS, CYREG_PRT0_INP_DIS
.set OSC1_Tri_Cap_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set OSC1_Tri_Cap_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OSC1_Tri_Cap_2__LCD_EN, CYREG_PRT0_LCD_EN
.set OSC1_Tri_Cap_2__MASK, 0x80
.set OSC1_Tri_Cap_2__PORT, 0
.set OSC1_Tri_Cap_2__PRT, CYREG_PRT0_PRT
.set OSC1_Tri_Cap_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OSC1_Tri_Cap_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OSC1_Tri_Cap_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OSC1_Tri_Cap_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OSC1_Tri_Cap_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OSC1_Tri_Cap_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OSC1_Tri_Cap_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OSC1_Tri_Cap_2__PS, CYREG_PRT0_PS
.set OSC1_Tri_Cap_2__SHIFT, 7
.set OSC1_Tri_Cap_2__SLW, CYREG_PRT0_SLW

/* OSC1_Tri_Cap_3 */
.set OSC1_Tri_Cap_3__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set OSC1_Tri_Cap_3__0__MASK, 0x01
.set OSC1_Tri_Cap_3__0__PC, CYREG_PRT3_PC0
.set OSC1_Tri_Cap_3__0__PORT, 3
.set OSC1_Tri_Cap_3__0__SHIFT, 0
.set OSC1_Tri_Cap_3__AG, CYREG_PRT3_AG
.set OSC1_Tri_Cap_3__AMUX, CYREG_PRT3_AMUX
.set OSC1_Tri_Cap_3__BIE, CYREG_PRT3_BIE
.set OSC1_Tri_Cap_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OSC1_Tri_Cap_3__BYP, CYREG_PRT3_BYP
.set OSC1_Tri_Cap_3__CTL, CYREG_PRT3_CTL
.set OSC1_Tri_Cap_3__DM0, CYREG_PRT3_DM0
.set OSC1_Tri_Cap_3__DM1, CYREG_PRT3_DM1
.set OSC1_Tri_Cap_3__DM2, CYREG_PRT3_DM2
.set OSC1_Tri_Cap_3__DR, CYREG_PRT3_DR
.set OSC1_Tri_Cap_3__INP_DIS, CYREG_PRT3_INP_DIS
.set OSC1_Tri_Cap_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set OSC1_Tri_Cap_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OSC1_Tri_Cap_3__LCD_EN, CYREG_PRT3_LCD_EN
.set OSC1_Tri_Cap_3__MASK, 0x01
.set OSC1_Tri_Cap_3__PORT, 3
.set OSC1_Tri_Cap_3__PRT, CYREG_PRT3_PRT
.set OSC1_Tri_Cap_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OSC1_Tri_Cap_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OSC1_Tri_Cap_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OSC1_Tri_Cap_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OSC1_Tri_Cap_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OSC1_Tri_Cap_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OSC1_Tri_Cap_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OSC1_Tri_Cap_3__PS, CYREG_PRT3_PS
.set OSC1_Tri_Cap_3__SHIFT, 0
.set OSC1_Tri_Cap_3__SLW, CYREG_PRT3_SLW

/* OSC1_Tri_Out */
.set OSC1_Tri_Out__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set OSC1_Tri_Out__0__MASK, 0x02
.set OSC1_Tri_Out__0__PC, CYREG_PRT0_PC1
.set OSC1_Tri_Out__0__PORT, 0
.set OSC1_Tri_Out__0__SHIFT, 1
.set OSC1_Tri_Out__AG, CYREG_PRT0_AG
.set OSC1_Tri_Out__AMUX, CYREG_PRT0_AMUX
.set OSC1_Tri_Out__BIE, CYREG_PRT0_BIE
.set OSC1_Tri_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OSC1_Tri_Out__BYP, CYREG_PRT0_BYP
.set OSC1_Tri_Out__CTL, CYREG_PRT0_CTL
.set OSC1_Tri_Out__DM0, CYREG_PRT0_DM0
.set OSC1_Tri_Out__DM1, CYREG_PRT0_DM1
.set OSC1_Tri_Out__DM2, CYREG_PRT0_DM2
.set OSC1_Tri_Out__DR, CYREG_PRT0_DR
.set OSC1_Tri_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set OSC1_Tri_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set OSC1_Tri_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OSC1_Tri_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set OSC1_Tri_Out__MASK, 0x02
.set OSC1_Tri_Out__PORT, 0
.set OSC1_Tri_Out__PRT, CYREG_PRT0_PRT
.set OSC1_Tri_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OSC1_Tri_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OSC1_Tri_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OSC1_Tri_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OSC1_Tri_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OSC1_Tri_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OSC1_Tri_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OSC1_Tri_Out__PS, CYREG_PRT0_PS
.set OSC1_Tri_Out__SHIFT, 1
.set OSC1_Tri_Out__SLW, CYREG_PRT0_SLW

/* OSC1_Tri_Out_2 */
.set OSC1_Tri_Out_2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set OSC1_Tri_Out_2__0__MASK, 0x01
.set OSC1_Tri_Out_2__0__PC, CYREG_PRT0_PC0
.set OSC1_Tri_Out_2__0__PORT, 0
.set OSC1_Tri_Out_2__0__SHIFT, 0
.set OSC1_Tri_Out_2__AG, CYREG_PRT0_AG
.set OSC1_Tri_Out_2__AMUX, CYREG_PRT0_AMUX
.set OSC1_Tri_Out_2__BIE, CYREG_PRT0_BIE
.set OSC1_Tri_Out_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OSC1_Tri_Out_2__BYP, CYREG_PRT0_BYP
.set OSC1_Tri_Out_2__CTL, CYREG_PRT0_CTL
.set OSC1_Tri_Out_2__DM0, CYREG_PRT0_DM0
.set OSC1_Tri_Out_2__DM1, CYREG_PRT0_DM1
.set OSC1_Tri_Out_2__DM2, CYREG_PRT0_DM2
.set OSC1_Tri_Out_2__DR, CYREG_PRT0_DR
.set OSC1_Tri_Out_2__INP_DIS, CYREG_PRT0_INP_DIS
.set OSC1_Tri_Out_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set OSC1_Tri_Out_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OSC1_Tri_Out_2__LCD_EN, CYREG_PRT0_LCD_EN
.set OSC1_Tri_Out_2__MASK, 0x01
.set OSC1_Tri_Out_2__PORT, 0
.set OSC1_Tri_Out_2__PRT, CYREG_PRT0_PRT
.set OSC1_Tri_Out_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OSC1_Tri_Out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OSC1_Tri_Out_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OSC1_Tri_Out_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OSC1_Tri_Out_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OSC1_Tri_Out_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OSC1_Tri_Out_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OSC1_Tri_Out_2__PS, CYREG_PRT0_PS
.set OSC1_Tri_Out_2__SHIFT, 0
.set OSC1_Tri_Out_2__SLW, CYREG_PRT0_SLW

/* OSC1_Tri_Out_3 */
.set OSC1_Tri_Out_3__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set OSC1_Tri_Out_3__0__MASK, 0x40
.set OSC1_Tri_Out_3__0__PC, CYREG_PRT3_PC6
.set OSC1_Tri_Out_3__0__PORT, 3
.set OSC1_Tri_Out_3__0__SHIFT, 6
.set OSC1_Tri_Out_3__AG, CYREG_PRT3_AG
.set OSC1_Tri_Out_3__AMUX, CYREG_PRT3_AMUX
.set OSC1_Tri_Out_3__BIE, CYREG_PRT3_BIE
.set OSC1_Tri_Out_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OSC1_Tri_Out_3__BYP, CYREG_PRT3_BYP
.set OSC1_Tri_Out_3__CTL, CYREG_PRT3_CTL
.set OSC1_Tri_Out_3__DM0, CYREG_PRT3_DM0
.set OSC1_Tri_Out_3__DM1, CYREG_PRT3_DM1
.set OSC1_Tri_Out_3__DM2, CYREG_PRT3_DM2
.set OSC1_Tri_Out_3__DR, CYREG_PRT3_DR
.set OSC1_Tri_Out_3__INP_DIS, CYREG_PRT3_INP_DIS
.set OSC1_Tri_Out_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set OSC1_Tri_Out_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OSC1_Tri_Out_3__LCD_EN, CYREG_PRT3_LCD_EN
.set OSC1_Tri_Out_3__MASK, 0x40
.set OSC1_Tri_Out_3__PORT, 3
.set OSC1_Tri_Out_3__PRT, CYREG_PRT3_PRT
.set OSC1_Tri_Out_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OSC1_Tri_Out_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OSC1_Tri_Out_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OSC1_Tri_Out_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OSC1_Tri_Out_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OSC1_Tri_Out_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OSC1_Tri_Out_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OSC1_Tri_Out_3__PS, CYREG_PRT3_PS
.set OSC1_Tri_Out_3__SHIFT, 6
.set OSC1_Tri_Out_3__SLW, CYREG_PRT3_SLW

/* OSC1_Follower_2_ABuf */
.set OSC1_Follower_2_ABuf__CR, CYREG_OPAMP2_CR
.set OSC1_Follower_2_ABuf__MX, CYREG_OPAMP2_MX
.set OSC1_Follower_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set OSC1_Follower_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set OSC1_Follower_2_ABuf__PM_ACT_MSK, 0x04
.set OSC1_Follower_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set OSC1_Follower_2_ABuf__PM_STBY_MSK, 0x04
.set OSC1_Follower_2_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set OSC1_Follower_2_ABuf__SW, CYREG_OPAMP2_SW
.set OSC1_Follower_2_ABuf__TR0, CYREG_OPAMP2_TR0
.set OSC1_Follower_2_ABuf__TR1, CYREG_OPAMP2_TR1

/* OSC1_Follower_3_ABuf */
.set OSC1_Follower_3_ABuf__CR, CYREG_OPAMP1_CR
.set OSC1_Follower_3_ABuf__MX, CYREG_OPAMP1_MX
.set OSC1_Follower_3_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set OSC1_Follower_3_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set OSC1_Follower_3_ABuf__PM_ACT_MSK, 0x02
.set OSC1_Follower_3_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set OSC1_Follower_3_ABuf__PM_STBY_MSK, 0x02
.set OSC1_Follower_3_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set OSC1_Follower_3_ABuf__SW, CYREG_OPAMP1_SW
.set OSC1_Follower_3_ABuf__TR0, CYREG_OPAMP1_TR0
.set OSC1_Follower_3_ABuf__TR1, CYREG_OPAMP1_TR1

/* OSC1_Follower_ABuf */
.set OSC1_Follower_ABuf__CR, CYREG_OPAMP0_CR
.set OSC1_Follower_ABuf__MX, CYREG_OPAMP0_MX
.set OSC1_Follower_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set OSC1_Follower_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set OSC1_Follower_ABuf__PM_ACT_MSK, 0x01
.set OSC1_Follower_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set OSC1_Follower_ABuf__PM_STBY_MSK, 0x01
.set OSC1_Follower_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set OSC1_Follower_ABuf__SW, CYREG_OPAMP0_SW
.set OSC1_Follower_ABuf__TR0, CYREG_OPAMP0_TR0
.set OSC1_Follower_ABuf__TR1, CYREG_OPAMP0_TR1

/* OSC1_Pulse_Out */
.set OSC1_Pulse_Out__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set OSC1_Pulse_Out__0__MASK, 0x40
.set OSC1_Pulse_Out__0__PC, CYREG_PRT2_PC6
.set OSC1_Pulse_Out__0__PORT, 2
.set OSC1_Pulse_Out__0__SHIFT, 6
.set OSC1_Pulse_Out__AG, CYREG_PRT2_AG
.set OSC1_Pulse_Out__AMUX, CYREG_PRT2_AMUX
.set OSC1_Pulse_Out__BIE, CYREG_PRT2_BIE
.set OSC1_Pulse_Out__BIT_MASK, CYREG_PRT2_BIT_MASK
.set OSC1_Pulse_Out__BYP, CYREG_PRT2_BYP
.set OSC1_Pulse_Out__CTL, CYREG_PRT2_CTL
.set OSC1_Pulse_Out__DM0, CYREG_PRT2_DM0
.set OSC1_Pulse_Out__DM1, CYREG_PRT2_DM1
.set OSC1_Pulse_Out__DM2, CYREG_PRT2_DM2
.set OSC1_Pulse_Out__DR, CYREG_PRT2_DR
.set OSC1_Pulse_Out__INP_DIS, CYREG_PRT2_INP_DIS
.set OSC1_Pulse_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set OSC1_Pulse_Out__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set OSC1_Pulse_Out__LCD_EN, CYREG_PRT2_LCD_EN
.set OSC1_Pulse_Out__MASK, 0x40
.set OSC1_Pulse_Out__PORT, 2
.set OSC1_Pulse_Out__PRT, CYREG_PRT2_PRT
.set OSC1_Pulse_Out__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set OSC1_Pulse_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set OSC1_Pulse_Out__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set OSC1_Pulse_Out__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set OSC1_Pulse_Out__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set OSC1_Pulse_Out__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set OSC1_Pulse_Out__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set OSC1_Pulse_Out__PS, CYREG_PRT2_PS
.set OSC1_Pulse_Out__SHIFT, 6
.set OSC1_Pulse_Out__SLW, CYREG_PRT2_SLW

/* OSC1_Pulse_Out_2 */
.set OSC1_Pulse_Out_2__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set OSC1_Pulse_Out_2__0__MASK, 0x20
.set OSC1_Pulse_Out_2__0__PC, CYREG_PRT0_PC5
.set OSC1_Pulse_Out_2__0__PORT, 0
.set OSC1_Pulse_Out_2__0__SHIFT, 5
.set OSC1_Pulse_Out_2__AG, CYREG_PRT0_AG
.set OSC1_Pulse_Out_2__AMUX, CYREG_PRT0_AMUX
.set OSC1_Pulse_Out_2__BIE, CYREG_PRT0_BIE
.set OSC1_Pulse_Out_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OSC1_Pulse_Out_2__BYP, CYREG_PRT0_BYP
.set OSC1_Pulse_Out_2__CTL, CYREG_PRT0_CTL
.set OSC1_Pulse_Out_2__DM0, CYREG_PRT0_DM0
.set OSC1_Pulse_Out_2__DM1, CYREG_PRT0_DM1
.set OSC1_Pulse_Out_2__DM2, CYREG_PRT0_DM2
.set OSC1_Pulse_Out_2__DR, CYREG_PRT0_DR
.set OSC1_Pulse_Out_2__INP_DIS, CYREG_PRT0_INP_DIS
.set OSC1_Pulse_Out_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set OSC1_Pulse_Out_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OSC1_Pulse_Out_2__LCD_EN, CYREG_PRT0_LCD_EN
.set OSC1_Pulse_Out_2__MASK, 0x20
.set OSC1_Pulse_Out_2__PORT, 0
.set OSC1_Pulse_Out_2__PRT, CYREG_PRT0_PRT
.set OSC1_Pulse_Out_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OSC1_Pulse_Out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OSC1_Pulse_Out_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OSC1_Pulse_Out_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OSC1_Pulse_Out_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OSC1_Pulse_Out_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OSC1_Pulse_Out_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OSC1_Pulse_Out_2__PS, CYREG_PRT0_PS
.set OSC1_Pulse_Out_2__SHIFT, 5
.set OSC1_Pulse_Out_2__SLW, CYREG_PRT0_SLW

/* OSC1_Pulse_Out_3 */
.set OSC1_Pulse_Out_3__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set OSC1_Pulse_Out_3__0__MASK, 0x04
.set OSC1_Pulse_Out_3__0__PC, CYREG_PRT12_PC2
.set OSC1_Pulse_Out_3__0__PORT, 12
.set OSC1_Pulse_Out_3__0__SHIFT, 2
.set OSC1_Pulse_Out_3__AG, CYREG_PRT12_AG
.set OSC1_Pulse_Out_3__BIE, CYREG_PRT12_BIE
.set OSC1_Pulse_Out_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set OSC1_Pulse_Out_3__BYP, CYREG_PRT12_BYP
.set OSC1_Pulse_Out_3__DM0, CYREG_PRT12_DM0
.set OSC1_Pulse_Out_3__DM1, CYREG_PRT12_DM1
.set OSC1_Pulse_Out_3__DM2, CYREG_PRT12_DM2
.set OSC1_Pulse_Out_3__DR, CYREG_PRT12_DR
.set OSC1_Pulse_Out_3__INP_DIS, CYREG_PRT12_INP_DIS
.set OSC1_Pulse_Out_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set OSC1_Pulse_Out_3__MASK, 0x04
.set OSC1_Pulse_Out_3__PORT, 12
.set OSC1_Pulse_Out_3__PRT, CYREG_PRT12_PRT
.set OSC1_Pulse_Out_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set OSC1_Pulse_Out_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set OSC1_Pulse_Out_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set OSC1_Pulse_Out_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set OSC1_Pulse_Out_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set OSC1_Pulse_Out_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set OSC1_Pulse_Out_3__PS, CYREG_PRT12_PS
.set OSC1_Pulse_Out_3__SHIFT, 2
.set OSC1_Pulse_Out_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set OSC1_Pulse_Out_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set OSC1_Pulse_Out_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set OSC1_Pulse_Out_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set OSC1_Pulse_Out_3__SLW, CYREG_PRT12_SLW

/* OSC1_Freq_Timer_1_TimerUDB */
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set OSC1_Freq_Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1

/* OSC1_Freq_Timer_2_TimerUDB */
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__0__POS, 0
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__2__POS, 2
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__3__POS, 3
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set OSC1_Freq_Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB12_A0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB12_A1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB12_D0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB12_D1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB12_F0
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB12_F1
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set OSC1_Freq_Timer_2_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL

/* OSC1_Freq_Timer_3_TimerUDB */
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__0__POS, 0
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__2__POS, 2
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__3__POS, 3
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB14_A0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB14_A1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB14_D0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB14_D1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB14_F0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB14_F1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB15_A0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB15_A1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB15_D0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB15_D1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB15_F0
.set OSC1_Freq_Timer_3_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB15_F1

/* OSC1_Freq_Timer_TimerUDB */
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB02_A0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB02_A1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB02_D0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB02_D1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB02_F0
.set OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB02_F1

/* OSC1_Inverter_2_SC */
.set OSC1_Inverter_2_SC__BST, CYREG_SC2_BST
.set OSC1_Inverter_2_SC__CLK, CYREG_SC2_CLK
.set OSC1_Inverter_2_SC__CMPINV, CYREG_SC_CMPINV
.set OSC1_Inverter_2_SC__CMPINV_MASK, 0x04
.set OSC1_Inverter_2_SC__CPTR, CYREG_SC_CPTR
.set OSC1_Inverter_2_SC__CPTR_MASK, 0x04
.set OSC1_Inverter_2_SC__CR0, CYREG_SC2_CR0
.set OSC1_Inverter_2_SC__CR1, CYREG_SC2_CR1
.set OSC1_Inverter_2_SC__CR2, CYREG_SC2_CR2
.set OSC1_Inverter_2_SC__MSK, CYREG_SC_MSK
.set OSC1_Inverter_2_SC__MSK_MASK, 0x04
.set OSC1_Inverter_2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set OSC1_Inverter_2_SC__PM_ACT_MSK, 0x04
.set OSC1_Inverter_2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set OSC1_Inverter_2_SC__PM_STBY_MSK, 0x04
.set OSC1_Inverter_2_SC__SR, CYREG_SC_SR
.set OSC1_Inverter_2_SC__SR_MASK, 0x04
.set OSC1_Inverter_2_SC__SW0, CYREG_SC2_SW0
.set OSC1_Inverter_2_SC__SW10, CYREG_SC2_SW10
.set OSC1_Inverter_2_SC__SW2, CYREG_SC2_SW2
.set OSC1_Inverter_2_SC__SW3, CYREG_SC2_SW3
.set OSC1_Inverter_2_SC__SW4, CYREG_SC2_SW4
.set OSC1_Inverter_2_SC__SW6, CYREG_SC2_SW6
.set OSC1_Inverter_2_SC__SW7, CYREG_SC2_SW7
.set OSC1_Inverter_2_SC__SW8, CYREG_SC2_SW8
.set OSC1_Inverter_2_SC__WRK1, CYREG_SC_WRK1
.set OSC1_Inverter_2_SC__WRK1_MASK, 0x04

/* OSC1_Inverter_3_SC */
.set OSC1_Inverter_3_SC__BST, CYREG_SC1_BST
.set OSC1_Inverter_3_SC__CLK, CYREG_SC1_CLK
.set OSC1_Inverter_3_SC__CMPINV, CYREG_SC_CMPINV
.set OSC1_Inverter_3_SC__CMPINV_MASK, 0x02
.set OSC1_Inverter_3_SC__CPTR, CYREG_SC_CPTR
.set OSC1_Inverter_3_SC__CPTR_MASK, 0x02
.set OSC1_Inverter_3_SC__CR0, CYREG_SC1_CR0
.set OSC1_Inverter_3_SC__CR1, CYREG_SC1_CR1
.set OSC1_Inverter_3_SC__CR2, CYREG_SC1_CR2
.set OSC1_Inverter_3_SC__MSK, CYREG_SC_MSK
.set OSC1_Inverter_3_SC__MSK_MASK, 0x02
.set OSC1_Inverter_3_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set OSC1_Inverter_3_SC__PM_ACT_MSK, 0x02
.set OSC1_Inverter_3_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set OSC1_Inverter_3_SC__PM_STBY_MSK, 0x02
.set OSC1_Inverter_3_SC__SR, CYREG_SC_SR
.set OSC1_Inverter_3_SC__SR_MASK, 0x02
.set OSC1_Inverter_3_SC__SW0, CYREG_SC1_SW0
.set OSC1_Inverter_3_SC__SW10, CYREG_SC1_SW10
.set OSC1_Inverter_3_SC__SW2, CYREG_SC1_SW2
.set OSC1_Inverter_3_SC__SW3, CYREG_SC1_SW3
.set OSC1_Inverter_3_SC__SW4, CYREG_SC1_SW4
.set OSC1_Inverter_3_SC__SW6, CYREG_SC1_SW6
.set OSC1_Inverter_3_SC__SW7, CYREG_SC1_SW7
.set OSC1_Inverter_3_SC__SW8, CYREG_SC1_SW8
.set OSC1_Inverter_3_SC__WRK1, CYREG_SC_WRK1
.set OSC1_Inverter_3_SC__WRK1_MASK, 0x02

/* OSC1_Square_Out */
.set OSC1_Square_Out__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set OSC1_Square_Out__0__MASK, 0x08
.set OSC1_Square_Out__0__PC, CYREG_PRT0_PC3
.set OSC1_Square_Out__0__PORT, 0
.set OSC1_Square_Out__0__SHIFT, 3
.set OSC1_Square_Out__AG, CYREG_PRT0_AG
.set OSC1_Square_Out__AMUX, CYREG_PRT0_AMUX
.set OSC1_Square_Out__BIE, CYREG_PRT0_BIE
.set OSC1_Square_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OSC1_Square_Out__BYP, CYREG_PRT0_BYP
.set OSC1_Square_Out__CTL, CYREG_PRT0_CTL
.set OSC1_Square_Out__DM0, CYREG_PRT0_DM0
.set OSC1_Square_Out__DM1, CYREG_PRT0_DM1
.set OSC1_Square_Out__DM2, CYREG_PRT0_DM2
.set OSC1_Square_Out__DR, CYREG_PRT0_DR
.set OSC1_Square_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set OSC1_Square_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set OSC1_Square_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OSC1_Square_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set OSC1_Square_Out__MASK, 0x08
.set OSC1_Square_Out__PORT, 0
.set OSC1_Square_Out__PRT, CYREG_PRT0_PRT
.set OSC1_Square_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OSC1_Square_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OSC1_Square_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OSC1_Square_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OSC1_Square_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OSC1_Square_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OSC1_Square_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OSC1_Square_Out__PS, CYREG_PRT0_PS
.set OSC1_Square_Out__SHIFT, 3
.set OSC1_Square_Out__SLW, CYREG_PRT0_SLW

/* OSC1_Square_Out_2 */
.set OSC1_Square_Out_2__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set OSC1_Square_Out_2__0__MASK, 0x20
.set OSC1_Square_Out_2__0__PC, CYREG_PRT2_PC5
.set OSC1_Square_Out_2__0__PORT, 2
.set OSC1_Square_Out_2__0__SHIFT, 5
.set OSC1_Square_Out_2__AG, CYREG_PRT2_AG
.set OSC1_Square_Out_2__AMUX, CYREG_PRT2_AMUX
.set OSC1_Square_Out_2__BIE, CYREG_PRT2_BIE
.set OSC1_Square_Out_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set OSC1_Square_Out_2__BYP, CYREG_PRT2_BYP
.set OSC1_Square_Out_2__CTL, CYREG_PRT2_CTL
.set OSC1_Square_Out_2__DM0, CYREG_PRT2_DM0
.set OSC1_Square_Out_2__DM1, CYREG_PRT2_DM1
.set OSC1_Square_Out_2__DM2, CYREG_PRT2_DM2
.set OSC1_Square_Out_2__DR, CYREG_PRT2_DR
.set OSC1_Square_Out_2__INP_DIS, CYREG_PRT2_INP_DIS
.set OSC1_Square_Out_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set OSC1_Square_Out_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set OSC1_Square_Out_2__LCD_EN, CYREG_PRT2_LCD_EN
.set OSC1_Square_Out_2__MASK, 0x20
.set OSC1_Square_Out_2__PORT, 2
.set OSC1_Square_Out_2__PRT, CYREG_PRT2_PRT
.set OSC1_Square_Out_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set OSC1_Square_Out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set OSC1_Square_Out_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set OSC1_Square_Out_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set OSC1_Square_Out_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set OSC1_Square_Out_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set OSC1_Square_Out_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set OSC1_Square_Out_2__PS, CYREG_PRT2_PS
.set OSC1_Square_Out_2__SHIFT, 5
.set OSC1_Square_Out_2__SLW, CYREG_PRT2_SLW

/* OSC1_Square_Out_3 */
.set OSC1_Square_Out_3__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set OSC1_Square_Out_3__0__MASK, 0x10
.set OSC1_Square_Out_3__0__PC, CYREG_PRT12_PC4
.set OSC1_Square_Out_3__0__PORT, 12
.set OSC1_Square_Out_3__0__SHIFT, 4
.set OSC1_Square_Out_3__AG, CYREG_PRT12_AG
.set OSC1_Square_Out_3__BIE, CYREG_PRT12_BIE
.set OSC1_Square_Out_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set OSC1_Square_Out_3__BYP, CYREG_PRT12_BYP
.set OSC1_Square_Out_3__DM0, CYREG_PRT12_DM0
.set OSC1_Square_Out_3__DM1, CYREG_PRT12_DM1
.set OSC1_Square_Out_3__DM2, CYREG_PRT12_DM2
.set OSC1_Square_Out_3__DR, CYREG_PRT12_DR
.set OSC1_Square_Out_3__INP_DIS, CYREG_PRT12_INP_DIS
.set OSC1_Square_Out_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set OSC1_Square_Out_3__MASK, 0x10
.set OSC1_Square_Out_3__PORT, 12
.set OSC1_Square_Out_3__PRT, CYREG_PRT12_PRT
.set OSC1_Square_Out_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set OSC1_Square_Out_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set OSC1_Square_Out_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set OSC1_Square_Out_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set OSC1_Square_Out_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set OSC1_Square_Out_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set OSC1_Square_Out_3__PS, CYREG_PRT12_PS
.set OSC1_Square_Out_3__SHIFT, 4
.set OSC1_Square_Out_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set OSC1_Square_Out_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set OSC1_Square_Out_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set OSC1_Square_Out_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set OSC1_Square_Out_3__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
