# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../20240608_CPU_prj2.srcs/sources_1/new/Counter3.sv" \
"../../../../20240608_CPU_prj2.srcs/sources_1/imports/new/fndController.sv" \
"../../../../20240608_CPU_prj2.srcs/sim_1/new/tb_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
