$date
	Sat Aug 28 19:08:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_enc_rom256 $end
$var wire 1 ! wr_req $end
$var wire 1 " done $end
$var wire 8 # data [7:0] $end
$var reg 8 $ addr [7:0] $end
$var reg 1 % clk $end
$var reg 1 & fifo_full $end
$var reg 1 ' reg_full $end
$scope module DUT $end
$var wire 8 ( addr [7:0] $end
$var wire 1 % clk $end
$var wire 1 & fifo_full $end
$var wire 1 ' reg_full $end
$var reg 8 ) data [7:0] $end
$var reg 1 " done $end
$var reg 1 ! wr_req $end
$upscope $end
$scope task test_rom $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
0'
x&
0%
bx $
bx #
x"
x!
$end
#10000
b1111100 #
b1111100 )
1!
0"
b1 $
b1 (
1&
1%
#20000
0%
#30000
0&
0!
1"
1%
#40000
0%
#50000
b1 #
b1 )
0"
1!
b1001 $
b1001 (
1&
1%
#60000
0%
#70000
0&
0!
1"
1%
#80000
0%
#90000
b10101011 #
b10101011 )
0"
1!
b1110 $
b1110 (
1&
1%
#100000
0%
#110000
0&
0!
1"
1%
#120000
0%
#130000
b1110111 #
b1110111 )
0"
1!
b10 $
b10 (
1&
1%
#140000
0%
#150000
1'
0&
0!
1"
1%
#160000
0%
#170000
0"
1!
b1110 $
b1110 (
1&
1%
#180000
0%
#190000
0&
1%
#200000
0%
#210000
1%
