INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Inv_Dplus' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Inv_Dplus'...
WARNING:sim - A core named 'Inv_Dplus' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Inv_Dplus'...
Delivering associated files for 'Inv_Dplus'...
Delivering EJava files for 'Inv_Dplus'...
Generating implementation netlist for 'Inv_Dplus'...
INFO:sim - Pre-processing HDL files for 'Inv_Dplus'...
Running synthesis for 'Inv_Dplus'
Running ngcbuild...
Writing VHO instantiation template for 'Inv_Dplus'...
Writing VHDL behavioral simulation model for 'Inv_Dplus'...
WARNING:sim - Overwriting existing file
   /home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/Inv
   _Dplus/doc/dist_mem_gen_v7_2_vinfo.html with file from view
   xilinx_documentation
Delivered 2 files into directory
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/Inv_Dp
lus
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Inv_Dplus'...
Generating metadata file...
Regenerating ISE project file for 'Inv_Dplus'...
Generating ISE project...
XCO file found: Inv_Dplus.xco
XMDF file found: Inv_Dplus_xmdf.tcl
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/Inv_Dp
lus.asy -view all -origin_type imported
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/Inv_Dp
lus.ngc -view all -origin_type created
Checking file
"/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/Inv_D
plus.ngc" for project device match ...
File
"/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/Inv_D
plus.ngc" device information matches project device.
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/Inv_Dp
lus.sym -view all -origin_type imported
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/Inv_Dp
lus.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/In
   v_Dplus.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/ISE/ipcore_dir/tmp/_cg/Inv_Dp
lus.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Inv_Dplus"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Inv_Dplus'.
