INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mark Garcia/Desktop/CECS341/Lab01/Lab_01/Lab_01.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mark Garcia/Desktop/CECS341/Lab01/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Mark Garcia/Desktop/CECS341/Lab01/Lab_01/Lab_01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
