# Reading C:/altera/11.0/modelsim_ae/tcl/vsim/pref.tcl 
# do juliaset_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\11.0\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\11.0\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/JuliaSet/JuliaSet {C:/JuliaSet/JuliaSet/Reset_Delay.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module Reset_Delay
# 
# Top level modules:
# 	Reset_Delay
# vlog -vlog01compat -work work +incdir+C:/JuliaSet/JuliaSet {C:/JuliaSet/JuliaSet/VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module VGA_PLL
# 
# Top level modules:
# 	VGA_PLL
# vlog -vlog01compat -work work +incdir+C:/JuliaSet/JuliaSet {C:/JuliaSet/JuliaSet/video_buffer.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module video_buffer
# 
# Top level modules:
# 	video_buffer
# vlog -vlog01compat -work work +incdir+C:/JuliaSet/JuliaSet {C:/JuliaSet/JuliaSet/juliaset.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module juliaset
# -- Compiling module signed_mult
# 
# Top level modules:
# 	juliaset
# vlog -vlog01compat -work work +incdir+C:/JuliaSet/JuliaSet/db {C:/JuliaSet/JuliaSet/db/vga_pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module VGA_PLL_altpll
# 
# Top level modules:
# 	VGA_PLL_altpll
# vlog -vlog01compat -work work +incdir+C:/JuliaSet/JuliaSet {C:/JuliaSet/JuliaSet/VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# 
# vlog -vlog01compat -work work +incdir+C:/JuliaSet/JuliaSet {C:/JuliaSet/JuliaSet/testbench.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench 
# //  ModelSim ALTERA 6.6d Nov  2 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.testbench
# Loading work.juliaset
# Loading work.Reset_Delay
# Loading work.VGA_PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_Controller
# Loading work.video_buffer
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.signed_mult
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
restart
# Loading work.testbench
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
restart
# Loading work.testbench
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
restart
# Loading work.testbench
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 80000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/juliaset.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module juliaset
# -- Compiling module signed_mult
# 
# Top level modules:
# 	juliaset
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/juliaset.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module juliaset
# -- Compiling module signed_mult
# 
# Top level modules:
# 	juliaset
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
restart
# Loading work.testbench
# Loading work.juliaset
# Loading work.signed_mult
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 270000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 270000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/juliaset.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module juliaset
# -- Compiling module signed_mult
# 
# Top level modules:
# 	juliaset
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/VGA_Controller.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module VGA_Controller
# ** Error: C:/JuliaSet/JuliaSet/VGA_Controller.v(35): Cannot open `include file "VGA_Param.h".
# ** Error: C:/JuliaSet/JuliaSet/VGA_Controller.v(83): Undefined variable: X_START.
# ** Error: C:/JuliaSet/JuliaSet/VGA_Controller.v(83): Undefined variable: H_SYNC_ACT.
# ** Error: C:/JuliaSet/JuliaSet/VGA_Controller.v(84): Undefined variable: Y_START.
# ** Error: C:/JuliaSet/JuliaSet/VGA_Controller.v(84): Undefined variable: V_SYNC_ACT.
# ** Error: C:/JuliaSet/JuliaSet/VGA_Controller.v(157): Undefined variable: H_SYNC_MAX.
# ** Error: C:/JuliaSet/JuliaSet/VGA_Controller.v(158): Undefined variable: H_SYNC_CYC.
# ** Error: C:/JuliaSet/JuliaSet/VGA_Controller.v(180): Undefined variable: V_SYNC_MAX.
# ** Error: C:/JuliaSet/JuliaSet/VGA_Controller.v(181): Undefined variable: V_SYNC_CYC.
restart
# Loading work.testbench
# Loading work.juliaset
# Loading work.signed_mult
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 270000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
restart
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
restart
# Loading work.testbench
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 270000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/testbench.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
run -all
restart
# Loading work.testbench
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 470000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/juliaset.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module juliaset
# -- Compiling module signed_mult
# 
# Top level modules:
# 	juliaset
restart
# Loading work.juliaset
# Loading work.signed_mult
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 70000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/juliaset.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module juliaset
# -- Compiling module signed_mult
# 
# Top level modules:
# 	juliaset
restart
# Loading work.juliaset
# Loading work.signed_mult
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 70000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/JuliaSet/JuliaSet/juliaset.v
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module juliaset
# -- Compiling module signed_mult
# 
# Top level modules:
# 	juliaset
restart
# Loading work.juliaset
# Loading work.signed_mult
run
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 70000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as   OLD_DATA
# Time: 0  Instance: testbench.DUT.display.altsyncram_component
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 70000  Instance: testbench.DUT.p1.altpll_component.cycloneiii_pll.pll3
