icc_shell> source pnr.tcl
set MW_REF_PATH "../MW"
set search_path ". ../ ../MW/ ../logic/ ../scripts/ ../inputs/"
set target_library "c5n_utah_std_v5_t27.db icg4utah.db UofU_Digital_v1_2.db"
set synthetic_library "dw_foundation.sldb"
set link_library "* $target_library $synthetic_library c5n_utah_std_v5_t27.db io.db"
set mw_reference_library "../MW/UTAH_V1P1 ../MW/ICG ../MW/IO"
set TECH_FILE "../MW/UTAH.tf"; #Milkiway Tech
set MAP_FILE "${MW_REF_PATH}/ami500hxkx_3m.map"; #Map File
set TLUPLUS_MAX_FILE "${MW_REF_PATH}/ami500.tluplus"
set TLUPLUS_MIN_FILE "${MW_REF_PATH}/ami500.tluplus"
set mw_design_library MW_TOP_LIB 
close_mw_lib
Error: No current milkyway library. (MWUI-003)
# Only create new Milkyway design library if it doesn't already exist
sh rm -rf $mw_design_library
if {![file isdirectory $mw_design_library ]} {
  set  mw_use_layer_enhancement true
#  extend_mw_layers
  create_mw_lib  -technology $TECH_FILE                 -mw_reference_library $mw_reference_library                 $mw_design_library
} else {
  # If Milkyway design library already exists, ensure that it is consistent with specified Milky
  set_mw_lib_reference $mw_design_library -mw_reference_library $mw_reference_library
}
Start to load technology file ../MW/UTAH.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 108) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 160) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 212) (TFCHK-012)
Information: ContactCode 'RVC0' has a minimum cut spacing 0.6 that is less than the cut layer minimum spacing 0.9. (line 376) (TFCHK-072)
Warning: Layer 'metal1' has a pitch 3 that does not match the recommended wire-to-via pitch 1.95. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 2.4 that does not match the recommended wire-to-via pitch 1.95. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 3 that does not match the recommended wire-to-via pitch 2.55. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 2.4 that does not match the doubled pitch 3 or tripled pitch 4.5. (TFCHK-050)
Warning: Layer 'metal3' has a pitch 3 that does not match the doubled pitch 6 or tripled pitch 9. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file ../MW/UTAH.tf has been loaded successfully.
open_mw_lib     $mw_design_library
check_library
Loading db file '/home/eamta7/EAMTA_2019/synopsys/pnr/logic/UofU_Digital_v1_2.db'
Warning: Duplicate library /home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db specified.

#BEGIN_XCHECK_LIBRARY

Logic Library:    c5n_utah_std_v5_t27 
                  icg4utah 
                  UofU_Digital_v1_2 
                  io 
Physical Library: ../MW/UTAH_V1P1 
                  ../MW/ICG 
                  ../MW/IO 
check_library options:  
Version:                                M-2016.12-SP5-5
Check date and time:    Wed Mar 13 18:16:44 2019

          List of logic library and file names
------------------------------------------------------------------------------
Logic library name           Logic library file name
------------------------------------------------------------------------------
c5n_utah_std_v5_t27          /home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db
icg4utah                     /home/eamta7/EAMTA_2019/synopsys/pnr/logic/icg4utah.db
UofU_Digital_v1_2            /home/eamta7/EAMTA_2019/synopsys/pnr/logic/UofU_Digital_v1_2.db
io                           /home/eamta7/EAMTA_2019/synopsys/pnr/logic/io.db
------------------------------------------------------------------------------

#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in logic library:       0 (out of 70)

Information: List of physical only cells (LIBCHK-119)
-------------------------------------------------------------------------
Cell name                  Cell type             Physical library
-------------------------------------------------------------------------
FILL4                      PGPinOnly             UTAH_V1P1
FILL                       PGPinOnly             UTAH_V1P1
FILL2                      PGPinOnly             UTAH_V1P1
FILL8                      PGPinOnly             UTAH_V1P1
Pad_Corner_New             CornerPad             IO
pad_gnd                    PGPinOnly             IO
pad_space27                Filler                IO
pad_space43_2              Filler                IO
pad_space78_3              Filler                IO
pad_vdd                    PGPinOnly             IO
cornerUR                   CornerPad             IO
cornerBR                   CornerPad             IO
cornerBL                   CornerPad             IO
cornerUL                   CornerPad             IO
-------------------------------------------------------------------------

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

Number of cells missing in physical library:    0 (out of 51)

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:   1

Error: List of pins mismatched in logic and physical libraries (LIBCHK-213)
Logic library:    io
Physical library: ../MW/IO
-----------------------------------------------------------------------------------
                                          Pin direction           Pin type
Cell name                    Pin name    Logic   Physical     Logic         Physical
-----------------------------------------------------------------------------------
pad_bidirhe                  pad         inout   Input/Output undefined     analog
-----------------------------------------------------------------------------------

#END_XCHECK_PINS

#BEGIN_XCHECK_CELLANTENNADIODETYPE

Number of cells with inconsistent antenna_diode_type:   0

#END_XCHECK_CELLANTENNADIODETYPE

Logic vs. physical library check summary:
Number of cells with missing or mismatched pins in libraries:   1
Information: Logic library is INCONSISTENT with physical library (LIBCHK-220)

#END_XCHECK_LIBRARY

set_tlu_plus_files -max_tluplus $TLUPLUS_MAX_FILE                    -min_tluplus $TLUPLUS_MIN_FILE                    -tech2itf_map $MAP_FILE
check_tlu_plus_files

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: ../MW/ami500.tluplus
 min_tlu+: ../MW/ami500.tluplus
 mapping_file: ../MW/ami500hxkx_3m.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: MW_TOP_LIB

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Warning: minSpacing value of layer "metal1" (metal1) does not match : ITF (0.600) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal1" (metal1) does not match : ITF (0.600) vs MW-tech (0.900). (TLUP-004)
Warning: minSpacing value of layer "metal2" (metal2) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal2" (metal2) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-004)
Warning: minSpacing value of layer "metal3" (metal3) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal3" (metal3) does not match : ITF (0.800) vs MW-tech (1.500). (TLUP-004)
----------------- Check Ends ------------------
Loading db file '/home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Loading db file '/home/eamta7/EAMTA_2019/synopsys/pnr/logic/icg4utah.db'
Loading db file '/usr/synopsys/icc/M-2016.12-SP5-5/libraries/syn/dw_foundation.sldb'
Loading db file '/home/eamta7/EAMTA_2019/synopsys/pnr/logic/io.db'
Loading db file '/usr/synopsys/icc/M-2016.12-SP5-5/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/icc/M-2016.12-SP5-5/libraries/syn/standard.sldb'
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/UTAH_V1P1. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/ICG. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/IO. (PSYN-878)
  Loading link library 'c5n_utah_std_v5_t27'
  Loading link library 'icg4utah'
  Loading link library 'UofU_Digital_v1_2'
  Loading link library 'io'
  Loading link library 'gtech'
Error: Cannot read file '../input/top_mapped_final.ddc'. (UID-58)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Cannot get cellId for the current design. (UIG-2)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
0
icc_shell> source pnr.tcl
set MW_REF_PATH "../MW"
set search_path ". ../ ../MW/ ../logic/ ../scripts/ ../inputs/"
set target_library "c5n_utah_std_v5_t27.db icg4utah.db UofU_Digital_v1_2.db"
set synthetic_library "dw_foundation.sldb"
set link_library "* $target_library $synthetic_library c5n_utah_std_v5_t27.db io.db"
set mw_reference_library "../MW/UTAH_V1P1 ../MW/ICG ../MW/IO"
set TECH_FILE "../MW/UTAH.tf"; #Milkiway Tech
set MAP_FILE "${MW_REF_PATH}/ami500hxkx_3m.map"; #Map File
set TLUPLUS_MAX_FILE "${MW_REF_PATH}/ami500.tluplus"
set TLUPLUS_MIN_FILE "${MW_REF_PATH}/ami500.tluplus"
set mw_design_library MW_TOP_LIB 
close_mw_lib
# Only create new Milkyway design library if it doesn't already exist
sh rm -rf $mw_design_library
if {![file isdirectory $mw_design_library ]} {
  set  mw_use_layer_enhancement true
#  extend_mw_layers
  create_mw_lib  -technology $TECH_FILE                 -mw_reference_library $mw_reference_library                 $mw_design_library
} else {
  # If Milkyway design library already exists, ensure that it is consistent with specified Milky
  set_mw_lib_reference $mw_design_library -mw_reference_library $mw_reference_library
}
Start to load technology file ../MW/UTAH.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 108) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 160) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 212) (TFCHK-012)
Information: ContactCode 'RVC0' has a minimum cut spacing 0.6 that is less than the cut layer minimum spacing 0.9. (line 376) (TFCHK-072)
Warning: Layer 'metal1' has a pitch 3 that does not match the recommended wire-to-via pitch 1.95. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 2.4 that does not match the recommended wire-to-via pitch 1.95. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 3 that does not match the recommended wire-to-via pitch 2.55. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 2.4 that does not match the doubled pitch 3 or tripled pitch 4.5. (TFCHK-050)
Warning: Layer 'metal3' has a pitch 3 that does not match the doubled pitch 6 or tripled pitch 9. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file ../MW/UTAH.tf has been loaded successfully.
open_mw_lib     $mw_design_library
check_library
Warning: Duplicate library /home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db specified.

#BEGIN_XCHECK_LIBRARY

Logic Library:    c5n_utah_std_v5_t27 
                  icg4utah 
                  UofU_Digital_v1_2 
                  io 
Physical Library: ../MW/UTAH_V1P1 
                  ../MW/ICG 
                  ../MW/IO 
check_library options:  
Version:                                M-2016.12-SP5-5
Check date and time:    Wed Mar 13 18:17:13 2019

          List of logic library and file names
------------------------------------------------------------------------------
Logic library name           Logic library file name
------------------------------------------------------------------------------
c5n_utah_std_v5_t27          /home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db
icg4utah                     /home/eamta7/EAMTA_2019/synopsys/pnr/logic/icg4utah.db
UofU_Digital_v1_2            /home/eamta7/EAMTA_2019/synopsys/pnr/logic/UofU_Digital_v1_2.db
io                           /home/eamta7/EAMTA_2019/synopsys/pnr/logic/io.db
------------------------------------------------------------------------------

#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in logic library:       0 (out of 70)

Information: List of physical only cells (LIBCHK-119)
-------------------------------------------------------------------------
Cell name                  Cell type             Physical library
-------------------------------------------------------------------------
FILL4                      PGPinOnly             UTAH_V1P1
FILL                       PGPinOnly             UTAH_V1P1
FILL2                      PGPinOnly             UTAH_V1P1
FILL8                      PGPinOnly             UTAH_V1P1
Pad_Corner_New             CornerPad             IO
pad_gnd                    PGPinOnly             IO
pad_space27                Filler                IO
pad_space43_2              Filler                IO
pad_space78_3              Filler                IO
pad_vdd                    PGPinOnly             IO
cornerUR                   CornerPad             IO
cornerBR                   CornerPad             IO
cornerBL                   CornerPad             IO
cornerUL                   CornerPad             IO
-------------------------------------------------------------------------

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

Number of cells missing in physical library:    0 (out of 51)

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:   1

Error: List of pins mismatched in logic and physical libraries (LIBCHK-213)
Logic library:    io
Physical library: ../MW/IO
-----------------------------------------------------------------------------------
                                          Pin direction           Pin type
Cell name                    Pin name    Logic   Physical     Logic         Physical
-----------------------------------------------------------------------------------
pad_bidirhe                  pad         inout   Input/Output undefined     analog
-----------------------------------------------------------------------------------

#END_XCHECK_PINS

#BEGIN_XCHECK_CELLANTENNADIODETYPE

Number of cells with inconsistent antenna_diode_type:   0

#END_XCHECK_CELLANTENNADIODETYPE

Logic vs. physical library check summary:
Number of cells with missing or mismatched pins in libraries:   1
Information: Logic library is INCONSISTENT with physical library (LIBCHK-220)

#END_XCHECK_LIBRARY

set_tlu_plus_files -max_tluplus $TLUPLUS_MAX_FILE                    -min_tluplus $TLUPLUS_MIN_FILE                    -tech2itf_map $MAP_FILE
check_tlu_plus_files

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: ../MW/ami500.tluplus
 min_tlu+: ../MW/ami500.tluplus
 mapping_file: ../MW/ami500hxkx_3m.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: MW_TOP_LIB

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Warning: minSpacing value of layer "metal1" (metal1) does not match : ITF (0.600) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal1" (metal1) does not match : ITF (0.600) vs MW-tech (0.900). (TLUP-004)
Warning: minSpacing value of layer "metal2" (metal2) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal2" (metal2) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-004)
Warning: minSpacing value of layer "metal3" (metal3) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal3" (metal3) does not match : ITF (0.800) vs MW-tech (1.500). (TLUP-004)
----------------- Check Ends ------------------
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/UTAH_V1P1. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/ICG. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/IO. (PSYN-878)
Error: Cannot read file '../input/top_mapped_final.ddc'. (UID-58)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Cannot get cellId for the current design. (UIG-2)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
0
icc_shell> import_design ../inputs/top_mapped_final.ddc --format ddc
Error: extra positional option '--format' (CMD-012)
Error: extra positional option 'ddc' (CMD-012)
Error: Required argument '-format' was not found (CMD-007)
icc_shell> import_design ../inputs/top_mapped_final.ddc -format ddc
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/UTAH_V1P1. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/ICG. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/IO. (PSYN-878)
Reading ddc file '/home/eamta7/EAMTA_2019/synopsys/pnr/inputs/top_mapped_final.ddc'.
Loaded 4 designs.
Current design is 'top_WIDTH18'.
Current design is 'top_WIDTH18'.

  Linking design 'top_WIDTH18'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               /home/eamta7/EAMTA_2019/synopsys/pnr/inputs/top_mapped_final.ddc, etc
  c5n_utah_std_v5_t27 (library) /home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db
  icg4utah (library)          /home/eamta7/EAMTA_2019/synopsys/pnr/logic/icg4utah.db
  UofU_Digital_v1_2 (library) /home/eamta7/EAMTA_2019/synopsys/pnr/logic/UofU_Digital_v1_2.db
  dw_foundation.sldb (library) /usr/synopsys/icc/M-2016.12-SP5-5/libraries/syn/dw_foundation.sldb
  io (library)                /home/eamta7/EAMTA_2019/synopsys/pnr/logic/io.db

Info: Creating auto CEL.
Information: UPF tracking is not supported in the hierarchical flow. This feature is disabled for the current session. (UPF-401)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named top_WIDTH18. (UIG-5)
1
icc_shell> link
  Linking design 'top_WIDTH18'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               /home/eamta7/EAMTA_2019/synopsys/pnr/inputs/top_mapped_final.ddc, etc
  c5n_utah_std_v5_t27 (library) /home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db
  icg4utah (library)          /home/eamta7/EAMTA_2019/synopsys/pnr/logic/icg4utah.db
  UofU_Digital_v1_2 (library) /home/eamta7/EAMTA_2019/synopsys/pnr/logic/UofU_Digital_v1_2.db
  dw_foundation.sldb (library) /usr/synopsys/icc/M-2016.12-SP5-5/libraries/syn/dw_foundation.sldb
  io (library)                /home/eamta7/EAMTA_2019/synopsys/pnr/logic/io.db

1
icc_shell> check_timing
Warning: The trip points for the library named icg4utah differ from those in the library named c5n_utah_std_v5_t27. (TIM-164)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 62 input ports that only have partial input delay specified. (TIM-212)
--------------------
clk[0]
rst[0]
cmdin[5]
cmdin[4]
cmdin[3]
cmdin[2]
cmdin[1]
cmdin[0]
din_1[17]
din_1[16]
din_1[15]
din_1[14]
din_1[13]
din_1[12]
din_1[11]
din_1[10]
din_1[9]
din_1[8]
din_1[7]
din_1[6]
din_1[5]
din_1[4]
din_1[3]
din_1[2]
din_1[1]
din_1[0]
din_2[17]
din_2[16]
din_2[15]
din_2[14]
din_2[13]
din_2[12]
din_2[11]
din_2[10]
din_2[9]
din_2[8]
din_2[7]
din_2[6]
din_2[5]
din_2[4]
din_2[3]
din_2[2]
din_2[1]
din_2[0]
din_3[17]
din_3[16]
din_3[15]
din_3[14]
din_3[13]
din_3[12]
din_3[11]
din_3[10]
din_3[9]
din_3[8]
din_3[7]
din_3[6]
din_3[5]
din_3[4]
din_3[3]
din_3[2]
din_3[1]
din_3[0]
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> start_gui
 + VUE INFO: Please click Verification->Hercules VUE in LayoutWindow menu
to launch VUE.

 + VUE ERROR: couldn't open socket: address already in use

 + VUE ERROR: couldn't open socket: address already in use

 + VUE ERROR: couldn't open socket: address already in use

 + VUE INFO: Found a usable port: 2348

Information: Loaded Hercules extension from /usr/synopsys/hercules/B-2008.09-SP5-HF4 (GUI-024)
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> source ../scripts/floorplan.tcl
Creating cell 'u_cornerul' in design 'top_WIDTH18'.
Creating cell 'u_cornerur' in design 'top_WIDTH18'.
Creating cell 'u_cornerlr' in design 'top_WIDTH18'.
Creating cell 'u_cornerll' in design 'top_WIDTH18'.
Creating cell 'u_vdd' in design 'top_WIDTH18'.
Creating cell 'u_gnd' in design 'top_WIDTH18'.
Creating net 'vdd!' in design 'top_WIDTH18'.
Creating net 'gnd!' in design 'top_WIDTH18'.
Connecting net 'vdd!' to pin 'u_vdd/vdd!'.
Connecting net 'gnd!' to pin 'u_gnd/gnd!'.
Creating cell 'u_clk[0]_pad' in design 'top_WIDTH18'.
Connecting net 'clk[0]' to pin 'u_clk[0]_pad/DataIn'.
Creating cell 'u_tielo_clk[0]' in design 'top_WIDTH18'.
Disconnecting net 'clk[0]' from port 'clk[0]'.
Creating net 'clk[0]_pad' in design 'top_WIDTH18'.
Connecting net 'clk[0]_pad' to pin 'u_clk[0]_pad/pad'.
Connecting net 'clk[0]_pad' to port 'clk[0]'.
Creating cell 'u_rst[0]_pad' in design 'top_WIDTH18'.
Connecting net 'rst[0]' to pin 'u_rst[0]_pad/DataIn'.
Creating cell 'u_tielo_rst[0]' in design 'top_WIDTH18'.
Disconnecting net 'rst[0]' from port 'rst[0]'.
Creating net 'rst[0]_pad' in design 'top_WIDTH18'.
Connecting net 'rst[0]_pad' to pin 'u_rst[0]_pad/pad'.
Connecting net 'rst[0]_pad' to port 'rst[0]'.
Creating cell 'u_cmdin[5]_pad' in design 'top_WIDTH18'.
Connecting net 'select_a[1]' to pin 'u_cmdin[5]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[5]' in design 'top_WIDTH18'.
Disconnecting net 'select_a[1]' from port 'cmdin[5]'.
Creating net 'cmdin[5]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[5]_pad' to pin 'u_cmdin[5]_pad/pad'.
Connecting net 'cmdin[5]_pad' to port 'cmdin[5]'.
Creating cell 'u_cmdin[4]_pad' in design 'top_WIDTH18'.
Connecting net 'select_a[0]' to pin 'u_cmdin[4]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[4]' in design 'top_WIDTH18'.
Disconnecting net 'select_a[0]' from port 'cmdin[4]'.
Creating net 'cmdin[4]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[4]_pad' to pin 'u_cmdin[4]_pad/pad'.
Connecting net 'cmdin[4]_pad' to port 'cmdin[4]'.
Creating cell 'u_cmdin[3]_pad' in design 'top_WIDTH18'.
Connecting net 'select_b[1]' to pin 'u_cmdin[3]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[3]' in design 'top_WIDTH18'.
Disconnecting net 'select_b[1]' from port 'cmdin[3]'.
Creating net 'cmdin[3]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[3]_pad' to pin 'u_cmdin[3]_pad/pad'.
Connecting net 'cmdin[3]_pad' to port 'cmdin[3]'.
Creating cell 'u_cmdin[2]_pad' in design 'top_WIDTH18'.
Connecting net 'select_b[0]' to pin 'u_cmdin[2]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[2]' in design 'top_WIDTH18'.
Disconnecting net 'select_b[0]' from port 'cmdin[2]'.
Creating net 'cmdin[2]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[2]_pad' to pin 'u_cmdin[2]_pad/pad'.
Connecting net 'cmdin[2]_pad' to port 'cmdin[2]'.
Creating cell 'u_cmdin[1]_pad' in design 'top_WIDTH18'.
Connecting net 'cmd_reg[1]' to pin 'u_cmdin[1]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[1]' in design 'top_WIDTH18'.
Disconnecting net 'cmd_reg[1]' from port 'cmdin[1]'.
Creating net 'cmdin[1]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[1]_pad' to pin 'u_cmdin[1]_pad/pad'.
Connecting net 'cmdin[1]_pad' to port 'cmdin[1]'.
Creating cell 'u_cmdin[0]_pad' in design 'top_WIDTH18'.
Connecting net 'cmd_reg[0]' to pin 'u_cmdin[0]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[0]' in design 'top_WIDTH18'.
Disconnecting net 'cmd_reg[0]' from port 'cmdin[0]'.
Creating net 'cmdin[0]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[0]_pad' to pin 'u_cmdin[0]_pad/pad'.
Connecting net 'cmdin[0]_pad' to port 'cmdin[0]'.
Creating cell 'u_din_1[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[17]' to pin 'u_din_1[17]_pad/DataIn'.
Creating cell 'u_tielo_din_1[17]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[17]' from port 'din_1[17]'.
Creating net 'din_1[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[17]_pad' to pin 'u_din_1[17]_pad/pad'.
Connecting net 'din_1[17]_pad' to port 'din_1[17]'.
Creating cell 'u_din_1[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[16]' to pin 'u_din_1[16]_pad/DataIn'.
Creating cell 'u_tielo_din_1[16]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[16]' from port 'din_1[16]'.
Creating net 'din_1[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[16]_pad' to pin 'u_din_1[16]_pad/pad'.
Connecting net 'din_1[16]_pad' to port 'din_1[16]'.
Creating cell 'u_din_1[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[15]' to pin 'u_din_1[15]_pad/DataIn'.
Creating cell 'u_tielo_din_1[15]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[15]' from port 'din_1[15]'.
Creating net 'din_1[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[15]_pad' to pin 'u_din_1[15]_pad/pad'.
Connecting net 'din_1[15]_pad' to port 'din_1[15]'.
Creating cell 'u_din_1[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[14]' to pin 'u_din_1[14]_pad/DataIn'.
Creating cell 'u_tielo_din_1[14]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[14]' from port 'din_1[14]'.
Creating net 'din_1[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[14]_pad' to pin 'u_din_1[14]_pad/pad'.
Connecting net 'din_1[14]_pad' to port 'din_1[14]'.
Creating cell 'u_din_1[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[13]' to pin 'u_din_1[13]_pad/DataIn'.
Creating cell 'u_tielo_din_1[13]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[13]' from port 'din_1[13]'.
Creating net 'din_1[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[13]_pad' to pin 'u_din_1[13]_pad/pad'.
Connecting net 'din_1[13]_pad' to port 'din_1[13]'.
Creating cell 'u_din_1[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[12]' to pin 'u_din_1[12]_pad/DataIn'.
Creating cell 'u_tielo_din_1[12]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[12]' from port 'din_1[12]'.
Creating net 'din_1[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[12]_pad' to pin 'u_din_1[12]_pad/pad'.
Connecting net 'din_1[12]_pad' to port 'din_1[12]'.
Creating cell 'u_din_1[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[11]' to pin 'u_din_1[11]_pad/DataIn'.
Creating cell 'u_tielo_din_1[11]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[11]' from port 'din_1[11]'.
Creating net 'din_1[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[11]_pad' to pin 'u_din_1[11]_pad/pad'.
Connecting net 'din_1[11]_pad' to port 'din_1[11]'.
Creating cell 'u_din_1[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[10]' to pin 'u_din_1[10]_pad/DataIn'.
Creating cell 'u_tielo_din_1[10]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[10]' from port 'din_1[10]'.
Creating net 'din_1[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[10]_pad' to pin 'u_din_1[10]_pad/pad'.
Connecting net 'din_1[10]_pad' to port 'din_1[10]'.
Creating cell 'u_din_1[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[9]' to pin 'u_din_1[9]_pad/DataIn'.
Creating cell 'u_tielo_din_1[9]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[9]' from port 'din_1[9]'.
Creating net 'din_1[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[9]_pad' to pin 'u_din_1[9]_pad/pad'.
Connecting net 'din_1[9]_pad' to port 'din_1[9]'.
Creating cell 'u_din_1[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[8]' to pin 'u_din_1[8]_pad/DataIn'.
Creating cell 'u_tielo_din_1[8]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[8]' from port 'din_1[8]'.
Creating net 'din_1[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[8]_pad' to pin 'u_din_1[8]_pad/pad'.
Connecting net 'din_1[8]_pad' to port 'din_1[8]'.
Creating cell 'u_din_1[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[7]' to pin 'u_din_1[7]_pad/DataIn'.
Creating cell 'u_tielo_din_1[7]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[7]' from port 'din_1[7]'.
Creating net 'din_1[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[7]_pad' to pin 'u_din_1[7]_pad/pad'.
Connecting net 'din_1[7]_pad' to port 'din_1[7]'.
Creating cell 'u_din_1[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[6]' to pin 'u_din_1[6]_pad/DataIn'.
Creating cell 'u_tielo_din_1[6]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[6]' from port 'din_1[6]'.
Creating net 'din_1[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[6]_pad' to pin 'u_din_1[6]_pad/pad'.
Connecting net 'din_1[6]_pad' to port 'din_1[6]'.
Creating cell 'u_din_1[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[5]' to pin 'u_din_1[5]_pad/DataIn'.
Creating cell 'u_tielo_din_1[5]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[5]' from port 'din_1[5]'.
Creating net 'din_1[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[5]_pad' to pin 'u_din_1[5]_pad/pad'.
Connecting net 'din_1[5]_pad' to port 'din_1[5]'.
Creating cell 'u_din_1[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[4]' to pin 'u_din_1[4]_pad/DataIn'.
Creating cell 'u_tielo_din_1[4]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[4]' from port 'din_1[4]'.
Creating net 'din_1[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[4]_pad' to pin 'u_din_1[4]_pad/pad'.
Connecting net 'din_1[4]_pad' to port 'din_1[4]'.
Creating cell 'u_din_1[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[3]' to pin 'u_din_1[3]_pad/DataIn'.
Creating cell 'u_tielo_din_1[3]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[3]' from port 'din_1[3]'.
Creating net 'din_1[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[3]_pad' to pin 'u_din_1[3]_pad/pad'.
Connecting net 'din_1[3]_pad' to port 'din_1[3]'.
Creating cell 'u_din_1[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[2]' to pin 'u_din_1[2]_pad/DataIn'.
Creating cell 'u_tielo_din_1[2]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[2]' from port 'din_1[2]'.
Creating net 'din_1[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[2]_pad' to pin 'u_din_1[2]_pad/pad'.
Connecting net 'din_1[2]_pad' to port 'din_1[2]'.
Creating cell 'u_din_1[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[1]' to pin 'u_din_1[1]_pad/DataIn'.
Creating cell 'u_tielo_din_1[1]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[1]' from port 'din_1[1]'.
Creating net 'din_1[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[1]_pad' to pin 'u_din_1[1]_pad/pad'.
Connecting net 'din_1[1]_pad' to port 'din_1[1]'.
Creating cell 'u_din_1[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[0]' to pin 'u_din_1[0]_pad/DataIn'.
Creating cell 'u_tielo_din_1[0]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[0]' from port 'din_1[0]'.
Creating net 'din_1[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[0]_pad' to pin 'u_din_1[0]_pad/pad'.
Connecting net 'din_1[0]_pad' to port 'din_1[0]'.
Creating cell 'u_din_2[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[17]' to pin 'u_din_2[17]_pad/DataIn'.
Creating cell 'u_tielo_din_2[17]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[17]' from port 'din_2[17]'.
Creating net 'din_2[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[17]_pad' to pin 'u_din_2[17]_pad/pad'.
Connecting net 'din_2[17]_pad' to port 'din_2[17]'.
Creating cell 'u_din_2[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[16]' to pin 'u_din_2[16]_pad/DataIn'.
Creating cell 'u_tielo_din_2[16]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[16]' from port 'din_2[16]'.
Creating net 'din_2[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[16]_pad' to pin 'u_din_2[16]_pad/pad'.
Connecting net 'din_2[16]_pad' to port 'din_2[16]'.
Creating cell 'u_din_2[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[15]' to pin 'u_din_2[15]_pad/DataIn'.
Creating cell 'u_tielo_din_2[15]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[15]' from port 'din_2[15]'.
Creating net 'din_2[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[15]_pad' to pin 'u_din_2[15]_pad/pad'.
Connecting net 'din_2[15]_pad' to port 'din_2[15]'.
Creating cell 'u_din_2[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[14]' to pin 'u_din_2[14]_pad/DataIn'.
Creating cell 'u_tielo_din_2[14]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[14]' from port 'din_2[14]'.
Creating net 'din_2[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[14]_pad' to pin 'u_din_2[14]_pad/pad'.
Connecting net 'din_2[14]_pad' to port 'din_2[14]'.
Creating cell 'u_din_2[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[13]' to pin 'u_din_2[13]_pad/DataIn'.
Creating cell 'u_tielo_din_2[13]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[13]' from port 'din_2[13]'.
Creating net 'din_2[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[13]_pad' to pin 'u_din_2[13]_pad/pad'.
Connecting net 'din_2[13]_pad' to port 'din_2[13]'.
Creating cell 'u_din_2[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[12]' to pin 'u_din_2[12]_pad/DataIn'.
Creating cell 'u_tielo_din_2[12]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[12]' from port 'din_2[12]'.
Creating net 'din_2[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[12]_pad' to pin 'u_din_2[12]_pad/pad'.
Connecting net 'din_2[12]_pad' to port 'din_2[12]'.
Creating cell 'u_din_2[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[11]' to pin 'u_din_2[11]_pad/DataIn'.
Creating cell 'u_tielo_din_2[11]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[11]' from port 'din_2[11]'.
Creating net 'din_2[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[11]_pad' to pin 'u_din_2[11]_pad/pad'.
Connecting net 'din_2[11]_pad' to port 'din_2[11]'.
Creating cell 'u_din_2[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[10]' to pin 'u_din_2[10]_pad/DataIn'.
Creating cell 'u_tielo_din_2[10]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[10]' from port 'din_2[10]'.
Creating net 'din_2[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[10]_pad' to pin 'u_din_2[10]_pad/pad'.
Connecting net 'din_2[10]_pad' to port 'din_2[10]'.
Creating cell 'u_din_2[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[9]' to pin 'u_din_2[9]_pad/DataIn'.
Creating cell 'u_tielo_din_2[9]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[9]' from port 'din_2[9]'.
Creating net 'din_2[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[9]_pad' to pin 'u_din_2[9]_pad/pad'.
Connecting net 'din_2[9]_pad' to port 'din_2[9]'.
Creating cell 'u_din_2[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[8]' to pin 'u_din_2[8]_pad/DataIn'.
Creating cell 'u_tielo_din_2[8]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[8]' from port 'din_2[8]'.
Creating net 'din_2[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[8]_pad' to pin 'u_din_2[8]_pad/pad'.
Connecting net 'din_2[8]_pad' to port 'din_2[8]'.
Creating cell 'u_din_2[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[7]' to pin 'u_din_2[7]_pad/DataIn'.
Creating cell 'u_tielo_din_2[7]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[7]' from port 'din_2[7]'.
Creating net 'din_2[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[7]_pad' to pin 'u_din_2[7]_pad/pad'.
Connecting net 'din_2[7]_pad' to port 'din_2[7]'.
Creating cell 'u_din_2[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[6]' to pin 'u_din_2[6]_pad/DataIn'.
Creating cell 'u_tielo_din_2[6]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[6]' from port 'din_2[6]'.
Creating net 'din_2[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[6]_pad' to pin 'u_din_2[6]_pad/pad'.
Connecting net 'din_2[6]_pad' to port 'din_2[6]'.
Creating cell 'u_din_2[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[5]' to pin 'u_din_2[5]_pad/DataIn'.
Creating cell 'u_tielo_din_2[5]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[5]' from port 'din_2[5]'.
Creating net 'din_2[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[5]_pad' to pin 'u_din_2[5]_pad/pad'.
Connecting net 'din_2[5]_pad' to port 'din_2[5]'.
Creating cell 'u_din_2[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[4]' to pin 'u_din_2[4]_pad/DataIn'.
Creating cell 'u_tielo_din_2[4]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[4]' from port 'din_2[4]'.
Creating net 'din_2[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[4]_pad' to pin 'u_din_2[4]_pad/pad'.
Connecting net 'din_2[4]_pad' to port 'din_2[4]'.
Creating cell 'u_din_2[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[3]' to pin 'u_din_2[3]_pad/DataIn'.
Creating cell 'u_tielo_din_2[3]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[3]' from port 'din_2[3]'.
Creating net 'din_2[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[3]_pad' to pin 'u_din_2[3]_pad/pad'.
Connecting net 'din_2[3]_pad' to port 'din_2[3]'.
Creating cell 'u_din_2[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[2]' to pin 'u_din_2[2]_pad/DataIn'.
Creating cell 'u_tielo_din_2[2]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[2]' from port 'din_2[2]'.
Creating net 'din_2[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[2]_pad' to pin 'u_din_2[2]_pad/pad'.
Connecting net 'din_2[2]_pad' to port 'din_2[2]'.
Creating cell 'u_din_2[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[1]' to pin 'u_din_2[1]_pad/DataIn'.
Creating cell 'u_tielo_din_2[1]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[1]' from port 'din_2[1]'.
Creating net 'din_2[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[1]_pad' to pin 'u_din_2[1]_pad/pad'.
Connecting net 'din_2[1]_pad' to port 'din_2[1]'.
Creating cell 'u_din_2[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[0]' to pin 'u_din_2[0]_pad/DataIn'.
Creating cell 'u_tielo_din_2[0]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[0]' from port 'din_2[0]'.
Creating net 'din_2[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[0]_pad' to pin 'u_din_2[0]_pad/pad'.
Connecting net 'din_2[0]_pad' to port 'din_2[0]'.
Creating cell 'u_din_3[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[17]' to pin 'u_din_3[17]_pad/DataIn'.
Creating cell 'u_tielo_din_3[17]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[17]' from port 'din_3[17]'.
Creating net 'din_3[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[17]_pad' to pin 'u_din_3[17]_pad/pad'.
Connecting net 'din_3[17]_pad' to port 'din_3[17]'.
Creating cell 'u_din_3[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[16]' to pin 'u_din_3[16]_pad/DataIn'.
Creating cell 'u_tielo_din_3[16]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[16]' from port 'din_3[16]'.
Creating net 'din_3[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[16]_pad' to pin 'u_din_3[16]_pad/pad'.
Connecting net 'din_3[16]_pad' to port 'din_3[16]'.
Creating cell 'u_din_3[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[15]' to pin 'u_din_3[15]_pad/DataIn'.
Creating cell 'u_tielo_din_3[15]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[15]' from port 'din_3[15]'.
Creating net 'din_3[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[15]_pad' to pin 'u_din_3[15]_pad/pad'.
Connecting net 'din_3[15]_pad' to port 'din_3[15]'.
Creating cell 'u_din_3[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[14]' to pin 'u_din_3[14]_pad/DataIn'.
Creating cell 'u_tielo_din_3[14]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[14]' from port 'din_3[14]'.
Creating net 'din_3[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[14]_pad' to pin 'u_din_3[14]_pad/pad'.
Connecting net 'din_3[14]_pad' to port 'din_3[14]'.
Creating cell 'u_din_3[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[13]' to pin 'u_din_3[13]_pad/DataIn'.
Creating cell 'u_tielo_din_3[13]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[13]' from port 'din_3[13]'.
Creating net 'din_3[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[13]_pad' to pin 'u_din_3[13]_pad/pad'.
Connecting net 'din_3[13]_pad' to port 'din_3[13]'.
Creating cell 'u_din_3[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[12]' to pin 'u_din_3[12]_pad/DataIn'.
Creating cell 'u_tielo_din_3[12]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[12]' from port 'din_3[12]'.
Creating net 'din_3[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[12]_pad' to pin 'u_din_3[12]_pad/pad'.
Connecting net 'din_3[12]_pad' to port 'din_3[12]'.
Creating cell 'u_din_3[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[11]' to pin 'u_din_3[11]_pad/DataIn'.
Creating cell 'u_tielo_din_3[11]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[11]' from port 'din_3[11]'.
Creating net 'din_3[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[11]_pad' to pin 'u_din_3[11]_pad/pad'.
Connecting net 'din_3[11]_pad' to port 'din_3[11]'.
Creating cell 'u_din_3[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[10]' to pin 'u_din_3[10]_pad/DataIn'.
Creating cell 'u_tielo_din_3[10]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[10]' from port 'din_3[10]'.
Creating net 'din_3[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[10]_pad' to pin 'u_din_3[10]_pad/pad'.
Connecting net 'din_3[10]_pad' to port 'din_3[10]'.
Creating cell 'u_din_3[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[9]' to pin 'u_din_3[9]_pad/DataIn'.
Creating cell 'u_tielo_din_3[9]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[9]' from port 'din_3[9]'.
Creating net 'din_3[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[9]_pad' to pin 'u_din_3[9]_pad/pad'.
Connecting net 'din_3[9]_pad' to port 'din_3[9]'.
Creating cell 'u_din_3[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[8]' to pin 'u_din_3[8]_pad/DataIn'.
Creating cell 'u_tielo_din_3[8]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[8]' from port 'din_3[8]'.
Creating net 'din_3[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[8]_pad' to pin 'u_din_3[8]_pad/pad'.
Connecting net 'din_3[8]_pad' to port 'din_3[8]'.
Creating cell 'u_din_3[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[7]' to pin 'u_din_3[7]_pad/DataIn'.
Creating cell 'u_tielo_din_3[7]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[7]' from port 'din_3[7]'.
Creating net 'din_3[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[7]_pad' to pin 'u_din_3[7]_pad/pad'.
Connecting net 'din_3[7]_pad' to port 'din_3[7]'.
Creating cell 'u_din_3[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[6]' to pin 'u_din_3[6]_pad/DataIn'.
Creating cell 'u_tielo_din_3[6]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[6]' from port 'din_3[6]'.
Creating net 'din_3[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[6]_pad' to pin 'u_din_3[6]_pad/pad'.
Connecting net 'din_3[6]_pad' to port 'din_3[6]'.
Creating cell 'u_din_3[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[5]' to pin 'u_din_3[5]_pad/DataIn'.
Creating cell 'u_tielo_din_3[5]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[5]' from port 'din_3[5]'.
Creating net 'din_3[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[5]_pad' to pin 'u_din_3[5]_pad/pad'.
Connecting net 'din_3[5]_pad' to port 'din_3[5]'.
Creating cell 'u_din_3[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[4]' to pin 'u_din_3[4]_pad/DataIn'.
Creating cell 'u_tielo_din_3[4]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[4]' from port 'din_3[4]'.
Creating net 'din_3[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[4]_pad' to pin 'u_din_3[4]_pad/pad'.
Connecting net 'din_3[4]_pad' to port 'din_3[4]'.
Creating cell 'u_din_3[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[3]' to pin 'u_din_3[3]_pad/DataIn'.
Creating cell 'u_tielo_din_3[3]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[3]' from port 'din_3[3]'.
Creating net 'din_3[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[3]_pad' to pin 'u_din_3[3]_pad/pad'.
Connecting net 'din_3[3]_pad' to port 'din_3[3]'.
Creating cell 'u_din_3[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[2]' to pin 'u_din_3[2]_pad/DataIn'.
Creating cell 'u_tielo_din_3[2]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[2]' from port 'din_3[2]'.
Creating net 'din_3[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[2]_pad' to pin 'u_din_3[2]_pad/pad'.
Connecting net 'din_3[2]_pad' to port 'din_3[2]'.
Creating cell 'u_din_3[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[1]' to pin 'u_din_3[1]_pad/DataIn'.
Creating cell 'u_tielo_din_3[1]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[1]' from port 'din_3[1]'.
Creating net 'din_3[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[1]_pad' to pin 'u_din_3[1]_pad/pad'.
Connecting net 'din_3[1]_pad' to port 'din_3[1]'.
Creating cell 'u_din_3[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[0]' to pin 'u_din_3[0]_pad/DataIn'.
Creating cell 'u_tielo_din_3[0]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[0]' from port 'din_3[0]'.
Creating net 'din_3[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[0]_pad' to pin 'u_din_3[0]_pad/pad'.
Connecting net 'din_3[0]_pad' to port 'din_3[0]'.
Creating cell 'u_dout_low[1]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[1]' to pin 'u_dout_low[1]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[1]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[1]' from port 'dout_low[1]'.
Creating net 'dout_low[1]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[1]_pad' to pin 'u_dout_low[1]_pad/pad'.
Connecting net 'dout_low[1]_pad' to port 'dout_low[1]'.
Creating cell 'u_dout_low[0]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[0]' to pin 'u_dout_low[0]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[0]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[0]' from port 'dout_low[0]'.
Creating net 'dout_low[0]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[0]_pad' to pin 'u_dout_low[0]_pad/pad'.
Connecting net 'dout_low[0]_pad' to port 'dout_low[0]'.
Creating cell 'u_dout_high[17]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[17]' to pin 'u_dout_high[17]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[17]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[17]' from port 'dout_high[17]'.
Creating net 'dout_high[17]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[17]_pad' to pin 'u_dout_high[17]_pad/pad'.
Connecting net 'dout_high[17]_pad' to port 'dout_high[17]'.
Creating cell 'u_dout_high[16]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[16]' to pin 'u_dout_high[16]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[16]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[16]' from port 'dout_high[16]'.
Creating net 'dout_high[16]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[16]_pad' to pin 'u_dout_high[16]_pad/pad'.
Connecting net 'dout_high[16]_pad' to port 'dout_high[16]'.
Creating cell 'u_dout_high[15]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[15]' to pin 'u_dout_high[15]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[15]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[15]' from port 'dout_high[15]'.
Creating net 'dout_high[15]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[15]_pad' to pin 'u_dout_high[15]_pad/pad'.
Connecting net 'dout_high[15]_pad' to port 'dout_high[15]'.
Creating cell 'u_dout_high[14]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[14]' to pin 'u_dout_high[14]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[14]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[14]' from port 'dout_high[14]'.
Creating net 'dout_high[14]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[14]_pad' to pin 'u_dout_high[14]_pad/pad'.
Connecting net 'dout_high[14]_pad' to port 'dout_high[14]'.
Creating cell 'u_dout_high[13]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[13]' to pin 'u_dout_high[13]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[13]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[13]' from port 'dout_high[13]'.
Creating net 'dout_high[13]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[13]_pad' to pin 'u_dout_high[13]_pad/pad'.
Connecting net 'dout_high[13]_pad' to port 'dout_high[13]'.
Creating cell 'u_dout_high[12]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[12]' to pin 'u_dout_high[12]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[12]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[12]' from port 'dout_high[12]'.
Creating net 'dout_high[12]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[12]_pad' to pin 'u_dout_high[12]_pad/pad'.
Connecting net 'dout_high[12]_pad' to port 'dout_high[12]'.
Creating cell 'u_dout_high[11]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[11]' to pin 'u_dout_high[11]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[11]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[11]' from port 'dout_high[11]'.
Creating net 'dout_high[11]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[11]_pad' to pin 'u_dout_high[11]_pad/pad'.
Connecting net 'dout_high[11]_pad' to port 'dout_high[11]'.
Creating cell 'u_dout_high[10]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[10]' to pin 'u_dout_high[10]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[10]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[10]' from port 'dout_high[10]'.
Creating net 'dout_high[10]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[10]_pad' to pin 'u_dout_high[10]_pad/pad'.
Connecting net 'dout_high[10]_pad' to port 'dout_high[10]'.
Creating cell 'u_dout_high[9]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[9]' to pin 'u_dout_high[9]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[9]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[9]' from port 'dout_high[9]'.
Creating net 'dout_high[9]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[9]_pad' to pin 'u_dout_high[9]_pad/pad'.
Connecting net 'dout_high[9]_pad' to port 'dout_high[9]'.
Creating cell 'u_dout_high[8]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[8]' to pin 'u_dout_high[8]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[8]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[8]' from port 'dout_high[8]'.
Creating net 'dout_high[8]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[8]_pad' to pin 'u_dout_high[8]_pad/pad'.
Connecting net 'dout_high[8]_pad' to port 'dout_high[8]'.
Creating cell 'u_dout_high[7]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[7]' to pin 'u_dout_high[7]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[7]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[7]' from port 'dout_high[7]'.
Creating net 'dout_high[7]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[7]_pad' to pin 'u_dout_high[7]_pad/pad'.
Connecting net 'dout_high[7]_pad' to port 'dout_high[7]'.
Creating cell 'u_dout_high[6]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[6]' to pin 'u_dout_high[6]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[6]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[6]' from port 'dout_high[6]'.
Creating net 'dout_high[6]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[6]_pad' to pin 'u_dout_high[6]_pad/pad'.
Connecting net 'dout_high[6]_pad' to port 'dout_high[6]'.
Creating cell 'u_dout_high[5]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[5]' to pin 'u_dout_high[5]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[5]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[5]' from port 'dout_high[5]'.
Creating net 'dout_high[5]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[5]_pad' to pin 'u_dout_high[5]_pad/pad'.
Connecting net 'dout_high[5]_pad' to port 'dout_high[5]'.
Creating cell 'u_dout_high[4]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[4]' to pin 'u_dout_high[4]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[4]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[4]' from port 'dout_high[4]'.
Creating net 'dout_high[4]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[4]_pad' to pin 'u_dout_high[4]_pad/pad'.
Connecting net 'dout_high[4]_pad' to port 'dout_high[4]'.
Creating cell 'u_dout_high[3]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[3]' to pin 'u_dout_high[3]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[3]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[3]' from port 'dout_high[3]'.
Creating net 'dout_high[3]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[3]_pad' to pin 'u_dout_high[3]_pad/pad'.
Connecting net 'dout_high[3]_pad' to port 'dout_high[3]'.
Creating cell 'u_dout_high[2]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[2]' to pin 'u_dout_high[2]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[2]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[2]' from port 'dout_high[2]'.
Creating net 'dout_high[2]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[2]_pad' to pin 'u_dout_high[2]_pad/pad'.
Connecting net 'dout_high[2]_pad' to port 'dout_high[2]'.
Creating cell 'u_dout_high[1]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[1]' to pin 'u_dout_high[1]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[1]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[1]' from port 'dout_high[1]'.
Creating net 'dout_high[1]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[1]_pad' to pin 'u_dout_high[1]_pad/pad'.
Connecting net 'dout_high[1]_pad' to port 'dout_high[1]'.
Creating cell 'u_dout_high[0]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[0]' to pin 'u_dout_high[0]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[0]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[0]' from port 'dout_high[0]'.
Creating net 'dout_high[0]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[0]_pad' to pin 'u_dout_high[0]_pad/pad'.
Connecting net 'dout_high[0]_pad' to port 'dout_high[0]'.
Creating cell 'u_zero[0]_pad' in design 'top_WIDTH18'.
Connecting net 'zero[0]' to pin 'u_zero[0]_pad/DataOut'.
Creating cell 'u_tiehi_zero[0]' in design 'top_WIDTH18'.
Disconnecting net 'zero[0]' from port 'zero[0]'.
Creating net 'zero[0]_pad' in design 'top_WIDTH18'.
Connecting net 'zero[0]_pad' to pin 'u_zero[0]_pad/pad'.
Connecting net 'zero[0]_pad' to port 'zero[0]'.
Creating cell 'u_error[0]_pad' in design 'top_WIDTH18'.
Connecting net 'error[0]' to pin 'u_error[0]_pad/DataOut'.
Creating cell 'u_tiehi_error[0]' in design 'top_WIDTH18'.
Disconnecting net 'error[0]' from port 'error[0]'.
Creating net 'error[0]_pad' in design 'top_WIDTH18'.
Connecting net 'error[0]_pad' to pin 'u_error[0]_pad/pad'.
Connecting net 'error[0]_pad' to port 'error[0]'.
Creating cell 'u_dout_low[17]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[17]' to pin 'u_dout_low[17]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[17]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[17]' from port 'dout_low[17]'.
Creating net 'dout_low[17]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[17]_pad' to pin 'u_dout_low[17]_pad/pad'.
Connecting net 'dout_low[17]_pad' to port 'dout_low[17]'.
Creating cell 'u_dout_low[16]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[16]' to pin 'u_dout_low[16]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[16]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[16]' from port 'dout_low[16]'.
Creating net 'dout_low[16]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[16]_pad' to pin 'u_dout_low[16]_pad/pad'.
Connecting net 'dout_low[16]_pad' to port 'dout_low[16]'.
Creating cell 'u_dout_low[15]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[15]' to pin 'u_dout_low[15]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[15]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[15]' from port 'dout_low[15]'.
Creating net 'dout_low[15]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[15]_pad' to pin 'u_dout_low[15]_pad/pad'.
Connecting net 'dout_low[15]_pad' to port 'dout_low[15]'.
Creating cell 'u_dout_low[14]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[14]' to pin 'u_dout_low[14]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[14]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[14]' from port 'dout_low[14]'.
Creating net 'dout_low[14]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[14]_pad' to pin 'u_dout_low[14]_pad/pad'.
Connecting net 'dout_low[14]_pad' to port 'dout_low[14]'.
Creating cell 'u_dout_low[13]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[13]' to pin 'u_dout_low[13]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[13]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[13]' from port 'dout_low[13]'.
Creating net 'dout_low[13]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[13]_pad' to pin 'u_dout_low[13]_pad/pad'.
Connecting net 'dout_low[13]_pad' to port 'dout_low[13]'.
Creating cell 'u_dout_low[12]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[12]' to pin 'u_dout_low[12]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[12]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[12]' from port 'dout_low[12]'.
Creating net 'dout_low[12]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[12]_pad' to pin 'u_dout_low[12]_pad/pad'.
Connecting net 'dout_low[12]_pad' to port 'dout_low[12]'.
Creating cell 'u_dout_low[11]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[11]' to pin 'u_dout_low[11]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[11]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[11]' from port 'dout_low[11]'.
Creating net 'dout_low[11]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[11]_pad' to pin 'u_dout_low[11]_pad/pad'.
Connecting net 'dout_low[11]_pad' to port 'dout_low[11]'.
Creating cell 'u_dout_low[10]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[10]' to pin 'u_dout_low[10]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[10]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[10]' from port 'dout_low[10]'.
Creating net 'dout_low[10]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[10]_pad' to pin 'u_dout_low[10]_pad/pad'.
Connecting net 'dout_low[10]_pad' to port 'dout_low[10]'.
Creating cell 'u_dout_low[9]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[9]' to pin 'u_dout_low[9]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[9]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[9]' from port 'dout_low[9]'.
Creating net 'dout_low[9]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[9]_pad' to pin 'u_dout_low[9]_pad/pad'.
Connecting net 'dout_low[9]_pad' to port 'dout_low[9]'.
Creating cell 'u_dout_low[8]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[8]' to pin 'u_dout_low[8]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[8]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[8]' from port 'dout_low[8]'.
Creating net 'dout_low[8]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[8]_pad' to pin 'u_dout_low[8]_pad/pad'.
Connecting net 'dout_low[8]_pad' to port 'dout_low[8]'.
Creating cell 'u_dout_low[7]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[7]' to pin 'u_dout_low[7]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[7]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[7]' from port 'dout_low[7]'.
Creating net 'dout_low[7]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[7]_pad' to pin 'u_dout_low[7]_pad/pad'.
Connecting net 'dout_low[7]_pad' to port 'dout_low[7]'.
Creating cell 'u_dout_low[6]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[6]' to pin 'u_dout_low[6]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[6]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[6]' from port 'dout_low[6]'.
Creating net 'dout_low[6]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[6]_pad' to pin 'u_dout_low[6]_pad/pad'.
Connecting net 'dout_low[6]_pad' to port 'dout_low[6]'.
Creating cell 'u_dout_low[5]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[5]' to pin 'u_dout_low[5]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[5]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[5]' from port 'dout_low[5]'.
Creating net 'dout_low[5]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[5]_pad' to pin 'u_dout_low[5]_pad/pad'.
Connecting net 'dout_low[5]_pad' to port 'dout_low[5]'.
Creating cell 'u_dout_low[4]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[4]' to pin 'u_dout_low[4]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[4]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[4]' from port 'dout_low[4]'.
Creating net 'dout_low[4]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[4]_pad' to pin 'u_dout_low[4]_pad/pad'.
Connecting net 'dout_low[4]_pad' to port 'dout_low[4]'.
Creating cell 'u_dout_low[3]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[3]' to pin 'u_dout_low[3]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[3]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[3]' from port 'dout_low[3]'.
Creating net 'dout_low[3]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[3]_pad' to pin 'u_dout_low[3]_pad/pad'.
Connecting net 'dout_low[3]_pad' to port 'dout_low[3]'.
Creating cell 'u_dout_low[2]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[2]' to pin 'u_dout_low[2]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[2]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[2]' from port 'dout_low[2]'.
Creating net 'dout_low[2]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[2]_pad' to pin 'u_dout_low[2]_pad/pad'.
Connecting net 'dout_low[2]_pad' to port 'dout_low[2]'.
Information: Setting attribute 'is_pad' on pin 'u_dout_high[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_zero[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_rst[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_error[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_clk[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[0]_pad/pad'. (MWUI-031)
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Please define PAD Pad_Corner_New orientation. (rotate 0 assumed)
Pad Orientation Adjustment: Rotate 90
Please define PAD pad_vdd orientation. (rotate 0 assumed)
Pad Orientation Adjustment: Rotate 90
Please define PAD pad_gnd orientation. (rotate 0 assumed)
Pad Orientation Adjustment: Rotate 90
Please define PAD pad_bidirhe orientation. (rotate 0 assumed)
Pad Orientation Adjustment: Rotate 90
4 pins are constrained in TDF table
There are 100 pins in total
4 pads are constrained in TDF table
There are 102 IO pads 4 corner pads in total
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Decrease number of rows to 50
Start to create wire tracks ...
GRC reference (270000,270000), dimensions (30000, 30000)
Start to place pads/pins ...
Info: all the IO pins are purged, since both pad and pin exist.
Warning: Initialize the orientation of library cell "Pad_Corner_New" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_vdd" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_gnd" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_bidirhe" as"W". (APLUI-044)
There are 0 pads constrained by min IO spacing.
Top core spacing increased, pad limited.
Right core spacing increased, pad limited.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Increase Left/Right to core distance by 1.2
Pad Limited detected in Bottom/Top sides.
Enlarge core width to 2402.4 by 492
Increase Bottom/Top to core distance by 0.6
Pad Limited detected in Left/Right sides.
Enlarge core height to 2373 by 492
Core aspect ratio adjusted to 0.988
Core Utilization adjusted to 0.449
Pad limited detected. Try fixed die size floor plan ...
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Start to create wire tracks ...
GRC reference (270000,270000), dimensions (30000, 30000)
Start to place pads/pins ...
Warning: Initialize the orientation of library cell "Pad_Corner_New" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_vdd" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_gnd" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_bidirhe" as"W". (APLUI-044)
There are 0 pads constrained by min IO spacing.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Warning: Pad cells edges are now open for terminal placement (FPHSM-0019)
Number of terminals created: 100.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name          Original Ports
top_WIDTH18              100
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Width & Height
        Core Utilization = 0.449
        Number Of Rows = 63
        Core Width = 2402.4
        Core Height = 2373
        Aspect Ratio = 0.988
Planner run through successfully.
Hierarchical pad insertion...
WARNING : Pad filler cell pad_space43_2 orientation is not defined
Warning: Initialize the orientation of library cell "pad_space43_2" as"W". (APLUI-044)
WARNING : Cannot find filler cells for bottom gap (391200 0) (397500 0)
WARNING : Cannot find filler cells for bottom gap (487500 0) (493800 0)
WARNING : Cannot find filler cells for bottom gap (583800 0) (589950 0)
WARNING : Cannot find filler cells for bottom gap (679950 0) (686250 0)
WARNING : Cannot find filler cells for bottom gap (776250 0) (782550 0)
WARNING : Cannot find filler cells for bottom gap (872550 0) (878700 0)
WARNING : Cannot find filler cells for bottom gap (968700 0) (975000 0)
WARNING : Cannot find filler cells for bottom gap (1065000 0) (1071300 0)
WARNING : Cannot find filler cells for bottom gap (1161300 0) (1167450 0)
WARNING : Cannot find filler cells for bottom gap (1257450 0) (1263750 0)
WARNING : Cannot find filler cells for bottom gap (1353750 0) (1360050 0)
WARNING : Cannot find filler cells for bottom gap (1450050 0) (1456200 0)
WARNING : Cannot find filler cells for bottom gap (1546200 0) (1552350 0)
WARNING : Cannot find filler cells for bottom gap (1642350 0) (1648650 0)
WARNING : Cannot find filler cells for bottom gap (1738650 0) (1744950 0)
WARNING : Cannot find filler cells for bottom gap (1834950 0) (1841100 0)
WARNING : Cannot find filler cells for bottom gap (1931100 0) (1937400 0)
WARNING : Cannot find filler cells for bottom gap (2027400 0) (2033700 0)
WARNING : Cannot find filler cells for bottom gap (2123700 0) (2129850 0)
WARNING : Cannot find filler cells for bottom gap (2219850 0) (2226150 0)
WARNING : Cannot find filler cells for bottom gap (2316150 0) (2322450 0)
WARNING : Cannot find filler cells for bottom gap (2412450 0) (2418600 0)
WARNING : Cannot find filler cells for bottom gap (2508600 0) (2514900 0)
WARNING : Cannot find filler cells for bottom gap (2604900 0) (2611200 0)
WARNING : Cannot find filler cells for top gap (391200 2973000) (393600 2973000)
WARNING : Cannot find filler cells for top gap (483600 2973000) (486000 2973000)
WARNING : Cannot find filler cells for top gap (576000 2973000) (578400 2973000)
WARNING : Cannot find filler cells for top gap (668400 2973000) (670800 2973000)
WARNING : Cannot find filler cells for top gap (760800 2973000) (763200 2973000)
WARNING : Cannot find filler cells for top gap (853200 2973000) (855600 2973000)
WARNING : Cannot find filler cells for top gap (945600 2973000) (948000 2973000)
WARNING : Cannot find filler cells for top gap (1038000 2973000) (1040400 2973000)
WARNING : Cannot find filler cells for top gap (1130400 2973000) (1132800 2973000)
WARNING : Cannot find filler cells for top gap (1222800 2973000) (1225200 2973000)
WARNING : Cannot find filler cells for top gap (1315200 2973000) (1317600 2973000)
WARNING : Cannot find filler cells for top gap (1407600 2973000) (1410000 2973000)
WARNING : Cannot find filler cells for top gap (1500000 2973000) (1502250 2973000)
WARNING : Cannot find filler cells for top gap (1592250 2973000) (1594650 2973000)
WARNING : Cannot find filler cells for top gap (1684650 2973000) (1687050 2973000)
WARNING : Cannot find filler cells for top gap (1777050 2973000) (1779450 2973000)
WARNING : Cannot find filler cells for top gap (1869450 2973000) (1871850 2973000)
WARNING : Cannot find filler cells for top gap (1961850 2973000) (1964250 2973000)
WARNING : Cannot find filler cells for top gap (2054250 2973000) (2056650 2973000)
WARNING : Cannot find filler cells for top gap (2146650 2973000) (2149050 2973000)
WARNING : Cannot find filler cells for top gap (2239050 2973000) (2241450 2973000)
WARNING : Cannot find filler cells for top gap (2331450 2973000) (2333850 2973000)
WARNING : Cannot find filler cells for top gap (2423850 2973000) (2426250 2973000)
WARNING : Cannot find filler cells for top gap (2516250 2973000) (2518650 2973000)
WARNING : Cannot find filler cells for top gap (2608650 2973000) (2611050 2973000)
WARNING : Cannot find filler cells for left gap (0 391200) (0 392550)
WARNING : Cannot find filler cells for left gap (0 482550) (0 483750)
WARNING : Cannot find filler cells for left gap (0 573750) (0 574950)
WARNING : Cannot find filler cells for left gap (0 664950) (0 666150)
WARNING : Cannot find filler cells for left gap (0 756150) (0 757350)
WARNING : Cannot find filler cells for left gap (0 847350) (0 848550)
WARNING : Cannot find filler cells for left gap (0 938550) (0 939900)
WARNING : Cannot find filler cells for left gap (0 1029900) (0 1031100)
WARNING : Cannot find filler cells for left gap (0 1121100) (0 1122300)
WARNING : Cannot find filler cells for left gap (0 1212300) (0 1213500)
WARNING : Cannot find filler cells for left gap (0 1303500) (0 1304700)
WARNING : Cannot find filler cells for left gap (0 1394700) (0 1395900)
WARNING : Cannot find filler cells for left gap (0 1485900) (0 1487250)
WARNING : Cannot find filler cells for left gap (0 1577250) (0 1578450)
WARNING : Cannot find filler cells for left gap (0 1668450) (0 1669650)
WARNING : Cannot find filler cells for left gap (0 1759650) (0 1760850)
WARNING : Cannot find filler cells for left gap (0 1850850) (0 1852050)
WARNING : Cannot find filler cells for left gap (0 1942050) (0 1943250)
WARNING : Cannot find filler cells for left gap (0 2033250) (0 2034600)
WARNING : Cannot find filler cells for left gap (0 2124600) (0 2125800)
WARNING : Cannot find filler cells for left gap (0 2215800) (0 2217000)
WARNING : Cannot find filler cells for left gap (0 2307000) (0 2308200)
WARNING : Cannot find filler cells for left gap (0 2398200) (0 2399400)
WARNING : Cannot find filler cells for left gap (0 2489400) (0 2490450)
WARNING : Cannot find filler cells for left gap (0 2580450) (0 2581800)
WARNING : Cannot find filler cells for right gap (3002400 391200) (3002400 396150)
WARNING : Cannot find filler cells for right gap (3002400 486150) (3002400 491250)
WARNING : Cannot find filler cells for right gap (3002400 581250) (3002400 586200)
WARNING : Cannot find filler cells for right gap (3002400 676200) (3002400 681300)
WARNING : Cannot find filler cells for right gap (3002400 771300) (3002400 776250)
WARNING : Cannot find filler cells for right gap (3002400 866250) (3002400 871350)
WARNING : Cannot find filler cells for right gap (3002400 961350) (3002400 966300)
WARNING : Cannot find filler cells for right gap (3002400 1056300) (3002400 1061400)
WARNING : Cannot find filler cells for right gap (3002400 1151400) (3002400 1156350)
WARNING : Cannot find filler cells for right gap (3002400 1246350) (3002400 1251450)
WARNING : Cannot find filler cells for right gap (3002400 1341450) (3002400 1346400)
WARNING : Cannot find filler cells for right gap (3002400 1436400) (3002400 1441500)
WARNING : Cannot find filler cells for right gap (3002400 1531500) (3002400 1536450)
WARNING : Cannot find filler cells for right gap (3002400 1626450) (3002400 1631550)
WARNING : Cannot find filler cells for right gap (3002400 1721550) (3002400 1726500)
WARNING : Cannot find filler cells for right gap (3002400 1816500) (3002400 1821600)
WARNING : Cannot find filler cells for right gap (3002400 1911600) (3002400 1916550)
WARNING : Cannot find filler cells for right gap (3002400 2006550) (3002400 2011650)
WARNING : Cannot find filler cells for right gap (3002400 2101650) (3002400 2106600)
WARNING : Cannot find filler cells for right gap (3002400 2196600) (3002400 2201700)
WARNING : Cannot find filler cells for right gap (3002400 2291700) (3002400 2296650)
WARNING : Cannot find filler cells for right gap (3002400 2386650) (3002400 2391750)
WARNING : Cannot find filler cells for right gap (3002400 2481750) (3002400 2486700)
WARNING : Cannot find filler cells for right gap (3002400 2576700) (3002400 2581800)
.... total of 0 pad filler inserted
Information: top power port vdd! created
Information: top ground port gnd! created
Information: Total 2 ports created
Information: connected 5735 power ports and 5735 ground ports
Using [2 x 2] Fat Wire Table for via
Using [2 x 2] Fat Wire Table for via2
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

5629 cells out of bound
5 pad-cells out of bound
Number of boundaries processed:
 [1]  
 [2]  
 [3]  
 [4]  
 [done] 

[Prerouter] CPU = 0:00:00, Elapsed = 0:00:00
        Peak Memory =      215M Data =       25M
Using [2 x 2] Fat Wire Table for via
Using [2 x 2] Fat Wire Table for via2
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

5629 cells out of bound
5 pad-cells out of bound
Warning: Strap creation completely failed at X coordinate: 2970.000  (Net: vdd!) :: Reason: floating pieces removed
. (PGRT-039)
Warning: Strap creation completely failed at X coordinate: 2973.600  (Net: gnd!) :: Reason: floating pieces removed
. (PGRT-039)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      215M Data =       25M
icc_shell> insert_pad_filler -cell "pad_space43_2"
Hierarchical pad insertion...
Information: The orientation of Library cell "pad_space43_2" is "W". (APLUI-043)
WARNING : Cannot find filler cells for bottom gap (391200 0) (397500 0)
WARNING : Cannot find filler cells for bottom gap (487500 0) (493800 0)
WARNING : Cannot find filler cells for bottom gap (583800 0) (589950 0)
WARNING : Cannot find filler cells for bottom gap (679950 0) (686250 0)
WARNING : Cannot find filler cells for bottom gap (776250 0) (782550 0)
WARNING : Cannot find filler cells for bottom gap (872550 0) (878700 0)
WARNING : Cannot find filler cells for bottom gap (968700 0) (975000 0)
WARNING : Cannot find filler cells for bottom gap (1065000 0) (1071300 0)
WARNING : Cannot find filler cells for bottom gap (1161300 0) (1167450 0)
WARNING : Cannot find filler cells for bottom gap (1257450 0) (1263750 0)
WARNING : Cannot find filler cells for bottom gap (1353750 0) (1360050 0)
WARNING : Cannot find filler cells for bottom gap (1450050 0) (1456200 0)
WARNING : Cannot find filler cells for bottom gap (1546200 0) (1552350 0)
WARNING : Cannot find filler cells for bottom gap (1642350 0) (1648650 0)
WARNING : Cannot find filler cells for bottom gap (1738650 0) (1744950 0)
WARNING : Cannot find filler cells for bottom gap (1834950 0) (1841100 0)
WARNING : Cannot find filler cells for bottom gap (1931100 0) (1937400 0)
WARNING : Cannot find filler cells for bottom gap (2027400 0) (2033700 0)
WARNING : Cannot find filler cells for bottom gap (2123700 0) (2129850 0)
WARNING : Cannot find filler cells for bottom gap (2219850 0) (2226150 0)
WARNING : Cannot find filler cells for bottom gap (2316150 0) (2322450 0)
WARNING : Cannot find filler cells for bottom gap (2412450 0) (2418600 0)
WARNING : Cannot find filler cells for bottom gap (2508600 0) (2514900 0)
WARNING : Cannot find filler cells for bottom gap (2604900 0) (2611200 0)
WARNING : Cannot find filler cells for top gap (391200 2973000) (393600 2973000)
WARNING : Cannot find filler cells for top gap (483600 2973000) (486000 2973000)
WARNING : Cannot find filler cells for top gap (576000 2973000) (578400 2973000)
WARNING : Cannot find filler cells for top gap (668400 2973000) (670800 2973000)
WARNING : Cannot find filler cells for top gap (760800 2973000) (763200 2973000)
WARNING : Cannot find filler cells for top gap (853200 2973000) (855600 2973000)
WARNING : Cannot find filler cells for top gap (945600 2973000) (948000 2973000)
WARNING : Cannot find filler cells for top gap (1038000 2973000) (1040400 2973000)
WARNING : Cannot find filler cells for top gap (1130400 2973000) (1132800 2973000)
WARNING : Cannot find filler cells for top gap (1222800 2973000) (1225200 2973000)
WARNING : Cannot find filler cells for top gap (1315200 2973000) (1317600 2973000)
WARNING : Cannot find filler cells for top gap (1407600 2973000) (1410000 2973000)
WARNING : Cannot find filler cells for top gap (1500000 2973000) (1502250 2973000)
WARNING : Cannot find filler cells for top gap (1592250 2973000) (1594650 2973000)
WARNING : Cannot find filler cells for top gap (1684650 2973000) (1687050 2973000)
WARNING : Cannot find filler cells for top gap (1777050 2973000) (1779450 2973000)
WARNING : Cannot find filler cells for top gap (1869450 2973000) (1871850 2973000)
WARNING : Cannot find filler cells for top gap (1961850 2973000) (1964250 2973000)
WARNING : Cannot find filler cells for top gap (2054250 2973000) (2056650 2973000)
WARNING : Cannot find filler cells for top gap (2146650 2973000) (2149050 2973000)
WARNING : Cannot find filler cells for top gap (2239050 2973000) (2241450 2973000)
WARNING : Cannot find filler cells for top gap (2331450 2973000) (2333850 2973000)
WARNING : Cannot find filler cells for top gap (2423850 2973000) (2426250 2973000)
WARNING : Cannot find filler cells for top gap (2516250 2973000) (2518650 2973000)
WARNING : Cannot find filler cells for top gap (2608650 2973000) (2611050 2973000)
WARNING : Cannot find filler cells for left gap (0 391200) (0 392550)
WARNING : Cannot find filler cells for left gap (0 482550) (0 483750)
WARNING : Cannot find filler cells for left gap (0 573750) (0 574950)
WARNING : Cannot find filler cells for left gap (0 664950) (0 666150)
WARNING : Cannot find filler cells for left gap (0 756150) (0 757350)
WARNING : Cannot find filler cells for left gap (0 847350) (0 848550)
WARNING : Cannot find filler cells for left gap (0 938550) (0 939900)
WARNING : Cannot find filler cells for left gap (0 1029900) (0 1031100)
WARNING : Cannot find filler cells for left gap (0 1121100) (0 1122300)
WARNING : Cannot find filler cells for left gap (0 1212300) (0 1213500)
WARNING : Cannot find filler cells for left gap (0 1303500) (0 1304700)
WARNING : Cannot find filler cells for left gap (0 1394700) (0 1395900)
WARNING : Cannot find filler cells for left gap (0 1485900) (0 1487250)
WARNING : Cannot find filler cells for left gap (0 1577250) (0 1578450)
WARNING : Cannot find filler cells for left gap (0 1668450) (0 1669650)
WARNING : Cannot find filler cells for left gap (0 1759650) (0 1760850)
WARNING : Cannot find filler cells for left gap (0 1850850) (0 1852050)
WARNING : Cannot find filler cells for left gap (0 1942050) (0 1943250)
WARNING : Cannot find filler cells for left gap (0 2033250) (0 2034600)
WARNING : Cannot find filler cells for left gap (0 2124600) (0 2125800)
WARNING : Cannot find filler cells for left gap (0 2215800) (0 2217000)
WARNING : Cannot find filler cells for left gap (0 2307000) (0 2308200)
WARNING : Cannot find filler cells for left gap (0 2398200) (0 2399400)
WARNING : Cannot find filler cells for left gap (0 2489400) (0 2490450)
WARNING : Cannot find filler cells for left gap (0 2580450) (0 2581800)
WARNING : Cannot find filler cells for right gap (3002400 391200) (3002400 396150)
WARNING : Cannot find filler cells for right gap (3002400 486150) (3002400 491250)
WARNING : Cannot find filler cells for right gap (3002400 581250) (3002400 586200)
WARNING : Cannot find filler cells for right gap (3002400 676200) (3002400 681300)
WARNING : Cannot find filler cells for right gap (3002400 771300) (3002400 776250)
WARNING : Cannot find filler cells for right gap (3002400 866250) (3002400 871350)
WARNING : Cannot find filler cells for right gap (3002400 961350) (3002400 966300)
WARNING : Cannot find filler cells for right gap (3002400 1056300) (3002400 1061400)
WARNING : Cannot find filler cells for right gap (3002400 1151400) (3002400 1156350)
WARNING : Cannot find filler cells for right gap (3002400 1246350) (3002400 1251450)
WARNING : Cannot find filler cells for right gap (3002400 1341450) (3002400 1346400)
WARNING : Cannot find filler cells for right gap (3002400 1436400) (3002400 1441500)
WARNING : Cannot find filler cells for right gap (3002400 1531500) (3002400 1536450)
WARNING : Cannot find filler cells for right gap (3002400 1626450) (3002400 1631550)
WARNING : Cannot find filler cells for right gap (3002400 1721550) (3002400 1726500)
WARNING : Cannot find filler cells for right gap (3002400 1816500) (3002400 1821600)
WARNING : Cannot find filler cells for right gap (3002400 1911600) (3002400 1916550)
WARNING : Cannot find filler cells for right gap (3002400 2006550) (3002400 2011650)
WARNING : Cannot find filler cells for right gap (3002400 2101650) (3002400 2106600)
WARNING : Cannot find filler cells for right gap (3002400 2196600) (3002400 2201700)
WARNING : Cannot find filler cells for right gap (3002400 2291700) (3002400 2296650)
WARNING : Cannot find filler cells for right gap (3002400 2386650) (3002400 2391750)
WARNING : Cannot find filler cells for right gap (3002400 2481750) (3002400 2486700)
WARNING : Cannot find filler cells for right gap (3002400 2576700) (3002400 2581800)
.... total of 0 pad filler inserted
icc_shell> check_physical_constraints
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/UTAH_V1P1. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/ICG. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/IO. (PSYN-878)
Information: Loading local_link_library attribute {c5n_utah_std_v5_t27.db, icg4utah.db}. (MWDC-290)

  Linking design 'top_WIDTH18'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               top_WIDTH18.CEL, etc
  c5n_utah_std_v5_t27 (library) /home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db
  icg4utah (library)          /home/eamta7/EAMTA_2019/synopsys/pnr/logic/icg4utah.db
  UofU_Digital_v1_2 (library) /home/eamta7/EAMTA_2019/synopsys/pnr/logic/UofU_Digital_v1_2.db
  dw_foundation.sldb (library) /usr/synopsys/icc/M-2016.12-SP5-5/libraries/syn/dw_foundation.sldb
  io (library)                /home/eamta7/EAMTA_2019/synopsys/pnr/logic/io.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (300000 300000) (2702400 2664000) is different from CEL Core Area (300000 300000) (2702400 2673000).
Floorplan loading succeeded.

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Total Physical Cells: 6 Fixed: 0 Not fixed :6

Total Area : 446742.00 Fixed Area: 0.00 Unfixed Area:446742.00

 Physical Library: /home/eamta7/EAMTA_2019/synopsys/pnr/work/MW_TOP_LIB

 Routing layer : metal1    width: 900    pitch: 3000   space: 900

 Routing Layer : metal1 Resistance : 9e-05 Capacitance : 0.000199

 Routing layer : metal2    width: 900    pitch: 2400   space: 900

 Routing Layer : metal2 Resistance : 9e-05 Capacitance : 0.000149

 Routing layer : metal3    width: 1500    pitch: 3000   space: 900

 Routing Layer : metal3 Resistance : 5e-05 Capacitance : 6.3e-05


 Physical Library: /home/eamta7/EAMTA_2019/synopsys/pnr/MW/UTAH_V1P1

 Physical Library: /home/eamta7/EAMTA_2019/synopsys/pnr/MW/ICG

 Physical Library: /home/eamta7/EAMTA_2019/synopsys/pnr/MW/IO
Warning: The design contains only (3) routing layers, this might lead into congestion issue. (PNR-146)


Total Bounds:0 Group Bounds:0 Move Bounds:0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

The maximum cell width in library is 45.600 um (e.g. 19 sites)

There are no narrow placement areas less than 19 sites
Warning: The orientation of the fixed cell 'u_dout_high[12]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_high[10]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_high[8]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_high[6]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_high[4]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_high[2]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_high[0]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_error[0]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_low[16]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_low[14]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_low[12]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_low[10]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_low[8]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_low[6]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_low[4]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_low[2]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_1[2]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_1[0]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_2[16]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_2[14]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_2[12]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_2[10]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_2[8]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_2[6]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_2[4]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_2[2]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_2[0]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_3[16]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_3[14]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_3[12]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_3[10]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_3[8]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_3[6]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_3[4]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_3[2]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_3[0]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_low[0]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_high[16]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_dout_high[14]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_rst[0]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_cmdin[4]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_cmdin[2]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_cmdin[0]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_1[16]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_1[14]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_1[12]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_1[10]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_1[8]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_1[6]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Warning: The orientation of the fixed cell 'u_din_1[4]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
1
icc_shell> save_mw_cell -as top_post_floorplan
Error: unknown command 'save_mw_cell' (CMD-005)
icc_shell> save_mw_cel -as top_post_floorplan
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named top_post_floorplan. (UIG-5)
1
icc_shell> close_mw_cel
Removing physical design 'top_WIDTH18'
1
icc_shell> open_mw_cel top_post_floorplan
Preparing data for query................... 
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Information: Opened "top_post_floorplan.CEL;1" from "/home/eamta7/EAMTA_2019/synopsys/pnr/work/MW_TOP_LIB" library. (MWUI-068)
{top_post_floorplan}
icc_shell> place_opt
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/UTAH_V1P1. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/ICG. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/IO. (PSYN-878)
Information: Loading local_link_library attribute {c5n_utah_std_v5_t27.db, icg4utah.db, UofU_Digital_v1_2.db}. (MWDC-290)

  Linking design 'top_WIDTH18'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               top_post_floorplan.CEL, etc
  c5n_utah_std_v5_t27 (library) /home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db
  icg4utah (library)          /home/eamta7/EAMTA_2019/synopsys/pnr/logic/icg4utah.db
  UofU_Digital_v1_2 (library) /home/eamta7/EAMTA_2019/synopsys/pnr/logic/UofU_Digital_v1_2.db
  dw_foundation.sldb (library) /usr/synopsys/icc/M-2016.12-SP5-5/libraries/syn/dw_foundation.sldb
  io (library)                /home/eamta7/EAMTA_2019/synopsys/pnr/logic/io.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (300000 300000) (2702400 2664000) is different from CEL Core Area (300000 300000) (2702400 2673000).
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

TLU+ File = ../MW/ami500.tluplus
TLU+ File = ../MW/ami500.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Warning: minSpacing value of layer "metal1" (metal1) does not match : ITF (0.600) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal1" (metal1) does not match : ITF (0.600) vs MW-tech (0.900). (TLUP-004)
Warning: minSpacing value of layer "metal2" (metal2) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal2" (metal2) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-004)
Warning: minSpacing value of layer "metal3" (metal3) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal3" (metal3) does not match : ITF (0.800) vs MW-tech (1.500). (TLUP-004)
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.7e-05 2.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Horizontal Res : 6.1e-05 6.1e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 9.4e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
 Collecting Buffer Trees ... Found 243

 Processing Buffer Trees ... 

    [25]  10% ...
    [50]  20% ...
    [75]  30% ...
    [100]  40% ...
    [125]  50% ...
    [150]  60% ...
    [175]  70% ...
    [200]  80% ...
    [225]  90% ...
    [243] 100% Done ...


Information: Automatic high-fanout synthesis deletes 238 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 408 new cells. (PSYN-864)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

  ------------------------------------------
  Not appropriate to run layer optimization.
  ------------------------------------------


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)



  Design  WNS: 6.64  TNS: 250.27  Number of Violating Paths: 70

  Nets with DRC Violations: 5
  Total moveable cell area: 2673432.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 4968432.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04 1935135.0      6.64     250.3       0.4                          
    0:00:04 1935138.0      6.64     250.3       0.4                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04 1935138.0      6.64     250.3       0.4                          
    0:00:04 1941114.0      6.64     233.4       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04 1941114.0      6.64     233.4       0.0                          
    0:00:04 1949970.0      4.11     182.4       0.3 clk[0]_r_REG18_S7/D      
    0:00:04 1958178.0      3.62     152.8       0.3 R_0/D                    
    0:00:05 1968042.0      3.16     136.0       0.3 clk[0]_r_REG12_S7_IP/D   
    0:00:05 1977402.0      2.92     122.4       0.3 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:05 1982874.0      2.78     115.5       0.4 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:05 1990362.0      2.57     109.1       0.4 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:05 1996842.0      2.48     101.6       0.4 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:05 2002458.0      2.28      94.8       0.4 R_1/D                    
    0:00:06 2010234.0      2.10      84.9       0.4 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:06 2016786.0      1.98      80.5       0.4 clk[0]_r_REG12_S7_IP/D   
    0:00:06 2020533.0      1.91      76.4       0.6 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:06 2025501.0      1.82      71.3       0.6 clk[0]_r_REG18_S7/D      
    0:00:06 2029176.0      1.74      67.0       0.5 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:06 2030976.0      1.69      65.7       0.5 clk[0]_r_REG18_S7/D      
    0:00:07 2036598.0      1.61      61.0       0.5 clk[0]_r_REG18_S7/D      
    0:00:07 2042142.0      1.54      57.7       0.5 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:07 2044734.0      1.51      55.8       0.5 clk[0]_r_REG18_S7/D      
    0:00:07 2049918.0      1.47      53.1       0.5 clk[0]_r_REG18_S7/D      
    0:00:07 2054958.0      1.41      49.9       0.5 clk[0]_r_REG18_S7/D      
    0:00:07 2057553.0      1.36      48.0       0.5 clk[0]_r_REG18_S7/D      
    0:00:07 2062452.0      1.32      45.9       0.5 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:08 2064756.0      1.28      43.9       0.5 clk[0]_r_REG18_S7/D      
    0:00:08 2069436.0      1.24      42.2       0.5 R_0/D                    
    0:00:08 2073324.0      1.19      40.6       0.5 clk[0]_r_REG18_S7/D      
    0:00:08 2077716.0      1.11      36.1       0.5 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:08 2080452.0      1.10      35.9       0.5 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:08 2083548.0      1.06      34.1       0.5 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:08 2087292.0      1.05      33.8       0.5 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:09 2087796.0      1.04      32.3       0.5 clk[0]_r_REG69_S6/D      
    0:00:09 2089887.0      1.03      31.3       0.7 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:09 2089887.0      1.03      31.3       0.7 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:09 2089887.0      1.02      31.2       0.7 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:09 2090823.0      0.99      29.9       0.7 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:09 2091903.0      0.98      29.7       0.7 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:09 2094351.0      0.97      27.1       0.8 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:09 2097732.0      0.87      25.5       0.8 clk[0]_r_REG18_S7/D      
    0:00:10 2100684.0      0.79      23.6       0.8 clk[0]_r_REG214_S7/D     
    0:00:10 2102052.0      0.76      21.9       0.8 R_0/D                    
    0:00:10 2103132.0      0.73      20.7       0.8 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:10 2106156.0      0.68      18.1       0.8 R_0/D                    
    0:00:10 2110905.0      0.65      17.6       1.0 R_0/D                    
    0:00:10 2114856.0      0.60      16.2       1.0 R_0/D                    
    0:00:10 2115291.0      0.59      16.5       1.0 R_0/D                    
    0:00:10 2117379.0      0.57      15.3       1.0 clk[0]_r_REG69_S6/D      
    0:00:11 2120259.0      0.54      13.9       1.0 R_0/D                    
    0:00:11 2120835.0      0.53      13.6       1.0 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:11 2122200.0      0.51      13.0       1.0 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:11 2125152.0      0.49      12.5       1.0 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:11 2125800.0      0.47      11.2       1.1 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:11 2127171.0      0.45      10.8       1.1 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:11 2128683.0      0.40      10.0       1.1 clk[0]_r_REG18_S7/D      
    0:00:11 2130195.0      0.37       9.0       1.1 clk[0]_r_REG18_S7/D      
    0:00:11 2130051.0      0.35       8.5       1.1 clk[0]_r_REG18_S7/D      
    0:00:12 2131560.0      0.34       8.2       1.1 clk[0]_r_REG18_S7/D      
    0:00:12 2131920.0      0.33       7.6       1.1 clk[0]_r_REG18_S7/D      
    0:00:12 2133291.0      0.32       7.2       1.1 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:12 2133867.0      0.30       6.9       1.1 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:12 2136384.0      0.29       6.6       1.1 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:12 2137176.0      0.29       6.2       1.1 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:12 2137179.0      0.26       5.6       1.1 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:12 2139261.0      0.22       3.9       1.1 R_0/D                    
    0:00:12 2141130.0      0.17       2.7       1.2 R_0/D                    
    0:00:13 2142210.0      0.16       2.8       1.2 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:13 2143074.0      0.12       1.4       1.2 clk[0]_r_REG7_S5/D       
    0:00:13 2143722.0      0.09       1.1       1.2 clk[0]_r_REG18_S7/D      
    0:00:13 2145234.0      0.07       0.6       1.2 div_8/u_div/u_add_PartRem_2_0_3/clk[0]_r_REG3_S3/D
    0:00:13 2146755.0      0.06       0.5       1.2 clk[0]_r_REG214_S7/D     
    0:00:13 2147550.0      0.03       0.2       1.2 R_0/D                    
    0:00:13 2148846.0      0.02       0.1       1.2 R_0/D                    
    0:00:13 2148141.0      0.00       0.0       1.2                          
    0:00:13 2148141.0      0.00       0.0       1.2                          
    0:00:13 2148141.0      0.00       0.0       1.2                          
    0:00:13 2148141.0      0.00       0.0       1.2                          
    0:00:13 2148141.0      0.00       0.0       1.2                          
    0:00:13 2148141.0      0.00       0.0       1.2                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 12
  Total moveable cell area: 2891448.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 5186448.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints



Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)



 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:31:22 2019
****************************************
Std cell utilization: 63.68%  (40159/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 63.68%  (40159/(63063-0))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        40159    sites, (non-fixed:40159  fixed:0)
                      6433     cells, (non-fixed:6433   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  16.88 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:31:22 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 6429 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:31:22 2019
****************************************

avg cell displacement:    1.157 um ( 0.04 row height)
max cell displacement:   18.473 um ( 0.62 row height)
std deviation:            1.520 um ( 0.05 row height)
number of cell moved:      6429 cells (out of 6433 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners



Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 26
  Total moveable cell area: 2891448.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 5186448.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17 2148141.0      0.00       0.0       1.8                          
    0:00:18 2150520.0      0.00       0.0       1.1                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18 2150520.0      0.00       0.0       1.1                          
    0:00:18 2156712.0      0.00       0.0       0.1                          


  Beginning Phase 2 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18 2156712.0      0.00       0.0       0.1                          
    0:00:18 2156712.0      0.00       0.0       0.1                          
    0:00:18 2156712.0      0.00       0.0       0.1                          
    0:00:18 2156712.0      0.00       0.0       0.1                          
    0:00:18 2156712.0      0.00       0.0       0.1                          
    0:00:18 2156712.0      0.00       0.0       0.1                          
    0:00:18 2156712.0      0.00       0.0       0.1                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:31:23 2019
****************************************
Std cell utilization: 63.89%  (40288/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 63.89%  (40288/(63063-0))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        40288    sites, (non-fixed:40288  fixed:0)
                      6465     cells, (non-fixed:6465   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  16.88 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:31:23 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 110 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:31:23 2019
****************************************

avg cell displacement:    7.907 um ( 0.26 row height)
max cell displacement:   22.323 um ( 0.74 row height)
std deviation:            6.266 um ( 0.21 row height)
number of cell moved:        77 cells (out of 6465 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 2

  Nets with DRC Violations: 4
  Total moveable cell area: 2900736.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 5195736.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18 2156928.0      0.01       0.0       0.1                          
    0:00:18 2157720.0      0.00       0.0       0.1                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18 2157720.0      0.00       0.0       0.1                          
    0:00:18 2158584.0      0.00       0.0       0.1                          
    0:00:18 2158584.0      0.00       0.0       0.1                          
    0:00:18 2158584.0      0.00       0.0       0.1                          
    0:00:18 2158584.0      0.00       0.0       0.1                          
    0:00:18 2158584.0      0.00       0.0       0.1                          
    0:00:18 2158584.0      0.00       0.0       0.1                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:31:24 2019
****************************************
Std cell utilization: 63.92%  (40311/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 63.92%  (40311/(63063-0))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        40311    sites, (non-fixed:40311  fixed:0)
                      6469     cells, (non-fixed:6469   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  16.88 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:31:24 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 16 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:31:24 2019
****************************************

avg cell displacement:    7.881 um ( 0.26 row height)
max cell displacement:   22.323 um ( 0.74 row height)
std deviation:            6.079 um ( 0.20 row height)
number of cell moved:        13 cells (out of 6469 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 2
  Total moveable cell area: 2902392.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 5197392.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (30000), object's width and height(3002400,2973000). (PSYN-523)
Warning: Core area is not integer multiples of min site height (30000), object's width and height(2402400,2373000). (PSYN-523)
Warning: Cell u_dout_high[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_zero[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_zero[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_error[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_error[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_clk[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_clk[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_rst[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_rst[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Information: Updating database...
1
icc_shell> report_timing
Information: Updating graph... (UID-83)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_WIDTH18
Version: M-2016.12-SP5-5
Date   : Wed Mar 13 18:32:08 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: typical   Library: c5n_utah_std_v5_t27

  Startpoint: clk[0]_r_REG69_S6
              (rising edge-triggered flip-flop clocked by clk[0])
  Endpoint: clk[0]_r_REG18_S7
            (rising edge-triggered flip-flop clocked by clk[0])
  Path Group: clk[0]
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk[0] (rise edge)                 0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clk[0]_r_REG69_S6/CLK (DCX1)             0.00       2.00 r
  clk[0]_r_REG69_S6/Q (DCX1)               0.88       2.88 f
  U6494/Y (INVX2)                          0.18 *     3.06 r
  U6495/Y (INVX4)                          0.15 *     3.21 f
  U6514/Y (INVX2)                          0.13 *     3.35 r
  U654/Y (NAND2X1)                         0.13 *     3.48 f
  U5658/Y (NOR2X1)                         0.21 *     3.69 r
  U5654/Y (NOR2X2)                         0.28 *     3.97 f
  U5655/Y (INVX4)                          0.19 *     4.16 r
  U717/Y (NOR2X2)                          0.24 *     4.40 f
  U718/Y (NAND2X2)                         0.36 *     4.76 r
  U719/Y (NAND2X2)                         0.14 *     4.90 f
  U720/Y (OAI21X1)                         0.29 *     5.19 r
  U721/Y (NAND2X1)                         0.20 *     5.39 f
  U727/Y (NAND2X2)                         0.19 *     5.58 r
  U749/Y (AOI21X1)                         0.29 *     5.87 f
  U750/Y (NAND2X2)                         0.31 *     6.18 r
  U751/Y (NAND2X2)                         0.13 *     6.32 f
  U5291/Y (BUFX8)                          0.39 *     6.70 f
  U5670/Y (INVX2)                          0.14 *     6.84 r
  U5668/Y (NAND2X2)                        0.19 *     7.03 f
  U5515/Y (INVX8)                          0.16 *     7.19 r
  U1084/Y (AOI22X1)                        0.24 *     7.43 f
  U1094/Y (NAND2X2)                        0.44 *     7.86 r
  U1224/Y (NOR2X1)                         0.45 *     8.32 f
  U1227/Y (OAI21X1)                        0.41 *     8.73 r
  U1234/Y (AOI21X1)                        0.37 *     9.10 f
  U1237/Y (OAI21X1)                        0.31 *     9.41 r
  U1238/Y (INVX1)                          0.29 *     9.69 f
  U1273/Y (OAI21X1)                        0.28 *     9.97 r
  U1280/Y (NAND2X2)                        0.24 *    10.21 f
  U1281/Y (INVX2)                          0.15 *    10.36 r
  U1282/Y (NAND2X2)                        0.24 *    10.60 f
  U1321/Y (NAND2X2)                        0.31 *    10.91 r
  U1352/Y (AOI21X1)                        0.32 *    11.23 f
  U1741/Y (NOR2X2)                         0.25 *    11.48 r
  U1742/Y (INVX4)                          0.12 *    11.60 f
  U1686/Y (INVX1)                          0.14 *    11.74 r
  U1694/Y (OAI21X1)                        0.31 *    12.05 f
  U1696/Y (NAND2X1)                        0.29 *    12.35 r
  U1697/Y (NOR2X2)                         0.21 *    12.56 f
  U6199/Y (INVX1)                          0.15 *    12.71 r
  U6196/Y (NAND2X1)                        0.19 *    12.89 f
  U6197/Y (NAND2X2)                        0.21 *    13.10 r
  U1719/Y (NAND2X2)                        0.25 *    13.35 f
  U5099/Y (NAND2X2)                        0.26 *    13.61 r
  U6283/Y (NAND2X2)                        0.18 *    13.79 f
  U1749/Y (NAND2X2)                        0.42 *    14.21 r
  U1750/Y (NAND2X2)                        0.26 *    14.47 f
  U6493/Y (INVX8)                          0.24 *    14.71 r
  U1947/Y (AOI22X1)                        0.18 *    14.89 f
  U5028/Y (AND2X1)                         0.61 *    15.50 f
  U5026/Y (INVX4)                          0.24 *    15.74 r
  U3300/Y (AND2X1)                         0.44 *    16.18 r
  U3292/Y (INVX2)                          0.13 *    16.32 f
  U6226/Y (NAND2X2)                        0.19 *    16.50 r
  U5699/Y (INVX2)                          0.14 *    16.64 f
  U5706/Y (NAND2X2)                        0.21 *    16.85 r
  U5752/Y (AOI21X1)                        0.34 *    17.19 f
  U5754/Y (INVX4)                          0.35 *    17.54 r
  U2134/Y (NAND2X2)                        0.16 *    17.70 f
  U2143/Y (NAND2X2)                        0.19 *    17.88 r
  U2144/Y (NAND2X1)                        0.21 *    18.09 f
  U2237/Y (NAND2X2)                        0.59 *    18.68 r
  U6596/Y (INVX2)                          0.36 *    19.04 f
  U4077/Y (AOI22X1)                        0.47 *    19.51 r
  U4083/Y (NAND2X2)                        0.35 *    19.86 f
  U5962/Y (NOR2X2)                         0.25 *    20.11 r
  U5964/Y (NOR2X2)                         0.33 *    20.44 f
  U6175/Y (NAND3X1)                        0.34 *    20.78 r
  U5973/Y (OAI21X1)                        0.40 *    21.18 f
  clk[0]_r_REG18_S7/D (DCX1)               0.00 *    21.18 f
  data arrival time                                  21.18

  clock clk[0] (rise edge)                20.00      20.00
  clock network delay (ideal)              2.00      22.00
  clock uncertainty                       -0.50      21.50
  clk[0]_r_REG18_S7/CLK (DCX1)             0.00      21.50 r
  library setup time                      -0.28      21.22
  data required time                                 21.22
  -----------------------------------------------------------
  data required time                                 21.22
  data arrival time                                 -21.18
  -----------------------------------------------------------
  slack (MET)                                         0.04


1
icc_shell> 
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 2015 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   14  Alloctr   15  Proc    0 
[End of Read DB] Total (MB): Used   21  Alloctr   22  Proc 2015 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,3002.40,2973.00)
Number of routing layers = 3
layer metal1, dir Hor, min width = 0.90, min space = 0.90 pitch = 3.00
layer metal2, dir Ver, min width = 0.90, min space = 0.90 pitch = 2.40
layer metal3, dir Hor, min width = 1.50, min space = 0.90 pitch = 3.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   21  Alloctr   22  Proc 2015 
Net statistics:
Total number of nets     = 6684
Number of nets to route  = 6582
102 nets are fully connected,
 of which 102 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   24  Alloctr   24  Proc 2015 
Average gCell capacity  2.57     on layer (1)    metal1
Average gCell capacity  5.52     on layer (2)    metal2
Average gCell capacity  8.80     on layer (3)    metal3
Average number of tracks per gCell 11.95         on layer (1)    metal1
Average number of tracks per gCell 12.52         on layer (2)    metal2
Average number of tracks per gCell 11.94         on layer (3)    metal3
Number of gCells = 24900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   24  Alloctr   24  Proc 2015 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   24  Alloctr   24  Proc 2015 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   24  Alloctr   24  Proc 2015 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used   26  Alloctr   27  Proc 2015 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1677 Max = 7 GRCs =   864 (5.20%)
Initial. H routing: Overflow =  1378 Max = 7 (GRCs =  2) GRCs =   641 (7.72%)
Initial. V routing: Overflow =   299 Max = 4 (GRCs =  3) GRCs =   223 (2.69%)
Initial. metal1     Overflow =  1378 Max = 7 (GRCs =  2) GRCs =   641 (7.72%)
Initial. metal2     Overflow =   299 Max = 4 (GRCs =  3) GRCs =   223 (2.69%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1345886.10
Initial. Layer metal1 wire length = 270080.55
Initial. Layer metal2 wire length = 675314.10
Initial. Layer metal3 wire length = 400491.45
Initial. Total Number of Contacts = 16132
Initial. Via M2_M1_via count = 3986
Initial. Via M3_M2_via count = 12146
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   26  Alloctr   27  Proc 2015 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1232 Max = 6 GRCs =   685 (4.13%)
phase1. H routing: Overflow =  1159 Max = 6 (GRCs =  2) GRCs =   625 (7.53%)
phase1. V routing: Overflow =    73 Max = 3 (GRCs =  1) GRCs =    60 (0.72%)
phase1. metal1     Overflow =  1159 Max = 6 (GRCs =  2) GRCs =   625 (7.53%)
phase1. metal2     Overflow =    73 Max = 3 (GRCs =  1) GRCs =    60 (0.72%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1392144.00
phase1. Layer metal1 wire length = 235387.50
phase1. Layer metal2 wire length = 707900.70
phase1. Layer metal3 wire length = 448855.80
phase1. Total Number of Contacts = 17110
phase1. Via M2_M1_via count = 3992
phase1. Via M3_M2_via count = 13118
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   26  Alloctr   27  Proc 2015 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1183 Max = 9 GRCs =   710 (4.28%)
phase2. H routing: Overflow =  1087 Max = 9 (GRCs =  4) GRCs =   620 (7.47%)
phase2. V routing: Overflow =    96 Max = 2 (GRCs =  6) GRCs =    90 (1.08%)
phase2. metal1     Overflow =  1087 Max = 9 (GRCs =  4) GRCs =   620 (7.47%)
phase2. metal2     Overflow =    96 Max = 2 (GRCs =  6) GRCs =    90 (1.08%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1640036.70
phase2. Layer metal1 wire length = 241083.15
phase2. Layer metal2 wire length = 883115.40
phase2. Layer metal3 wire length = 515838.15
phase2. Total Number of Contacts = 18635
phase2. Via M2_M1_via count = 4062
phase2. Via M3_M2_via count = 14573
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   26  Alloctr   27  Proc 2015 

Congestion utilization per direction:
Average vertical track utilization   = 53.80 %
Peak    vertical track utilization   = 300.00 %
Average horizontal track utilization = 36.54 %
Peak    horizontal track utilization = 129.41 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   26  Alloctr   27  Proc 2015 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   19  Alloctr   20  Proc    0 
[GR: Done] Total (MB): Used   26  Alloctr   27  Proc 2015 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -16  Alloctr  -16  Proc    0 
[DBOUT] Total (MB): Used    7  Alloctr    7  Proc 2015 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    7  Alloctr    7  Proc 2015 

Information: Reporting global route congestion data from Milkyway...

There are 8300 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  104 GRCs with overflow: 14 with H overflow and 90 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {1680000 2664000 1710000 2694900}: H routing capacity/demand =  21/27 (occupy rate = 1.29), V routing capacity/demand =  13/12 (occupy rate = 0.92) with overflow 6
 GRC {2130000 2664000 2160000 2694900}: H routing capacity/demand =  17/22 (occupy rate = 1.29), V routing capacity/demand =  12/11 (occupy rate = 0.92) with overflow 5
 GRC {1710000 2664000 1740000 2694900}: H routing capacity/demand =  21/26 (occupy rate = 1.24), V routing capacity/demand =  12/12 (occupy rate = 1.00) with overflow 5
 GRC {1290000 270000 1320000 300000}: H routing capacity/demand =  20/25 (occupy rate = 1.25), V routing capacity/demand =  12/11 (occupy rate = 0.92) with overflow 5
 GRC {2130000 270000 2160000 300000}: H routing capacity/demand =  20/24 (occupy rate = 1.20), V routing capacity/demand =  12/11 (occupy rate = 0.92) with overflow 4
 GRC {1680000 270000 1710000 300000}: H routing capacity/demand =  20/23 (occupy rate = 1.15), V routing capacity/demand =  13/10 (occupy rate = 0.77) with overflow 3
 GRC {1710000 2694900 1740000 2725800}: H routing capacity/demand =  14/17 (occupy rate = 1.21), V routing capacity/demand =  9/7 (occupy rate = 0.78) with overflow 3
 GRC {1260000 270000 1290000 300000}: H routing capacity/demand =  20/23 (occupy rate = 1.15), V routing capacity/demand =  13/10 (occupy rate = 0.77) with overflow 3
 GRC {1710000 270000 1740000 300000}: H routing capacity/demand =  20/23 (occupy rate = 1.15), V routing capacity/demand =  12/11 (occupy rate = 0.92) with overflow 3
 GRC {1470000 2061000 1500000 2100000}: H routing capacity/demand =  16/10 (occupy rate = 0.62), V routing capacity/demand =  7/9 (occupy rate = 1.29) with overflow 2

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {1680000 2664000 1710000 2694900}: H routing capacity/demand =  21/27 (occupy rate = 1.29) with overflow 6
 GRC {1710000 2664000 1740000 2694900}: H routing capacity/demand =  21/26 (occupy rate = 1.24) with overflow 5
 GRC {2130000 2664000 2160000 2694900}: H routing capacity/demand =  17/22 (occupy rate = 1.29) with overflow 5
 GRC {1290000 270000 1320000 300000}: H routing capacity/demand =  20/25 (occupy rate = 1.25) with overflow 5
 GRC {2130000 270000 2160000 300000}: H routing capacity/demand =  20/24 (occupy rate = 1.20) with overflow 4
 GRC {1680000 270000 1710000 300000}: H routing capacity/demand =  20/23 (occupy rate = 1.15) with overflow 3
 GRC {1260000 270000 1290000 300000}: H routing capacity/demand =  20/23 (occupy rate = 1.15) with overflow 3
 GRC {1710000 2694900 1740000 2725800}: H routing capacity/demand =  14/17 (occupy rate = 1.21) with overflow 3
 GRC {1710000 270000 1740000 300000}: H routing capacity/demand =  20/23 (occupy rate = 1.15) with overflow 3
 GRC {2100000 240000 2130000 270000}: H routing capacity/demand =  8/10 (occupy rate = 1.25) with overflow 2

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {1710000 1083000 1740000 1122000}: V routing capacity/demand =  1/3 (occupy rate = 3.00) with overflow 2
 GRC {2580000 594000 2610000 633000}: V routing capacity/demand =  2/4 (occupy rate = 2.00) with overflow 2
 GRC {2490000 894000 2520000 933000}: V routing capacity/demand =  1/3 (occupy rate = 3.00) with overflow 2
 GRC {1470000 2061000 1500000 2100000}: V routing capacity/demand =  7/9 (occupy rate = 1.29) with overflow 2
 GRC {1260000 1986000 1290000 2025000}: V routing capacity/demand =  1/3 (occupy rate = 3.00) with overflow 2
 GRC {900000 933000 930000 969000}: V routing capacity/demand =  1/3 (occupy rate = 3.00) with overflow 2
 GRC {900000 2025000 930000 2061000}: V routing capacity/demand =  7/8 (occupy rate = 1.14) with overflow 1
 GRC {750000 1686000 780000 1725000}: V routing capacity/demand =  4/5 (occupy rate = 1.25) with overflow 1
 GRC {270000 1461000 300000 1497000}: V routing capacity/demand =  12/13 (occupy rate = 1.08) with overflow 1
 GRC {900000 1986000 930000 2025000}: V routing capacity/demand =  7/8 (occupy rate = 1.14) with overflow 1

icc_shell> remove_clock_uncertainty [all_clocks]
1
icc_shell> clock_opt -fix_hold_all_clocks
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.5e-05 2.5e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Horizontal Res : 5.8e-05 5.8e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Vertical Res : 9e-05 9e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)
LR: Layer metal2: Average tracks per gcell 10.1, utilization 0.28
LR: Layer metal3: Average tracks per gcell 9.6, utilization 0.35
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk[0]
CTS: Prepare sources for clock domain clk[0]
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk[0]
Warning: No LEQ library cell found for cell datain_a_bank/clk_gate_dout_reg/latch (ICG_DYN). (CTS-618)
Warning: No LEQ library cell found for cell aluout_bank/clk_gate_dout_reg/latch (ICG_DYN). (CTS-618)
Warning: No LEQ library cell found for cell op_bank/clk_gate_dout_reg/latch (ICG_DYN). (CTS-618)
CTS: Prepare sources for clock domain clk[0]

Pruning library cells (r/f, pwr)
    Min drive = 0.816659.
    Final pruned buffer set (3 buffers):
        BUFX2
        BUFX4
        BUFX8

Pruning library cells (r/f, pwr)
    Min drive = 0.816659.
    Pruning INVX1 because drive of 0.50469 is less than 0.816659.
    Final pruned buffer set (4 buffers):
        INVX2
        INVX4
        INVX8
        INVX16
CTS: BA: Net 'n6986'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 1.476614
CTS: BA: Max skew at toplevel pins = 0.017799

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 3
CTS: Root clock net clk[0]_pad
CTS:  clock gate levels = 3
CTS:    clock sink pins = 315
CTS:    level  3: gates = 3
CTS:    level  2: gates = 1
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk[0]_pad:
CTS:   INVX16
CTS:   BUFX8
CTS:   INVX8
CTS:   BUFX4
CTS:   BUFX2
CTS:   INVX4
CTS: Buffer/Inverter list for DelayInsertion for clock net clk[0]_pad:
CTS:   INVX16
CTS:   INVX8
CTS:   INVX4
CTS:   BUFX8
CTS:   INVX2
CTS:   BUFX4
CTS:   BUFX2
CTS:   INVX1
Information: Removing clock transition on clock clk[0] ... (CTS-103)
Information: Removing clock transition on clock clk[0] ... (CTS-103)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = op_bank/clk_gate_dout_reg/ENCLK
CTS:        driving pin = op_bank/clk_gate_dout_reg/latch/GCLK
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.20982
CTS-Warning: Not able to set leaf net on lower metal layer!

CTS: gate level 3 clock tree synthesis
CTS:          clock net = aluout_bank/clk_gate_dout_reg/ENCLK
CTS:        driving pin = aluout_bank/clk_gate_dout_reg/latch/GCLK
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!

CTS: gate level 3 clock tree synthesis
CTS:          clock net = datain_a_bank/clk_gate_dout_reg/ENCLK
CTS:        driving pin = datain_a_bank/clk_gate_dout_reg/latch/GCLK
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!

CTS: gate level 2 clock tree synthesis
CTS:          clock net = n6986
CTS:        driving pin = u_clk[0]_pad/DataIn
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS-Warning: Not able to set leaf net on lower metal layer!
CTS-Warning: Not able to set leaf net on lower metal layer!

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk[0]_pad
CTS:        driving pin = clk[0]
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
Information: no clock tree synthesis on don't touch net clk[0]_pad. (CTS-614)

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       5 gated clock nets synthesized
CTS:       4 buffer trees inserted
CTS:      38 buffers used (total size = 19224)
CTS:      43 clock nets total capacitance = worst[12.137 12.137]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk[0]_pad
CTS:       5 gated clock nets synthesized
CTS:       4 buffer trees inserted
CTS:      38 buffers used (total size = 19224)
CTS:      43 clock nets total capacitance = worst[12.137 12.137]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk[0]
CTS: Prepare sources for clock domain clk[0]

Pruning library cells (r/f, pwr)
    Min drive = 0.816659.
    Final pruned buffer set (3 buffers):
        BUFX2
        BUFX4
        BUFX8

Pruning library cells (r/f, pwr)
    Min drive = 0.816659.
    Pruning INVX1 because drive of 0.50469 is less than 0.816659.
    Final pruned buffer set (4 buffers):
        INVX2
        INVX4
        INVX8
        INVX16
CTS: Prepare sources for clock domain clk[0]

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9e-05 9e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.5e-05 2.5e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Horizontal Res : 5.8e-05 5.8e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00016 0.00016 (RCEX-011)
Information: Library Derived Vertical Res : 9e-05 9e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk[0] 
enable delay detour in ctdn
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk[0]
CTS: Prepare sources for clock domain clk[0]

Pruning library cells (r/f, pwr)
    Min drive = 0.816659.
    Final pruned buffer set (3 buffers):
        BUFX2
        BUFX4
        BUFX8

Pruning library cells (r/f, pwr)
    Min drive = 0.816659.
    Pruning INVX1 because drive of 0.50469 is less than 0.816659.
    Final pruned buffer set (4 buffers):
        INVX2
        INVX4
        INVX8
        INVX16
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUFX2, 
CTO-  :     BUFX4, 
CTO-  :     BUFX8, 
CTO-  :     INVX1, 
CTO-  :     INVX16, 
CTO-  :     INVX2, 
CTO-  :     INVX4, 
CTO-  :     INVX8, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUFX2'.
Using primary inverters equivalent to 'INVX1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.419632
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (3 buffers):
        BUFX2
        BUFX4
        BUFX8

    Pruning weak driver INVX1.
    Final pruned inverter set (4 inverters):
        INVX2
        INVX4
        INVX8
        INVX16
CTS: Marking Net clk[0]_pad as cts DontTouch : It is a PAD Net
CTS: Marking Net clk[0]_pad as cts DontTouch : It is a PAD Net


Initializing parameters for clock clk[0]:
Root pin: clk[0]
Using max_transition: 0.500 ns
Using leaf_max_transition for clock clk[0]: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.208 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk[0] : 0.500 ns


Starting optimization for clock clk[0].
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk[0] : 0.500 ns

*******************************************
* Preoptimization report (clock 'clk[0]') *
*******************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.158 0.000 0.158)
    Estimated Insertion Delay (r/f/b) = (2.301  -inf 2.301)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.046 0.000 0.046)
    Estimated Insertion Delay (r/f/b) = (0.062  -inf 0.062)
  Wire capacitance =  5.8 pf
  Total capacitance = 12.3 pf
  Max transition = 0.318 ns
  Cells = 43 (area=19224.000000)
  Buffers = 38 (area=19224.000000)
  Buffer Types
  ============
    BUFX8: 27
    BUFX4: 7
    BUFX2: 4

Report DRC violations for clock clk[0] (initial)
Warning: Max capacitance 0.600000 on lib_cell BUFX8 is very constraining.  Your max_transition suggests that 1.722764 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock clk[0] (initial)
 Start (2.313, 2.435), End (2.313, 2.435) 

RC optimization for clock 'clk[0]'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
Coarse optimization for clock 'clk[0]'
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
 No back-to-back buffer chains found
 Start (2.243, 2.632), End (2.243, 2.632) 

Detailed optimization for clock 'clk[0]'
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk[0] : 0.500 ns
Starting optimization pass for clock clk[0]:
Start path based optimization 
 Start (2.219, 2.438), End (2.219, 2.438) 

 Start (2.219, 2.438), End (2.219, 2.438) 

11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
 Start (2.219, 2.438), End (2.219, 2.438) 

 Start (2.219, 2.438), End (2.219, 2.438) 

 Start (2.219, 2.438), End (2.219, 2.438) 

 Start (2.219, 2.438), End (2.219, 2.438) 

 Start (2.219, 2.438), End (2.219, 2.438) 

 iteration 1: (0.189767, 2.437892) [0]
 iteration 2: (0.129206, 2.437892) [0]
 iteration 3: (0.126478, 2.437892) [0]
 iteration 4: (0.116213, 2.437892) [0]
 Total 4 cells sized on clock clk[0] (SP) (corner 0)
 Start (2.219, 2.438), End (2.322, 2.438) 

Start area recovery: (2.321679, 2.437892)
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk[0] : 0.500 ns
Switch to low metal layer for clock 'clk[0]':

 Total 37 out of 42 nets switched to low metal layer for clock 'clk[0]' with largest cap change 0.00 percent
Switch metal layer for area recovery: (2.321679, 2.437892)
 Start (2.322, 2.438), End (2.322, 2.438) 

Buffer removal for area recovery: (2.321679, 2.437892)
Area recovery optimization for clock 'clk[0]':
11%   20%   30%   41%   51%   60%   72%   81%   90%   100%   
Sizing for area recovery: (2.321679, 2.437892)

 Total 0 buffers removed (all paths) for clock 'clk[0]'
Path buffer removal for area recovery: (2.321679, 2.437892)
Buffer pair removal for area recovery: (2.321679, 2.437892)
End area recovery: (2.321679, 2.437892)

****************************************************
* Multicorner optimization report (clock 'clk[0]') *
****************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.116 0.000 0.116)
    Estimated Insertion Delay (r/f/b) = (2.438  -inf 2.438)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.024 0.000 0.024)
    Estimated Insertion Delay (r/f/b) = (0.040  -inf 0.040)
  Wire capacitance =  5.5 pf
  Total capacitance = 11.9 pf
  Max transition = 0.440 ns
  Cells = 43 (area=17424.000000)
  Buffers = 38 (area=17424.000000)
  Buffer Types
  ============
    BUFX8: 20
    BUFX2: 8
    BUFX4: 10


++ Longest path for clock clk[0] in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk[0] (port)                                  52   0    0 r (2620    3) 
 clk[0] (port)                                   0   0    0 r (2620    3) 
 clk[0]_pad (net)                       1 704                 
 u_clk[0]_pad/pad (pad_bidirhe)                 18   9    9 r (2653  164) 
 u_clk[0]_pad/DataIn (pad_bidirhe)             272 328  337 r (2621  198) 
 n6986 (net)                            3 223                 
 datain_a_bank/clk_gate_dout_reg/latch/CLK (ICG_DYN)
                                               273 -58  278 r (2081  690) 
 datain_a_bank/clk_gate_dout_reg/latch/GCLK (ICG_DYN)
                                               390 667  944 r (2074  688) 
 datain_a_bank/clk_gate_dout_reg/ENCLK (net)
                                        1 123                 
 BUFX8_G3B4I1_1/A (BUFX8)                      390 -112  832 r
                                                              (1836 1103) 
 BUFX8_G3B4I1_1/Y (BUFX8)                      153 394 1225 r (1848 1106) 
 ENCLK_G3B1I1 (net)                     1 209                 
 BUFX8_G3B3I1/A (BUFX8)                        153   7 1232 r (1108 1628) 
 BUFX8_G3B3I1/Y (BUFX8)                        194 371 1603 r (1120 1631) 
 ENCLK_G3B2I1 (net)                     3 382                 
 BUFX8_G3B2I3/A (BUFX8)                        195   8 1611 r (1718 1289) 
 BUFX8_G3B2I3/Y (BUFX8)                        216 401 2011 r (1730 1292) 
 ENCLK_G3B3I3 (net)                     6 463                 
 BUFX8_G3B1I4_1/A (BUFX8)                      216   4 2015 r (1670 1817) 
 BUFX8_G3B1I4_1/Y (BUFX8)                      238 417 2433 r (1682 1820) 
 ENCLK_G3B4I4 (net)                    23 535                 
 DP_OP_29J1_122_3669/clk[0]_r_REG246_S6/CLK (DCBX1)
                                               238   5 2438 r (1531 1970) 


++ Shortest path for clock clk[0] in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk[0] (port)                                  52   0    0 r (2620    3) 
 clk[0] (port)                                   0   0    0 r (2620    3) 
 clk[0]_pad (net)                       1 704                 
 u_clk[0]_pad/pad (pad_bidirhe)                 18   9    9 r (2653  164) 
 u_clk[0]_pad/DataIn (pad_bidirhe)             272 328  337 r (2621  198) 
 n6986 (net)                            3 223                 
 aluout_bank/clk_gate_dout_reg/latch/CLK (ICG_DYN)
                                               273 -58  278 r (2585  840) 
 aluout_bank/clk_gate_dout_reg/latch/GCLK (ICG_DYN)
                                               395 673  951 r (2578  838) 
 aluout_bank/clk_gate_dout_reg/ENCLK (net)
                                        1 125                 
 BUFX8_G3B4I1/A (BUFX8)                        395 -114  836 r
                                                              (2316 1289) 
 BUFX8_G3B4I1/Y (BUFX8)                        173 413 1248 r (2328 1292) 
 ENCLK_G3B1I1_1 (net)                   1 287                 
 BUFX4_G3B3I1/A (BUFX8)                        174  12 1260 r (1209 2006) 
 BUFX4_G3B3I1/Y (BUFX8)                        119 314 1575 r (1221 2009) 
 ENCLK_G3B2I1_1 (net)                   2 131                 
 BUFX8_G3B2I2/A (BUFX8)                        119   2 1577 r (1142 2306) 
 BUFX8_G3B2I2/Y (BUFX8)                        177 350 1926 r (1154 2309) 
 ENCLK_G3B3I2_1 (net)                   6 330                 
 BUFX4_G3B1I5/A (BUFX4)                        177   4 1930 r (1461 2195) 
 BUFX4_G3B1I5/Y (BUFX4)                        190 390 2320 r (1464 2198) 
 ENCLK_G3B4I5_1 (net)                   7 168                 
 clk[0]_r_REG133_S7_IP/CLK (DCBX1)             191   1 2321 r (1588 2159) 


++ Longest path for clock clk[0] in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk[0] (port)                                  52   0    0 r (2620    3) 
 clk[0] (port)                                   0   0    0 r (2620    3) 
 clk[0]_pad (net)                       1 704                 
 u_clk[0]_pad/pad (pad_bidirhe)                 18   9    9 r (2653  164) 
 u_clk[0]_pad/DataIn (pad_bidirhe)               0   0    9 r (2621  198) 
 n6986 (net)                            3 223                 
 aluout_bank/clk_gate_dout_reg/latch/CLK (ICG_DYN)
                                                14   7   16 r (2585  840) 
 aluout_bank/clk_gate_dout_reg/latch/GCLK (ICG_DYN)
                                                 0   0   16 r (2578  838) 
 aluout_bank/clk_gate_dout_reg/ENCLK (net)
                                        1 125                 
 BUFX8_G3B4I1/A (BUFX8)                          5   3   18 r (2316 1289) 
 BUFX8_G3B4I1/Y (BUFX8)                          0   0   18 r (2328 1292) 
 ENCLK_G3B1I1_1 (net)                   1 287                 
 BUFX4_G3B3I1/A (BUFX8)                         18   9   28 r (1209 2006) 
 BUFX4_G3B3I1/Y (BUFX8)                          0   0   28 r (1221 2009) 
 ENCLK_G3B2I1_1 (net)                   2 131                 
 BUFX8_G3B2I1_1/A (BUFX8)                        1   0   28 r (1022 2006) 
 BUFX8_G3B2I1_1/Y (BUFX8)                        0   0   28 r (1034 2009) 
 ENCLK_G3B3I1_1 (net)                   1 200                 
 BUFX8_G3B1I6/A (BUFX4)                         12   6   34 r ( 638 1139) 
 BUFX8_G3B1I6/Y (BUFX4)                          0   0   34 r ( 640 1142) 
 ENCLK_G3B4I6_1 (net)                  13 490                 
 clk[0]_r_REG236_S11_IP/CLK (DCBX1)             12   6   40 r ( 736 1670) 


++ Shortest path for clock clk[0] in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk[0] (port)                                  52   0    0 r (2620    3) 
 clk[0] (port)                                   0   0    0 r (2620    3) 
 clk[0]_pad (net)                       1 704                 
 u_clk[0]_pad/pad (pad_bidirhe)                 18   9    9 r (2653  164) 
 u_clk[0]_pad/DataIn (pad_bidirhe)               0   0    9 r (2621  198) 
 n6986 (net)                            3 223                 
 BUFX2_G2B7I1/A (BUFX4)                         13   7   16 r (2625  800) 
 BUFX2_G2B7I1/Y (BUFX4)                          0   0   16 r (2628  803) 
 n6986_G2B1I1 (net)                     1  21                 
 BUFX4_G2B6I1/A (BUFX2)                          0   0   16 r (2625  839) 
 BUFX4_G2B6I1/Y (BUFX2)                          0   0   16 r (2628  842) 
 n6986_G2B2I1 (net)                     1  19                 
 BUFX4_G2B5I1/A (BUFX2)                          0   0   16 r (2603  839) 
 BUFX4_G2B5I1/Y (BUFX2)                          0   0   16 r (2606  842) 
 n6986_G2B3I1 (net)                     2  49                 
 BUFX2_G2B4I1/A (BUFX4)                          0   0   16 r (2613  839) 
 BUFX2_G2B4I1/Y (BUFX4)                          0   0   16 r (2616  842) 
 n6986_G2B4I1 (net)                     1  22                 
 BUFX2_G2B3I1/A (BUFX4)                          0   0   16 r (2565  839) 
 BUFX2_G2B3I1/Y (BUFX4)                          0   0   16 r (2568  842) 
 n6986_G2B5I1 (net)                     1  22                 
 BUFX4_G2B2I1/A (BUFX4)                          0   0   16 r (2555  800) 
 BUFX4_G2B2I1/Y (BUFX4)                          0   0   16 r (2558  803) 
 n6986_G2B6I1 (net)                     1  28                 
 BUFX4_G2B1I1/A (BUFX2)                          0   0   16 r (2627  764) 
 BUFX4_G2B1I1/Y (BUFX2)                          0   0   16 r (2630  767) 
 n6986_G2B7I1 (net)                     5 115                 
 clk[0]_r_REG322_S1/CLK (DCBX1)                  0   0   16 r (2592  767) 

Report DRC violations for clock clk[0] (final)
Total 0 DRC violations for clock clk[0] (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:35:33 2019
****************************************
Std cell utilization: 64.31%  (40553/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 64.15%  (40278/(63063-275))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        40553    sites, (non-fixed:40278  fixed:275)
                      6507     cells, (non-fixed:6466   fixed:41)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      275      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       29 
Avg. std cell width:  16.55 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:35:33 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 40 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:35:33 2019
****************************************

avg cell displacement:   10.042 um ( 0.33 row height)
max cell displacement:   36.319 um ( 1.21 row height)
std deviation:            9.081 um ( 0.30 row height)
number of cell moved:        81 cells (out of 6466 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Placement Legalization Complete
  -------------------------------

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Information: Updating database...
Unsetting the GR Options
LR: 2 out of 12 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'
Information: Input delay ('rise') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Input delay ('rise') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.7e-05 2.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Horizontal Res : 6.1e-05 6.1e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 9.4e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 2
  Total moveable cell area: 2900016.0
  Total fixed cell area: 2314800.1
  Total physical cell area: 5214816.1
  Core area: (300000 300000 2702400 2673000)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00 2176008.0      0.00       0.0       0.1                                0.00  
    0:00:01 2162256.0      0.00       0.0       0.0                                0.00  
    0:00:01 2150016.0      0.00       0.0       0.0                                0.00  
    0:00:01 2138856.0      0.00       0.0       0.0                                0.00  
    0:00:02 2113728.0      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
33%...50%...67%...83%...100% done.
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:35:40 2019
****************************************
Std cell utilization: 62.93%  (39688/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 62.77%  (39413/(63063-275))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        39688    sites, (non-fixed:39413  fixed:275)
                      6509     cells, (non-fixed:6468   fixed:41)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      275      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       29 
Avg. std cell width:  16.55 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:35:40 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 6154 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:35:40 2019
****************************************

avg cell displacement:    0.753 um ( 0.03 row height)
max cell displacement:    7.218 um ( 0.24 row height)
std deviation:            0.727 um ( 0.02 row height)
number of cell moved:      6152 cells (out of 6468 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 8
  Total moveable cell area: 2837736.0
  Total fixed cell area: 2314800.1
  Total physical cell area: 5152536.1
  Core area: (300000 300000 2702400 2673000)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07 2113728.0      0.00       0.0       0.5                                0.00  
    0:00:07 2113728.0      0.00       0.0       0.5                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07 2113728.0      0.00       0.0       0.5                                0.00  
    0:00:07 2115888.0      0.00       0.0       0.0                                0.00  
    0:00:07 2115888.0      0.00       0.0       0.0                                0.00  
    0:00:07 2115888.0      0.00       0.0       0.0                                0.00  
    0:00:07 2115888.0      0.00       0.0       0.0                                0.00  
    0:00:07 2115888.0      0.00       0.0       0.0                                0.00  
    0:00:07 2115888.0      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:35:41 2019
****************************************
Std cell utilization: 62.98%  (39718/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 62.82%  (39443/(63063-275))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        39718    sites, (non-fixed:39443  fixed:275)
                      6516     cells, (non-fixed:6475   fixed:41)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      275      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       29 
Avg. std cell width:  16.55 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:35:41 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 28 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:35:41 2019
****************************************

avg cell displacement:    6.480 um ( 0.22 row height)
max cell displacement:   16.369 um ( 0.55 row height)
std deviation:            5.428 um ( 0.18 row height)
number of cell moved:        25 cells (out of 6475 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 2839896.0
  Total fixed cell area: 2314800.1
  Total physical cell area: 5154696.1
  Core area: (300000 300000 2702400 2673000)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (30000), object's width and height(3002400,2973000). (PSYN-523)
Warning: Core area is not integer multiples of min site height (30000), object's width and height(2402400,2373000). (PSYN-523)
Warning: Cell u_dout_high[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_zero[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_zero[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_error[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_error[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_clk[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_clk[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_rst[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_rst[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Information: Updating database...
Routing clock nets...
Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   21  Alloctr   22  Proc 2023 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,3002.40,2973.00)
Number of routing layers = 3
layer metal1, dir Hor, min width = 0.90, min space = 0.90 pitch = 3.00
layer metal2, dir Ver, min width = 0.90, min space = 0.90 pitch = 2.40
layer metal3, dir Hor, min width = 1.50, min space = 0.90 pitch = 3.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   22  Alloctr   23  Proc 2023 
Net statistics:
Total number of nets     = 6731
Number of nets to route  = 43
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-medium = 12
8 nets are partially connected,
 of which 0 are detail routed and 8 are global routed.
106 nets are fully connected,
 of which 102 are detail routed and 4 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   24  Alloctr   25  Proc 2023 
Average gCell capacity  3.53     on layer (1)    metal1
Average gCell capacity  5.51     on layer (2)    metal2
Average gCell capacity  8.80     on layer (3)    metal3
Average number of tracks per gCell 11.95         on layer (1)    metal1
Average number of tracks per gCell 12.52         on layer (2)    metal2
Average number of tracks per gCell 11.94         on layer (3)    metal3
Number of gCells = 24900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   24  Alloctr   25  Proc 2023 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   24  Alloctr   25  Proc 2023 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   24  Alloctr   25  Proc 2023 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   24  Alloctr   25  Proc 2023 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.01%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 39996.00
Initial. Layer metal1 wire length = 10309.20
Initial. Layer metal2 wire length = 20366.40
Initial. Layer metal3 wire length = 9320.40
Initial. Total Number of Contacts = 404
Initial. Via M2_M1_via count = 101
Initial. Via M3_M2_via count = 303
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   24  Alloctr   25  Proc 2023 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.01%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 39996.00
phase1. Layer metal1 wire length = 10309.20
phase1. Layer metal2 wire length = 20366.40
phase1. Layer metal3 wire length = 9320.40
phase1. Total Number of Contacts = 404
phase1. Via M2_M1_via count = 101
phase1. Via M3_M2_via count = 303
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   24  Alloctr   25  Proc 2023 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.01%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 39996.00
phase2. Layer metal1 wire length = 10309.20
phase2. Layer metal2 wire length = 20366.40
phase2. Layer metal3 wire length = 9320.40
phase2. Total Number of Contacts = 404
phase2. Via M2_M1_via count = 101
phase2. Via M3_M2_via count = 303
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   24  Alloctr   25  Proc 2023 

Congestion utilization per direction:
Average vertical track utilization   =  1.24 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  0.79 %
Peak    horizontal track utilization = 21.43 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   24  Alloctr   25  Proc 2023 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   24  Alloctr   25  Proc 2023 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   22  Alloctr   22  Proc 2023 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   19  Alloctr   19  Proc 2023 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 204 of 1281


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   19  Alloctr   20  Proc 2023 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   19  Alloctr   20  Proc 2023 

Number of wires with overlap after iteration 1 = 51 of 920


Wire length and via report:
---------------------------
Number of metal1 wires: 55               RVC0: 0
Number of metal2 wires: 496              M2_M1_via: 97
Number of metal3 wires: 369              M3_M2_via: 547
Total number of wires: 920               vias: 644

Total metal1 wire length: 10164.0
Total metal2 wire length: 20568.6
Total metal3 wire length: 10825.2
Total wire length: 41557.8

Longest metal1 wire length: 837.6
Longest metal2 wire length: 478.8
Longest metal3 wire length: 350.4


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   18  Alloctr   19  Proc 2023 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Dr init] Total (MB): Used   19  Alloctr   20  Proc 2023 
Total number of nets = 6731, of which 0 are not extracted
Total number of open nets = 6587, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  5/90 Partitions, Violations =   0
Routed  6/90 Partitions, Violations =   0
Routed  8/90 Partitions, Violations =   0
Routed  9/90 Partitions, Violations =   0
Routed  10/90 Partitions, Violations =  0
Routed  12/90 Partitions, Violations =  0
Routed  13/90 Partitions, Violations =  0
Routed  14/90 Partitions, Violations =  0
Routed  15/90 Partitions, Violations =  0
Routed  17/90 Partitions, Violations =  0
Routed  18/90 Partitions, Violations =  0
Routed  19/90 Partitions, Violations =  0
Routed  20/90 Partitions, Violations =  0
Routed  21/90 Partitions, Violations =  0
Routed  23/90 Partitions, Violations =  0
Routed  24/90 Partitions, Violations =  0
Routed  25/90 Partitions, Violations =  0
Routed  26/90 Partitions, Violations =  0
Routed  27/90 Partitions, Violations =  0
Routed  28/90 Partitions, Violations =  0
Routed  30/90 Partitions, Violations =  0
Routed  31/90 Partitions, Violations =  0
Routed  32/90 Partitions, Violations =  0
Routed  33/90 Partitions, Violations =  0
Routed  34/90 Partitions, Violations =  0
Routed  35/90 Partitions, Violations =  0
Routed  36/90 Partitions, Violations =  0
Routed  37/90 Partitions, Violations =  0
Routed  38/90 Partitions, Violations =  0
Routed  39/90 Partitions, Violations =  0
Routed  40/90 Partitions, Violations =  0
Routed  41/90 Partitions, Violations =  0
Routed  42/90 Partitions, Violations =  0
Routed  43/90 Partitions, Violations =  0
Routed  44/90 Partitions, Violations =  0
Routed  46/90 Partitions, Violations =  0
Routed  47/90 Partitions, Violations =  0
Routed  48/90 Partitions, Violations =  0
Routed  49/90 Partitions, Violations =  0
Routed  50/90 Partitions, Violations =  0
Routed  51/90 Partitions, Violations =  0
Routed  52/90 Partitions, Violations =  0
Routed  53/90 Partitions, Violations =  0
Routed  55/90 Partitions, Violations =  0
Routed  56/90 Partitions, Violations =  0
Routed  57/90 Partitions, Violations =  0
Routed  58/90 Partitions, Violations =  0
Routed  59/90 Partitions, Violations =  0
Routed  60/90 Partitions, Violations =  0
Routed  61/90 Partitions, Violations =  0
Routed  63/90 Partitions, Violations =  0
Routed  64/90 Partitions, Violations =  0
Routed  65/90 Partitions, Violations =  0
Routed  66/90 Partitions, Violations =  0
Routed  67/90 Partitions, Violations =  0
Routed  68/90 Partitions, Violations =  0
Routed  70/90 Partitions, Violations =  0
Routed  71/90 Partitions, Violations =  0
Routed  72/90 Partitions, Violations =  0
Routed  73/90 Partitions, Violations =  0
Routed  74/90 Partitions, Violations =  0
Routed  76/90 Partitions, Violations =  0
Routed  77/90 Partitions, Violations =  0
Routed  78/90 Partitions, Violations =  0
Routed  79/90 Partitions, Violations =  0
Routed  82/90 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 0] Total (MB): Used   26  Alloctr   27  Proc 2023 

End DR iteration 0 with 90 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    8  Alloctr    8  Proc   48 
[DRC CHECK] Total (MB): Used   26  Alloctr   27  Proc 2071 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc   48 
[DR] Total (MB): Used   18  Alloctr   19  Proc 2071 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   48 
[DR: Done] Total (MB): Used   18  Alloctr   19  Proc 2071 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    40996 micron
Total Number of Contacts =             624
Total Number of Wires =                997
Total Number of PtConns =              0
Total Number of Routed Wires =       997
Total Routed Wire Length =           40996 micron
Total Number of Routed Contacts =       624
        Layer    metal1 :      10246 micron
        Layer    metal2 :      20417 micron
        Layer    metal3 :      10334 micron
        Via   M3_M2_via :        514
        Via   M2_M1_via :        110

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 624 vias)
 
    Layer via        =  0.00% (0      / 110     vias)
        Un-optimized = 100.00% (110     vias)
    Layer via2       =  0.00% (0      / 514     vias)
        Un-optimized = 100.00% (514     vias)
 
  Total double via conversion rate    =  0.00% (0 / 624 vias)
 
    Layer via        =  0.00% (0      / 110     vias)
    Layer via2       =  0.00% (0      / 514     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 624 vias)
 
    Layer via        =  0.00% (0      / 110     vias)
        Un-optimized = 100.00% (110     vias)
    Layer via2       =  0.00% (0      / 514     vias)
        Un-optimized = 100.00% (514     vias)
 

Total number of nets = 6731
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (42/6729 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 27/27/27. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.7e-05 2.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Horizontal Res : 6.1e-05 6.1e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 9.4e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Information: Using CCS timing info. (TIM-025)
 
****************************************
Report : clock tree
Design : top_WIDTH18
Version: M-2016.12-SP5-5
Date   : Wed Mar 13 18:35:46 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk[0]               315       38        42        0.1872    2.4905      0          17424.0000
 
****************************************
Report : qor
Design : top_WIDTH18
Version: M-2016.12-SP5-5
Date   : Wed Mar 13 18:35:46 2019
****************************************


  Timing Path Group 'clk[0]'
  -----------------------------------
  Levels of Logic:              65.00
  Critical Path Length:         19.38
  Critical Path Slack:           0.23
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:         18
  Leaf Cell Count:               6616
  Buf/Inv Cell Count:            1712
  Buf Cell Count:                 472
  Inv Cell Count:                1240
  CT Buf/Inv Cell Count:           38
  Combinational Cell Count:      6298
  Sequential Cell Count:          318
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  1684968.000000
  Noncombinational Area:
                        430920.000000
  Buf/Inv Area:         445896.000000
  Total Buffer Area:        165960.00
  Total Inverter Area:      279936.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      600504.81
  Net YLength        :      588897.12
  -----------------------------------
  Cell Area:           2115888.000000
  Design Area:         2115888.000000
  Net Length        :      1189402.00


  Design Rules
  -----------------------------------
  Total Number of Nets:          6731
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.00
  -----------------------------------------
  Overall Compile Time:               18.45
  Overall Compile Wall Clock Time:    18.86

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Unsetting hold fix requirement...
Information: Removing attribute 'fix_hold' from clock 'clk[0]'. (MWUI-032)
clock_opt completed Successfully
1
icc_shell> derive_pg_connections -power_net {vdd!} -ground_net {gnd!} -verbose
Error: unknown command 'derive_pg_connections' (CMD-005)
icc_shell> derive_pg_connection -power_net {vdd!} -ground_net {gnd!} -verbose
Information: connected 974 power ports and 974 ground ports

Detail Power/Ground Connection Changes:
    P/G Pin Name                                 Original P/G Net    New P/G Net
------------------------------------------------------------------------------------------------
 U5237/gnd!                                    <none>              gnd!
 U5237/vdd!                                    <none>              vdd!
 U5203/vdd!                                    <none>              vdd!
 U5203/gnd!                                    <none>              gnd!
 U5201/vdd!                                    <none>              vdd!
 U5201/gnd!                                    <none>              gnd!
 U5200/gnd!                                    <none>              gnd!
 U5200/vdd!                                    <none>              vdd!
 U5199/vdd!                                    <none>              vdd!
 U5199/gnd!                                    <none>              gnd!
 U5198/vdd!                                    <none>              vdd!
 U5198/gnd!                                    <none>              gnd!
 U5197/vdd!                                    <none>              vdd!
 U5197/gnd!                                    <none>              gnd!
 U5195/vdd!                                    <none>              vdd!
 U5195/gnd!                                    <none>              gnd!
 U5193/vdd!                                    <none>              vdd!
 U5193/gnd!                                    <none>              gnd!
 U5192/vdd!                                    <none>              vdd!
 U5192/gnd!                                    <none>              gnd!
 U5191/vdd!                                    <none>              vdd!
 U5191/gnd!                                    <none>              gnd!
 U5190/vdd!                                    <none>              vdd!
 U5190/gnd!                                    <none>              gnd!
 U5188/vdd!                                    <none>              vdd!
 U5188/gnd!                                    <none>              gnd!
 U5187/vdd!                                    <none>              vdd!
 U5187/gnd!                                    <none>              gnd!
 U5177/vdd!                                    <none>              vdd!
 U5177/gnd!                                    <none>              gnd!
 U5176/vdd!                                    <none>              vdd!
 U5176/gnd!                                    <none>              gnd!
 U5166/vdd!                                    <none>              vdd!
 U5166/gnd!                                    <none>              gnd!
 U5165/vdd!                                    <none>              vdd!
 U5165/gnd!                                    <none>              gnd!
 U5158/vdd!                                    <none>              vdd!
 U5158/gnd!                                    <none>              gnd!
 U5156/vdd!                                    <none>              vdd!
 U5156/gnd!                                    <none>              gnd!
 U5155/gnd!                                    <none>              gnd!
 U5155/vdd!                                    <none>              vdd!
 U5149/gnd!                                    <none>              gnd!
 U5149/vdd!                                    <none>              vdd!
 U5146/gnd!                                    <none>              gnd!
 U5146/vdd!                                    <none>              vdd!
 U5143/gnd!                                    <none>              gnd!
 U5143/vdd!                                    <none>              vdd!
 U5140/gnd!                                    <none>              gnd!
 U5140/vdd!                                    <none>              vdd!
 U5132/vdd!                                    <none>              vdd!
 U5132/gnd!                                    <none>              gnd!
 U5131/vdd!                                    <none>              vdd!
 U5131/gnd!                                    <none>              gnd!
 U5128/vdd!                                    <none>              vdd!
 U5128/gnd!                                    <none>              gnd!
 U5127/vdd!                                    <none>              vdd!
 U5127/gnd!                                    <none>              gnd!
 U5126/vdd!                                    <none>              vdd!
 U5126/gnd!                                    <none>              gnd!
 U5125/vdd!                                    <none>              vdd!
 U5125/gnd!                                    <none>              gnd!
 U5123/vdd!                                    <none>              vdd!
 U5123/gnd!                                    <none>              gnd!
 U5117/vdd!                                    <none>              vdd!
 U5117/gnd!                                    <none>              gnd!
 U5116/vdd!                                    <none>              vdd!
 U5116/gnd!                                    <none>              gnd!
 U5115/vdd!                                    <none>              vdd!
 U5115/gnd!                                    <none>              gnd!
 U5114/vdd!                                    <none>              vdd!
 U5114/gnd!                                    <none>              gnd!
 U5113/vdd!                                    <none>              vdd!
 U5113/gnd!                                    <none>              gnd!
 U5112/vdd!                                    <none>              vdd!
 U5112/gnd!                                    <none>              gnd!
 U5111/vdd!                                    <none>              vdd!
 U5111/gnd!                                    <none>              gnd!
 U5106/vdd!                                    <none>              vdd!
 U5106/gnd!                                    <none>              gnd!
 U5105/vdd!                                    <none>              vdd!
 U5105/gnd!                                    <none>              gnd!
 U5104/vdd!                                    <none>              vdd!
 U5104/gnd!                                    <none>              gnd!
 U5102/vdd!                                    <none>              vdd!
 U5102/gnd!                                    <none>              gnd!
 U5101/vdd!                                    <none>              vdd!
 U5101/gnd!                                    <none>              gnd!
 U5098/vdd!                                    <none>              vdd!
 U5098/gnd!                                    <none>              gnd!
 U5097/vdd!                                    <none>              vdd!
 U5097/gnd!                                    <none>              gnd!
 U5096/vdd!                                    <none>              vdd!
 U5096/gnd!                                    <none>              gnd!
 U5095/vdd!                                    <none>              vdd!
 U5095/gnd!                                    <none>              gnd!
 U5094/vdd!                                    <none>              vdd!
 U5094/gnd!                                    <none>              gnd!
 U5093/vdd!                                    <none>              vdd!
 U5093/gnd!                                    <none>              gnd!
 U5092/vdd!                                    <none>              vdd!
 U5092/gnd!                                    <none>              gnd!
 U5091/vdd!                                    <none>              vdd!
 U5091/gnd!                                    <none>              gnd!
 U5090/vdd!                                    <none>              vdd!
 U5090/gnd!                                    <none>              gnd!
 U5089/vdd!                                    <none>              vdd!
 U5089/gnd!                                    <none>              gnd!
 U5088/vdd!                                    <none>              vdd!
 U5088/gnd!                                    <none>              gnd!
 U5087/vdd!                                    <none>              vdd!
 U5087/gnd!                                    <none>              gnd!
 U5072/vdd!                                    <none>              vdd!
 U5072/gnd!                                    <none>              gnd!
 U5071/vdd!                                    <none>              vdd!
 U5071/gnd!                                    <none>              gnd!
 U5070/vdd!                                    <none>              vdd!
 U5070/gnd!                                    <none>              gnd!
 BUFX4_G3B1I5/vdd!                             <none>              vdd!
 BUFX4_G3B1I5/gnd!                             <none>              gnd!
 BUFX8_G3B1I1_1/vdd!                           <none>              vdd!
 BUFX8_G3B1I1_1/gnd!                           <none>              gnd!
 BUFX8_G3B1I2/vdd!                             <none>              vdd!
 BUFX8_G3B1I2/gnd!                             <none>              gnd!
 BUFX4_G2B1I1/vdd!                             <none>              vdd!
 BUFX4_G2B1I1/gnd!                             <none>              gnd!
 BUFX8_G3B2I1/vdd!                             <none>              vdd!
 BUFX8_G3B2I1/gnd!                             <none>              gnd!
 BUFX8_G3B1I5/vdd!                             <none>              vdd!
 BUFX8_G3B1I5/gnd!                             <none>              gnd!
 BUFX2_G2B3I1/vdd!                             <none>              vdd!
 BUFX2_G2B3I1/gnd!                             <none>              gnd!
 BUFX4_G2B2I1/vdd!                             <none>              vdd!
 BUFX4_G2B2I1/gnd!                             <none>              gnd!
 BUFX8_G3B1I3/vdd!                             <none>              vdd!
 BUFX8_G3B1I3/gnd!                             <none>              gnd!
 BUFX8_G3B1I4/vdd!                             <none>              vdd!
 BUFX8_G3B1I4/gnd!                             <none>              gnd!
 BUFX8_G3B1I7/vdd!                             <none>              vdd!
 BUFX8_G3B1I7/gnd!                             <none>              gnd!
 BUFX8_G3B1I6/vdd!                             <none>              vdd!
 BUFX8_G3B1I6/gnd!                             <none>              gnd!
 BUFX8_G3B1I1/vdd!                             <none>              vdd!
 BUFX8_G3B1I1/gnd!                             <none>              gnd!
 BUFX2_G3B2I1/vdd!                             <none>              vdd!
 BUFX2_G3B2I1/gnd!                             <none>              gnd!
 BUFX8_G3B1I3_1/vdd!                           <none>              vdd!
 BUFX8_G3B1I3_1/gnd!                           <none>              gnd!
 BUFX4_G3B1I13/vdd!                            <none>              vdd!
 BUFX4_G3B1I13/gnd!                            <none>              gnd!
 BUFX2_G2B4I1/vdd!                             <none>              vdd!
 BUFX2_G2B4I1/gnd!                             <none>              gnd!
 BUFX4_G2B5I1/vdd!                             <none>              vdd!
 BUFX4_G2B5I1/gnd!                             <none>              gnd!
 BUFX4_G2B6I1/vdd!                             <none>              vdd!
 BUFX4_G2B6I1/gnd!                             <none>              gnd!
 BUFX2_G2B7I1/vdd!                             <none>              vdd!
 BUFX2_G2B7I1/gnd!                             <none>              gnd!
 BUFX4_G3B3I1/vdd!                             <none>              vdd!
 BUFX4_G3B3I1/gnd!                             <none>              gnd!
 BUFX8_G3B4I1_1/vdd!                           <none>              vdd!
 BUFX8_G3B4I1_1/gnd!                           <none>              gnd!
 BUFX8_G3B3I1/vdd!                             <none>              vdd!
 BUFX8_G3B3I1/gnd!                             <none>              gnd!
 BUFX8_G3B2I3/vdd!                             <none>              vdd!
 BUFX8_G3B2I3/gnd!                             <none>              gnd!
 BUFX8_G3B2I2_1/vdd!                           <none>              vdd!
 BUFX8_G3B2I2_1/gnd!                           <none>              gnd!
 BUFX8_G3B1I12/vdd!                            <none>              vdd!
 BUFX8_G3B1I12/gnd!                            <none>              gnd!
 BUFX8_G3B1I11/vdd!                            <none>              vdd!
 BUFX8_G3B1I11/gnd!                            <none>              gnd!
 BUFX8_G3B1I10/vdd!                            <none>              vdd!
 BUFX8_G3B1I10/gnd!                            <none>              gnd!
 BUFX8_G3B1I9/vdd!                             <none>              vdd!
 BUFX8_G3B1I9/gnd!                             <none>              gnd!
 BUFX8_G3B1I8/vdd!                             <none>              vdd!
 BUFX8_G3B1I8/gnd!                             <none>              gnd!
 BUFX8_G3B1I7_1/vdd!                           <none>              vdd!
 BUFX8_G3B1I7_1/gnd!                           <none>              gnd!
 BUFX8_G3B1I6_1/vdd!                           <none>              vdd!
 BUFX8_G3B1I6_1/gnd!                           <none>              gnd!
 BUFX8_G3B1I4_1/vdd!                           <none>              vdd!
 BUFX8_G3B1I4_1/gnd!                           <none>              gnd!
 BUFX8_G3B1I2_1/vdd!                           <none>              vdd!
 BUFX8_G3B1I2_1/gnd!                           <none>              gnd!
 U5475/gnd!                                    <none>              gnd!
 U5475/vdd!                                    <none>              vdd!
 U5479/vdd!                                    <none>              vdd!
 U5479/gnd!                                    <none>              gnd!
 U5422/gnd!                                    <none>              gnd!
 U5422/vdd!                                    <none>              vdd!
 U5509/gnd!                                    <none>              gnd!
 U5509/vdd!                                    <none>              vdd!
 U5520/gnd!                                    <none>              gnd!
 U5520/vdd!                                    <none>              vdd!
 U5483/vdd!                                    <none>              vdd!
 U5483/gnd!                                    <none>              gnd!
 U5547/vdd!                                    <none>              vdd!
 U5547/gnd!                                    <none>              gnd!
 U5549/gnd!                                    <none>              gnd!
 U5549/vdd!                                    <none>              vdd!
 U5514/vdd!                                    <none>              vdd!
 U5514/gnd!                                    <none>              gnd!
 U5513/gnd!                                    <none>              gnd!
 U5513/vdd!                                    <none>              vdd!
 U5508/vdd!                                    <none>              vdd!
 U5508/gnd!                                    <none>              gnd!
 U5495/gnd!                                    <none>              gnd!
 U5495/vdd!                                    <none>              vdd!
 U5490/vdd!                                    <none>              vdd!
 U5490/gnd!                                    <none>              gnd!
 U5489/gnd!                                    <none>              gnd!
 U5489/vdd!                                    <none>              vdd!
 U5488/vdd!                                    <none>              vdd!
 U5488/gnd!                                    <none>              gnd!
 U5486/gnd!                                    <none>              gnd!
 U5486/vdd!                                    <none>              vdd!
 U5474/gnd!                                    <none>              gnd!
 U5474/vdd!                                    <none>              vdd!
 U5473/vdd!                                    <none>              vdd!
 U5473/gnd!                                    <none>              gnd!
 U5472/vdd!                                    <none>              vdd!
 U5472/gnd!                                    <none>              gnd!
 U5471/vdd!                                    <none>              vdd!
 U5471/gnd!                                    <none>              gnd!
 U5470/gnd!                                    <none>              gnd!
 U5470/vdd!                                    <none>              vdd!
 U5469/vdd!                                    <none>              vdd!
 U5469/gnd!                                    <none>              gnd!
 U5454/gnd!                                    <none>              gnd!
 U5454/vdd!                                    <none>              vdd!
 U5451/vdd!                                    <none>              vdd!
 U5451/gnd!                                    <none>              gnd!
 U5450/vdd!                                    <none>              vdd!
 U5450/gnd!                                    <none>              gnd!
 U5447/vdd!                                    <none>              vdd!
 U5447/gnd!                                    <none>              gnd!
 U5446/vdd!                                    <none>              vdd!
 U5446/gnd!                                    <none>              gnd!
 U5442/vdd!                                    <none>              vdd!
 U5442/gnd!                                    <none>              gnd!
 U5441/gnd!                                    <none>              gnd!
 U5441/vdd!                                    <none>              vdd!
 U5438/vdd!                                    <none>              vdd!
 U5438/gnd!                                    <none>              gnd!
 U5434/gnd!                                    <none>              gnd!
 U5434/vdd!                                    <none>              vdd!
 U5433/gnd!                                    <none>              gnd!
 U5433/vdd!                                    <none>              vdd!
 U5432/vdd!                                    <none>              vdd!
 U5432/gnd!                                    <none>              gnd!
 U5429/vdd!                                    <none>              vdd!
 U5429/gnd!                                    <none>              gnd!
 U5428/vdd!                                    <none>              vdd!
 U5428/gnd!                                    <none>              gnd!
 U5427/vdd!                                    <none>              vdd!
 U5427/gnd!                                    <none>              gnd!
 U5425/vdd!                                    <none>              vdd!
 U5425/gnd!                                    <none>              gnd!
 U5424/gnd!                                    <none>              gnd!
 U5424/vdd!                                    <none>              vdd!
 U5423/vdd!                                    <none>              vdd!
 U5423/gnd!                                    <none>              gnd!
 U5421/vdd!                                    <none>              vdd!
 U5421/gnd!                                    <none>              gnd!
 U5420/gnd!                                    <none>              gnd!
 U5420/vdd!                                    <none>              vdd!
 U5417/vdd!                                    <none>              vdd!
 U5417/gnd!                                    <none>              gnd!
 U5416/gnd!                                    <none>              gnd!
 U5416/vdd!                                    <none>              vdd!
 U5413/vdd!                                    <none>              vdd!
 U5413/gnd!                                    <none>              gnd!
 U5412/gnd!                                    <none>              gnd!
 U5412/vdd!                                    <none>              vdd!
 U5408/vdd!                                    <none>              vdd!
 U5408/gnd!                                    <none>              gnd!
 U5394/gnd!                                    <none>              gnd!
 U5394/vdd!                                    <none>              vdd!
 U5390/gnd!                                    <none>              gnd!
 U5390/vdd!                                    <none>              vdd!
 U5388/vdd!                                    <none>              vdd!
 U5388/gnd!                                    <none>              gnd!
 U5387/gnd!                                    <none>              gnd!
 U5387/vdd!                                    <none>              vdd!
 U5385/gnd!                                    <none>              gnd!
 U5385/vdd!                                    <none>              vdd!
 U5380/vdd!                                    <none>              vdd!
 U5380/gnd!                                    <none>              gnd!
 U5379/vdd!                                    <none>              vdd!
 U5379/gnd!                                    <none>              gnd!
 U5371/vdd!                                    <none>              vdd!
 U5371/gnd!                                    <none>              gnd!
 U5370/gnd!                                    <none>              gnd!
 U5370/vdd!                                    <none>              vdd!
 U5369/gnd!                                    <none>              gnd!
 U5369/vdd!                                    <none>              vdd!
 U5368/vdd!                                    <none>              vdd!
 U5368/gnd!                                    <none>              gnd!
 U5367/vdd!                                    <none>              vdd!
 U5367/gnd!                                    <none>              gnd!
 U5364/gnd!                                    <none>              gnd!
 U5364/vdd!                                    <none>              vdd!
 U5363/gnd!                                    <none>              gnd!
 U5363/vdd!                                    <none>              vdd!
 U5360/vdd!                                    <none>              vdd!
 U5360/gnd!                                    <none>              gnd!
 U5357/gnd!                                    <none>              gnd!
 U5357/vdd!                                    <none>              vdd!
 U5356/vdd!                                    <none>              vdd!
 U5356/gnd!                                    <none>              gnd!
 U5351/vdd!                                    <none>              vdd!
 U5351/gnd!                                    <none>              gnd!
 U5349/vdd!                                    <none>              vdd!
 U5349/gnd!                                    <none>              gnd!
 U5346/vdd!                                    <none>              vdd!
 U5346/gnd!                                    <none>              gnd!
 U5338/vdd!                                    <none>              vdd!
 U5338/gnd!                                    <none>              gnd!
 U5336/vdd!                                    <none>              vdd!
 U5336/gnd!                                    <none>              gnd!
 U5324/gnd!                                    <none>              gnd!
 U5324/vdd!                                    <none>              vdd!
 U5322/gnd!                                    <none>              gnd!
 U5322/vdd!                                    <none>              vdd!
 U5319/vdd!                                    <none>              vdd!
 U5319/gnd!                                    <none>              gnd!
 U5318/vdd!                                    <none>              vdd!
 U5318/gnd!                                    <none>              gnd!
 U5315/vdd!                                    <none>              vdd!
 U5315/gnd!                                    <none>              gnd!
 U5311/vdd!                                    <none>              vdd!
 U5311/gnd!                                    <none>              gnd!
 U5310/vdd!                                    <none>              vdd!
 U5310/gnd!                                    <none>              gnd!
 U5307/vdd!                                    <none>              vdd!
 U5307/gnd!                                    <none>              gnd!
 U5306/gnd!                                    <none>              gnd!
 U5306/vdd!                                    <none>              vdd!
 U5303/vdd!                                    <none>              vdd!
 U5303/gnd!                                    <none>              gnd!
 U5302/gnd!                                    <none>              gnd!
 U5302/vdd!                                    <none>              vdd!
 U5299/vdd!                                    <none>              vdd!
 U5299/gnd!                                    <none>              gnd!
 U5291/vdd!                                    <none>              vdd!
 U5291/gnd!                                    <none>              gnd!
 U5281/vdd!                                    <none>              vdd!
 U5281/gnd!                                    <none>              gnd!
 U5280/gnd!                                    <none>              gnd!
 U5280/vdd!                                    <none>              vdd!
 U5279/vdd!                                    <none>              vdd!
 U5279/gnd!                                    <none>              gnd!
 U5276/gnd!                                    <none>              gnd!
 U5276/vdd!                                    <none>              vdd!
 U5274/vdd!                                    <none>              vdd!
 U5274/gnd!                                    <none>              gnd!
 U5269/vdd!                                    <none>              vdd!
 U5269/gnd!                                    <none>              gnd!
 U5267/gnd!                                    <none>              gnd!
 U5267/vdd!                                    <none>              vdd!
 U5264/gnd!                                    <none>              gnd!
 U5264/vdd!                                    <none>              vdd!
 U5262/gnd!                                    <none>              gnd!
 U5262/vdd!                                    <none>              vdd!
 U5257/vdd!                                    <none>              vdd!
 U5257/gnd!                                    <none>              gnd!
 U5256/gnd!                                    <none>              gnd!
 U5256/vdd!                                    <none>              vdd!
 U5255/vdd!                                    <none>              vdd!
 U5255/gnd!                                    <none>              gnd!
 U5320/vdd!                                    <none>              vdd!
 U5320/gnd!                                    <none>              gnd!
 U5290/gnd!                                    <none>              gnd!
 U5290/vdd!                                    <none>              vdd!
 U5268/gnd!                                    <none>              gnd!
 U5268/vdd!                                    <none>              vdd!
 U5250/gnd!                                    <none>              gnd!
 U5250/vdd!                                    <none>              vdd!
 U5229/gnd!                                    <none>              gnd!
 U5229/vdd!                                    <none>              vdd!
 U5154/vdd!                                    <none>              vdd!
 U5154/gnd!                                    <none>              gnd!
 U5133/vdd!                                    <none>              vdd!
 U5133/gnd!                                    <none>              gnd!
 U5099/gnd!                                    <none>              gnd!
 U5099/vdd!                                    <none>              vdd!
 U4846/vdd!                                    <none>              vdd!
 U4846/gnd!                                    <none>              gnd!
 U4839/gnd!                                    <none>              gnd!
 U4839/vdd!                                    <none>              vdd!
 U4824/gnd!                                    <none>              gnd!
 U4824/vdd!                                    <none>              vdd!
 U4818/vdd!                                    <none>              vdd!
 U4818/gnd!                                    <none>              gnd!
 U4789/gnd!                                    <none>              gnd!
 U4789/vdd!                                    <none>              vdd!
 U4677/gnd!                                    <none>              gnd!
 U4677/vdd!                                    <none>              vdd!
 U4590/gnd!                                    <none>              gnd!
 U4590/vdd!                                    <none>              vdd!
 U4507/gnd!                                    <none>              gnd!
 U4507/vdd!                                    <none>              vdd!
 U4427/gnd!                                    <none>              gnd!
 U4427/vdd!                                    <none>              vdd!
 U4384/gnd!                                    <none>              gnd!
 U4384/vdd!                                    <none>              vdd!
 U4170/gnd!                                    <none>              gnd!
 U4170/vdd!                                    <none>              vdd!
 U4049/gnd!                                    <none>              gnd!
 U4049/vdd!                                    <none>              vdd!
 U3322/vdd!                                    <none>              vdd!
 U3322/gnd!                                    <none>              gnd!
 U3168/vdd!                                    <none>              vdd!
 U3168/gnd!                                    <none>              gnd!
 U3166/gnd!                                    <none>              gnd!
 U3166/vdd!                                    <none>              vdd!
 U3091/gnd!                                    <none>              gnd!
 U3091/vdd!                                    <none>              vdd!
 U3068/gnd!                                    <none>              gnd!
 U3068/vdd!                                    <none>              vdd!
 U3057/vdd!                                    <none>              vdd!
 U3057/gnd!                                    <none>              gnd!
 U3053/vdd!                                    <none>              vdd!
 U3053/gnd!                                    <none>              gnd!
 U3003/gnd!                                    <none>              gnd!
 U3003/vdd!                                    <none>              vdd!
 U2974/gnd!                                    <none>              gnd!
 U2974/vdd!                                    <none>              vdd!
 U2972/gnd!                                    <none>              gnd!
 U2972/vdd!                                    <none>              vdd!
 U2954/gnd!                                    <none>              gnd!
 U2954/vdd!                                    <none>              vdd!
 U2952/gnd!                                    <none>              gnd!
 U2952/vdd!                                    <none>              vdd!
 U2419/gnd!                                    <none>              gnd!
 U2419/vdd!                                    <none>              vdd!
 U2343/gnd!                                    <none>              gnd!
 U2343/vdd!                                    <none>              vdd!
 U2337/vdd!                                    <none>              vdd!
 U2337/gnd!                                    <none>              gnd!
 U2320/vdd!                                    <none>              vdd!
 U2320/gnd!                                    <none>              gnd!
 U2290/vdd!                                    <none>              vdd!
 U2290/gnd!                                    <none>              gnd!
 U2189/gnd!                                    <none>              gnd!
 U2189/vdd!                                    <none>              vdd!
 U2141/vdd!                                    <none>              vdd!
 U2141/gnd!                                    <none>              gnd!
 U2087/gnd!                                    <none>              gnd!
 U2087/vdd!                                    <none>              vdd!
 U2083/gnd!                                    <none>              gnd!
 U2083/vdd!                                    <none>              vdd!
 U2026/gnd!                                    <none>              gnd!
 U2026/vdd!                                    <none>              vdd!
 U2007/gnd!                                    <none>              gnd!
 U2007/vdd!                                    <none>              vdd!
 U1989/gnd!                                    <none>              gnd!
 U1989/vdd!                                    <none>              vdd!
 U1923/gnd!                                    <none>              gnd!
 U1923/vdd!                                    <none>              vdd!
 U1886/gnd!                                    <none>              gnd!
 U1886/vdd!                                    <none>              vdd!
 U1741/gnd!                                    <none>              gnd!
 U1741/vdd!                                    <none>              vdd!
 U1733/gnd!                                    <none>              gnd!
 U1733/vdd!                                    <none>              vdd!
 U1726/gnd!                                    <none>              gnd!
 U1726/vdd!                                    <none>              vdd!
 U1706/gnd!                                    <none>              gnd!
 U1706/vdd!                                    <none>              vdd!
 U1685/gnd!                                    <none>              gnd!
 U1685/vdd!                                    <none>              vdd!
 U1666/vdd!                                    <none>              vdd!
 U1666/gnd!                                    <none>              gnd!
 U1665/vdd!                                    <none>              vdd!
 U1665/gnd!                                    <none>              gnd!
 U1657/vdd!                                    <none>              vdd!
 U1657/gnd!                                    <none>              gnd!
 U1414/gnd!                                    <none>              gnd!
 U1414/vdd!                                    <none>              vdd!
 U1390/gnd!                                    <none>              gnd!
 U1390/vdd!                                    <none>              vdd!
 U1381/gnd!                                    <none>              gnd!
 U1381/vdd!                                    <none>              vdd!
 U1355/vdd!                                    <none>              vdd!
 U1355/gnd!                                    <none>              gnd!
 U1353/vdd!                                    <none>              vdd!
 U1353/gnd!                                    <none>              gnd!
 U1341/gnd!                                    <none>              gnd!
 U1341/vdd!                                    <none>              vdd!
 U1340/gnd!                                    <none>              gnd!
 U1340/vdd!                                    <none>              vdd!
 U1312/gnd!                                    <none>              gnd!
 U1312/vdd!                                    <none>              vdd!
 U1305/gnd!                                    <none>              gnd!
 U1305/vdd!                                    <none>              vdd!
 U1251/gnd!                                    <none>              gnd!
 U1251/vdd!                                    <none>              vdd!
 U1221/vdd!                                    <none>              vdd!
 U1221/gnd!                                    <none>              gnd!
 U992/gnd!                                     <none>              gnd!
 U992/vdd!                                     <none>              vdd!
 U937/gnd!                                     <none>              gnd!
 U937/vdd!                                     <none>              vdd!
 U863/gnd!                                     <none>              gnd!
 U863/vdd!                                     <none>              vdd!
 U848/vdd!                                     <none>              vdd!
 U848/gnd!                                     <none>              gnd!
 U815/gnd!                                     <none>              gnd!
 U815/vdd!                                     <none>              vdd!
 U798/gnd!                                     <none>              gnd!
 U798/vdd!                                     <none>              vdd!
 U715/gnd!                                     <none>              gnd!
 U715/vdd!                                     <none>              vdd!
 U703/gnd!                                     <none>              gnd!
 U703/vdd!                                     <none>              vdd!
 U680/vdd!                                     <none>              vdd!
 U680/gnd!                                     <none>              gnd!
 U627/vdd!                                     <none>              vdd!
 U627/gnd!                                     <none>              gnd!
 U561/vdd!                                     <none>              vdd!
 U561/gnd!                                     <none>              gnd!
 U558/vdd!                                     <none>              vdd!
 U558/gnd!                                     <none>              gnd!
 U5252/gnd!                                    <none>              gnd!
 U5252/vdd!                                    <none>              vdd!
 U5524/vdd!                                    <none>              vdd!
 U5524/gnd!                                    <none>              gnd!
 U5298/vdd!                                    <none>              vdd!
 U5298/gnd!                                    <none>              gnd!
 U5337/gnd!                                    <none>              gnd!
 U5337/vdd!                                    <none>              vdd!
 U5323/vdd!                                    <none>              vdd!
 U5323/gnd!                                    <none>              gnd!
 U5493/gnd!                                    <none>              gnd!
 U5493/vdd!                                    <none>              vdd!
 U5361/vdd!                                    <none>              vdd!
 U5361/gnd!                                    <none>              gnd!
 U5496/vdd!                                    <none>              vdd!
 U5496/gnd!                                    <none>              gnd!
 U5347/gnd!                                    <none>              gnd!
 U5347/vdd!                                    <none>              vdd!
 U5355/gnd!                                    <none>              gnd!
 U5355/vdd!                                    <none>              vdd!
 U5341/gnd!                                    <none>              gnd!
 U5341/vdd!                                    <none>              vdd!
 U5409/vdd!                                    <none>              vdd!
 U5409/gnd!                                    <none>              gnd!
 U5295/vdd!                                    <none>              vdd!
 U5295/gnd!                                    <none>              gnd!
 U5482/gnd!                                    <none>              gnd!
 U5482/vdd!                                    <none>              vdd!
 U5350/gnd!                                    <none>              gnd!
 U5350/vdd!                                    <none>              vdd!
 U5294/gnd!                                    <none>              gnd!
 U5294/vdd!                                    <none>              vdd!
 U5667/gnd!                                    <none>              gnd!
 U5667/vdd!                                    <none>              vdd!
 U5666/gnd!                                    <none>              gnd!
 U5666/vdd!                                    <none>              vdd!
 U5665/gnd!                                    <none>              gnd!
 U5665/vdd!                                    <none>              vdd!
 U5661/gnd!                                    <none>              gnd!
 U5661/vdd!                                    <none>              vdd!
 U5660/gnd!                                    <none>              gnd!
 U5660/vdd!                                    <none>              vdd!
 U5659/gnd!                                    <none>              gnd!
 U5659/vdd!                                    <none>              vdd!
 U5658/gnd!                                    <none>              gnd!
 U5658/vdd!                                    <none>              vdd!
 U5657/gnd!                                    <none>              gnd!
 U5657/vdd!                                    <none>              vdd!
 U5655/gnd!                                    <none>              gnd!
 U5655/vdd!                                    <none>              vdd!
 U5654/gnd!                                    <none>              gnd!
 U5654/vdd!                                    <none>              vdd!
 U5648/vdd!                                    <none>              vdd!
 U5648/gnd!                                    <none>              gnd!
 U5647/gnd!                                    <none>              gnd!
 U5647/vdd!                                    <none>              vdd!
 U5646/vdd!                                    <none>              vdd!
 U5646/gnd!                                    <none>              gnd!
 U5645/gnd!                                    <none>              gnd!
 U5645/vdd!                                    <none>              vdd!
 U5644/gnd!                                    <none>              gnd!
 U5644/vdd!                                    <none>              vdd!
 U5643/gnd!                                    <none>              gnd!
 U5643/vdd!                                    <none>              vdd!
 U5640/gnd!                                    <none>              gnd!
 U5640/vdd!                                    <none>              vdd!
 U5638/gnd!                                    <none>              gnd!
 U5638/vdd!                                    <none>              vdd!
 U5637/gnd!                                    <none>              gnd!
 U5637/vdd!                                    <none>              vdd!
 U5636/gnd!                                    <none>              gnd!
 U5636/vdd!                                    <none>              vdd!
 U5635/gnd!                                    <none>              gnd!
 U5635/vdd!                                    <none>              vdd!
 U5634/gnd!                                    <none>              gnd!
 U5634/vdd!                                    <none>              vdd!
 U5633/gnd!                                    <none>              gnd!
 U5633/vdd!                                    <none>              vdd!
 U5632/gnd!                                    <none>              gnd!
 U5632/vdd!                                    <none>              vdd!
 U5631/gnd!                                    <none>              gnd!
 U5631/vdd!                                    <none>              vdd!
 U5629/gnd!                                    <none>              gnd!
 U5629/vdd!                                    <none>              vdd!
 U5628/gnd!                                    <none>              gnd!
 U5628/vdd!                                    <none>              vdd!
 U5627/gnd!                                    <none>              gnd!
 U5627/vdd!                                    <none>              vdd!
 U5626/gnd!                                    <none>              gnd!
 U5626/vdd!                                    <none>              vdd!
 U5625/gnd!                                    <none>              gnd!
 U5625/vdd!                                    <none>              vdd!
 U5623/gnd!                                    <none>              gnd!
 U5623/vdd!                                    <none>              vdd!
 U5622/gnd!                                    <none>              gnd!
 U5622/vdd!                                    <none>              vdd!
 U5617/vdd!                                    <none>              vdd!
 U5617/gnd!                                    <none>              gnd!
 U5616/gnd!                                    <none>              gnd!
 U5616/vdd!                                    <none>              vdd!
 U5615/gnd!                                    <none>              gnd!
 U5615/vdd!                                    <none>              vdd!
 U5614/gnd!                                    <none>              gnd!
 U5614/vdd!                                    <none>              vdd!
 U5612/gnd!                                    <none>              gnd!
 U5612/vdd!                                    <none>              vdd!
 U5611/vdd!                                    <none>              vdd!
 U5611/gnd!                                    <none>              gnd!
 U5610/vdd!                                    <none>              vdd!
 U5610/gnd!                                    <none>              gnd!
 U5609/vdd!                                    <none>              vdd!
 U5609/gnd!                                    <none>              gnd!
 U5605/gnd!                                    <none>              gnd!
 U5605/vdd!                                    <none>              vdd!
 U5604/gnd!                                    <none>              gnd!
 U5604/vdd!                                    <none>              vdd!
 U5603/gnd!                                    <none>              gnd!
 U5603/vdd!                                    <none>              vdd!
 U5602/gnd!                                    <none>              gnd!
 U5602/vdd!                                    <none>              vdd!
 U5597/gnd!                                    <none>              gnd!
 U5597/vdd!                                    <none>              vdd!
 U5595/gnd!                                    <none>              gnd!
 U5595/vdd!                                    <none>              vdd!
 U5592/gnd!                                    <none>              gnd!
 U5592/vdd!                                    <none>              vdd!
 U5591/gnd!                                    <none>              gnd!
 U5591/vdd!                                    <none>              vdd!
 U5590/vdd!                                    <none>              vdd!
 U5590/gnd!                                    <none>              gnd!
 U5589/gnd!                                    <none>              gnd!
 U5589/vdd!                                    <none>              vdd!
 U5588/gnd!                                    <none>              gnd!
 U5588/vdd!                                    <none>              vdd!
 U5586/vdd!                                    <none>              vdd!
 U5586/gnd!                                    <none>              gnd!
 U5584/gnd!                                    <none>              gnd!
 U5584/vdd!                                    <none>              vdd!
 U5583/gnd!                                    <none>              gnd!
 U5583/vdd!                                    <none>              vdd!
 U5581/gnd!                                    <none>              gnd!
 U5581/vdd!                                    <none>              vdd!
 U5579/vdd!                                    <none>              vdd!
 U5579/gnd!                                    <none>              gnd!
 U5568/gnd!                                    <none>              gnd!
 U5568/vdd!                                    <none>              vdd!
 U5564/gnd!                                    <none>              gnd!
 U5564/vdd!                                    <none>              vdd!
 U5563/gnd!                                    <none>              gnd!
 U5563/vdd!                                    <none>              vdd!
 U5557/gnd!                                    <none>              gnd!
 U5557/vdd!                                    <none>              vdd!
 U5556/gnd!                                    <none>              gnd!
 U5556/vdd!                                    <none>              vdd!
 U5555/gnd!                                    <none>              gnd!
 U5555/vdd!                                    <none>              vdd!
 U5554/gnd!                                    <none>              gnd!
 U5554/vdd!                                    <none>              vdd!
 U5553/gnd!                                    <none>              gnd!
 U5553/vdd!                                    <none>              vdd!
 U5551/vdd!                                    <none>              vdd!
 U5551/gnd!                                    <none>              gnd!
 U5550/vdd!                                    <none>              vdd!
 U5550/gnd!                                    <none>              gnd!
 U5548/gnd!                                    <none>              gnd!
 U5548/vdd!                                    <none>              vdd!
 U5545/gnd!                                    <none>              gnd!
 U5545/vdd!                                    <none>              vdd!
 U5544/gnd!                                    <none>              gnd!
 U5544/vdd!                                    <none>              vdd!
 U5541/gnd!                                    <none>              gnd!
 U5541/vdd!                                    <none>              vdd!
 U5540/vdd!                                    <none>              vdd!
 U5540/gnd!                                    <none>              gnd!
 U5539/gnd!                                    <none>              gnd!
 U5539/vdd!                                    <none>              vdd!
 U5536/gnd!                                    <none>              gnd!
 U5536/vdd!                                    <none>              vdd!
 U5530/gnd!                                    <none>              gnd!
 U5530/vdd!                                    <none>              vdd!
 U5529/gnd!                                    <none>              gnd!
 U5529/vdd!                                    <none>              vdd!
 U5525/gnd!                                    <none>              gnd!
 U5525/vdd!                                    <none>              vdd!
 U5519/gnd!                                    <none>              gnd!
 U5519/vdd!                                    <none>              vdd!
 U5518/vdd!                                    <none>              vdd!
 U5518/gnd!                                    <none>              gnd!
 U5516/gnd!                                    <none>              gnd!
 U5516/vdd!                                    <none>              vdd!
 U5515/gnd!                                    <none>              gnd!
 U5515/vdd!                                    <none>              vdd!
 U5499/gnd!                                    <none>              gnd!
 U5499/vdd!                                    <none>              vdd!
 U5498/gnd!                                    <none>              gnd!
 U5498/vdd!                                    <none>              vdd!
 U5497/gnd!                                    <none>              gnd!
 U5497/vdd!                                    <none>              vdd!
 U5494/gnd!                                    <none>              gnd!
 U5494/vdd!                                    <none>              vdd!
 U5484/gnd!                                    <none>              gnd!
 U5484/vdd!                                    <none>              vdd!
 U5374/gnd!                                    <none>              gnd!
 U5374/vdd!                                    <none>              vdd!
 U5366/gnd!                                    <none>              gnd!
 U5366/vdd!                                    <none>              vdd!
 U5365/gnd!                                    <none>              gnd!
 U5365/vdd!                                    <none>              vdd!
 U5362/gnd!                                    <none>              gnd!
 U5362/vdd!                                    <none>              vdd!
 U5353/gnd!                                    <none>              gnd!
 U5353/vdd!                                    <none>              vdd!
 U5327/gnd!                                    <none>              gnd!
 U5327/vdd!                                    <none>              vdd!
 U5326/gnd!                                    <none>              gnd!
 U5326/vdd!                                    <none>              vdd!
 U5321/vdd!                                    <none>              vdd!
 U5321/gnd!                                    <none>              gnd!
 U5889/gnd!                                    <none>              gnd!
 U5889/vdd!                                    <none>              vdd!
 U5888/gnd!                                    <none>              gnd!
 U5888/vdd!                                    <none>              vdd!
 U5884/gnd!                                    <none>              gnd!
 U5884/vdd!                                    <none>              vdd!
 U5883/gnd!                                    <none>              gnd!
 U5883/vdd!                                    <none>              vdd!
 U5881/gnd!                                    <none>              gnd!
 U5881/vdd!                                    <none>              vdd!
 U5878/gnd!                                    <none>              gnd!
 U5878/vdd!                                    <none>              vdd!
 U5876/gnd!                                    <none>              gnd!
 U5876/vdd!                                    <none>              vdd!
 U5873/gnd!                                    <none>              gnd!
 U5873/vdd!                                    <none>              vdd!
 U5870/gnd!                                    <none>              gnd!
 U5870/vdd!                                    <none>              vdd!
 U5864/gnd!                                    <none>              gnd!
 U5864/vdd!                                    <none>              vdd!
 U5862/gnd!                                    <none>              gnd!
 U5862/vdd!                                    <none>              vdd!
 U5860/gnd!                                    <none>              gnd!
 U5860/vdd!                                    <none>              vdd!
 U5859/gnd!                                    <none>              gnd!
 U5859/vdd!                                    <none>              vdd!
 U5855/gnd!                                    <none>              gnd!
 U5855/vdd!                                    <none>              vdd!
 U5854/gnd!                                    <none>              gnd!
 U5854/vdd!                                    <none>              vdd!
 U5853/gnd!                                    <none>              gnd!
 U5853/vdd!                                    <none>              vdd!
 U5843/gnd!                                    <none>              gnd!
 U5843/vdd!                                    <none>              vdd!
 U5840/gnd!                                    <none>              gnd!
 U5840/vdd!                                    <none>              vdd!
 U5820/gnd!                                    <none>              gnd!
 U5820/vdd!                                    <none>              vdd!
 U5818/gnd!                                    <none>              gnd!
 U5818/vdd!                                    <none>              vdd!
 U5816/gnd!                                    <none>              gnd!
 U5816/vdd!                                    <none>              vdd!
 U5815/gnd!                                    <none>              gnd!
 U5815/vdd!                                    <none>              vdd!
 U5814/gnd!                                    <none>              gnd!
 U5814/vdd!                                    <none>              vdd!
 U5812/gnd!                                    <none>              gnd!
 U5812/vdd!                                    <none>              vdd!
 U5810/gnd!                                    <none>              gnd!
 U5810/vdd!                                    <none>              vdd!
 U5809/gnd!                                    <none>              gnd!
 U5809/vdd!                                    <none>              vdd!
 U5803/gnd!                                    <none>              gnd!
 U5803/vdd!                                    <none>              vdd!
 U5802/gnd!                                    <none>              gnd!
 U5802/vdd!                                    <none>              vdd!
 U5801/gnd!                                    <none>              gnd!
 U5801/vdd!                                    <none>              vdd!
 U5800/gnd!                                    <none>              gnd!
 U5800/vdd!                                    <none>              vdd!
 U5798/gnd!                                    <none>              gnd!
 U5798/vdd!                                    <none>              vdd!
 U5797/gnd!                                    <none>              gnd!
 U5797/vdd!                                    <none>              vdd!
 U5796/vdd!                                    <none>              vdd!
 U5796/gnd!                                    <none>              gnd!
 U5795/gnd!                                    <none>              gnd!
 U5795/vdd!                                    <none>              vdd!
 U5794/gnd!                                    <none>              gnd!
 U5794/vdd!                                    <none>              vdd!
 U5791/gnd!                                    <none>              gnd!
 U5791/vdd!                                    <none>              vdd!
 U5790/gnd!                                    <none>              gnd!
 U5790/vdd!                                    <none>              vdd!
 U5789/gnd!                                    <none>              gnd!
 U5789/vdd!                                    <none>              vdd!
 U5788/gnd!                                    <none>              gnd!
 U5788/vdd!                                    <none>              vdd!
 U5783/gnd!                                    <none>              gnd!
 U5783/vdd!                                    <none>              vdd!
 U5782/gnd!                                    <none>              gnd!
 U5782/vdd!                                    <none>              vdd!
 U5781/gnd!                                    <none>              gnd!
 U5781/vdd!                                    <none>              vdd!
 U5780/gnd!                                    <none>              gnd!
 U5780/vdd!                                    <none>              vdd!
 U5777/vdd!                                    <none>              vdd!
 U5777/gnd!                                    <none>              gnd!
 U5776/gnd!                                    <none>              gnd!
 U5776/vdd!                                    <none>              vdd!
 U5774/gnd!                                    <none>              gnd!
 U5774/vdd!                                    <none>              vdd!
 U5773/gnd!                                    <none>              gnd!
 U5773/vdd!                                    <none>              vdd!
 U5769/gnd!                                    <none>              gnd!
 U5769/vdd!                                    <none>              vdd!
 U5768/gnd!                                    <none>              gnd!
 U5768/vdd!                                    <none>              vdd!
 U5766/gnd!                                    <none>              gnd!
 U5766/vdd!                                    <none>              vdd!
 U5765/gnd!                                    <none>              gnd!
 U5765/vdd!                                    <none>              vdd!
 U5764/gnd!                                    <none>              gnd!
 U5764/vdd!                                    <none>              vdd!
 U5763/vdd!                                    <none>              vdd!
 U5763/gnd!                                    <none>              gnd!
 U5761/gnd!                                    <none>              gnd!
 U5761/vdd!                                    <none>              vdd!
 U5760/gnd!                                    <none>              gnd!
 U5760/vdd!                                    <none>              vdd!
 U5759/vdd!                                    <none>              vdd!
 U5759/gnd!                                    <none>              gnd!
 U5758/gnd!                                    <none>              gnd!
 U5758/vdd!                                    <none>              vdd!
 U5756/gnd!                                    <none>              gnd!
 U5756/vdd!                                    <none>              vdd!
 U5754/gnd!                                    <none>              gnd!
 U5754/vdd!                                    <none>              vdd!
 U5752/vdd!                                    <none>              vdd!
 U5752/gnd!                                    <none>              gnd!
 U5751/gnd!                                    <none>              gnd!
 U5751/vdd!                                    <none>              vdd!
 U5750/gnd!                                    <none>              gnd!
 U5750/vdd!                                    <none>              vdd!
 U5749/gnd!                                    <none>              gnd!
 U5749/vdd!                                    <none>              vdd!
 U5748/gnd!                                    <none>              gnd!
 U5748/vdd!                                    <none>              vdd!
 U5747/gnd!                                    <none>              gnd!
 U5747/vdd!                                    <none>              vdd!
 U5746/gnd!                                    <none>              gnd!
 U5746/vdd!                                    <none>              vdd!
 U5744/gnd!                                    <none>              gnd!
 U5744/vdd!                                    <none>              vdd!
 U5743/gnd!                                    <none>              gnd!
 U5743/vdd!                                    <none>              vdd!
 U5740/gnd!                                    <none>              gnd!
 U5740/vdd!                                    <none>              vdd!
 U5739/gnd!                                    <none>              gnd!
 U5739/vdd!                                    <none>              vdd!
 U5736/gnd!                                    <none>              gnd!
 U5736/vdd!                                    <none>              vdd!
 U5735/gnd!                                    <none>              gnd!
 U5735/vdd!                                    <none>              vdd!
 U5728/vdd!                                    <none>              vdd!
 U5728/gnd!                                    <none>              gnd!
 U5727/gnd!                                    <none>              gnd!
 U5727/vdd!                                    <none>              vdd!
 U5725/vdd!                                    <none>              vdd!
 U5725/gnd!                                    <none>              gnd!
 U5724/gnd!                                    <none>              gnd!
 U5724/vdd!                                    <none>              vdd!
 U5723/gnd!                                    <none>              gnd!
 U5723/vdd!                                    <none>              vdd!
 U5718/gnd!                                    <none>              gnd!
 U5718/vdd!                                    <none>              vdd!
 U5715/vdd!                                    <none>              vdd!
 U5715/gnd!                                    <none>              gnd!
 U5711/gnd!                                    <none>              gnd!
 U5711/vdd!                                    <none>              vdd!
 U5709/gnd!                                    <none>              gnd!
 U5709/vdd!                                    <none>              vdd!
 U5706/gnd!                                    <none>              gnd!
 U5706/vdd!                                    <none>              vdd!
 U5699/gnd!                                    <none>              gnd!
 U5699/vdd!                                    <none>              vdd!
 U5698/gnd!                                    <none>              gnd!
 U5698/vdd!                                    <none>              vdd!
 U5692/gnd!                                    <none>              gnd!
 U5692/vdd!                                    <none>              vdd!
 U5691/vdd!                                    <none>              vdd!
 U5691/gnd!                                    <none>              gnd!
 U5686/gnd!                                    <none>              gnd!
 U5686/vdd!                                    <none>              vdd!
 U5685/gnd!                                    <none>              gnd!
 U5685/vdd!                                    <none>              vdd!
 U5681/gnd!                                    <none>              gnd!
 U5681/vdd!                                    <none>              vdd!
 U5679/gnd!                                    <none>              gnd!
 U5679/vdd!                                    <none>              vdd!
 U5671/gnd!                                    <none>              gnd!
 U5671/vdd!                                    <none>              vdd!
 U5670/gnd!                                    <none>              gnd!
 U5670/vdd!                                    <none>              vdd!
 U5668/gnd!                                    <none>              gnd!
 U5668/vdd!                                    <none>              vdd!
 U6201/gnd!                                    <none>              gnd!
 U6201/vdd!                                    <none>              vdd!
 U6200/gnd!                                    <none>              gnd!
 U6200/vdd!                                    <none>              vdd!
 U6199/gnd!                                    <none>              gnd!
 U6199/vdd!                                    <none>              vdd!
 U6198/gnd!                                    <none>              gnd!
 U6198/vdd!                                    <none>              vdd!
 U6197/gnd!                                    <none>              gnd!
 U6197/vdd!                                    <none>              vdd!
 U6196/gnd!                                    <none>              gnd!
 U6196/vdd!                                    <none>              vdd!
 U6195/vdd!                                    <none>              vdd!
 U6195/gnd!                                    <none>              gnd!
 U6194/gnd!                                    <none>              gnd!
 U6194/vdd!                                    <none>              vdd!
 U6193/gnd!                                    <none>              gnd!
 U6193/vdd!                                    <none>              vdd!
 U6192/gnd!                                    <none>              gnd!
 U6192/vdd!                                    <none>              vdd!
 U6191/gnd!                                    <none>              gnd!
 U6191/vdd!                                    <none>              vdd!
 U6190/vdd!                                    <none>              vdd!
 U6190/gnd!                                    <none>              gnd!
 U6189/vdd!                                    <none>              vdd!
 U6189/gnd!                                    <none>              gnd!
 U6188/gnd!                                    <none>              gnd!
 U6188/vdd!                                    <none>              vdd!
 U6187/gnd!                                    <none>              gnd!
 U6187/vdd!                                    <none>              vdd!
 U6186/gnd!                                    <none>              gnd!
 U6186/vdd!                                    <none>              vdd!
 U6185/vdd!                                    <none>              vdd!
 U6185/gnd!                                    <none>              gnd!
 U6184/gnd!                                    <none>              gnd!
 U6184/vdd!                                    <none>              vdd!
 U6183/vdd!                                    <none>              vdd!
 U6183/gnd!                                    <none>              gnd!
 U6182/gnd!                                    <none>              gnd!
 U6182/vdd!                                    <none>              vdd!
 U6181/gnd!                                    <none>              gnd!
 U6181/vdd!                                    <none>              vdd!
 U6180/gnd!                                    <none>              gnd!
 U6180/vdd!                                    <none>              vdd!
 U6179/gnd!                                    <none>              gnd!
 U6179/vdd!                                    <none>              vdd!
 U6178/gnd!                                    <none>              gnd!
 U6178/vdd!                                    <none>              vdd!
 U6177/gnd!                                    <none>              gnd!
 U6177/vdd!                                    <none>              vdd!
 U6176/gnd!                                    <none>              gnd!
 U6176/vdd!                                    <none>              vdd!
 U6175/gnd!                                    <none>              gnd!
 U6175/vdd!                                    <none>              vdd!
 U6174/gnd!                                    <none>              gnd!
 U6174/vdd!                                    <none>              vdd!
 U6173/gnd!                                    <none>              gnd!
 U6173/vdd!                                    <none>              vdd!
 U6172/gnd!                                    <none>              gnd!
 U6172/vdd!                                    <none>              vdd!
 U6171/gnd!                                    <none>              gnd!
 U6171/vdd!                                    <none>              vdd!
 U6170/gnd!                                    <none>              gnd!
 U6170/vdd!                                    <none>              vdd!
 U6169/gnd!                                    <none>              gnd!
 U6169/vdd!                                    <none>              vdd!
 U6168/gnd!                                    <none>              gnd!
 U6168/vdd!                                    <none>              vdd!
 U6167/vdd!                                    <none>              vdd!
 U6167/gnd!                                    <none>              gnd!
 U6166/gnd!                                    <none>              gnd!
 U6166/vdd!                                    <none>              vdd!
 U6165/gnd!                                    <none>              gnd!
 U6165/vdd!                                    <none>              vdd!
 U6164/gnd!                                    <none>              gnd!
 U6164/vdd!                                    <none>              vdd!
 U6163/gnd!                                    <none>              gnd!
 U6163/vdd!                                    <none>              vdd!
 U6162/gnd!                                    <none>              gnd!
 U6162/vdd!                                    <none>              vdd!
 U6161/gnd!                                    <none>              gnd!
 U6161/vdd!                                    <none>              vdd!
 U6160/gnd!                                    <none>              gnd!
 U6160/vdd!                                    <none>              vdd!
 U6159/gnd!                                    <none>              gnd!
 U6159/vdd!                                    <none>              vdd!
 U6158/gnd!                                    <none>              gnd!
 U6158/vdd!                                    <none>              vdd!
 U6157/gnd!                                    <none>              gnd!
 U6157/vdd!                                    <none>              vdd!
 U6156/gnd!                                    <none>              gnd!
 U6156/vdd!                                    <none>              vdd!
 U6155/gnd!                                    <none>              gnd!
 U6155/vdd!                                    <none>              vdd!
 U6154/gnd!                                    <none>              gnd!
 U6154/vdd!                                    <none>              vdd!
 U6153/gnd!                                    <none>              gnd!
 U6153/vdd!                                    <none>              vdd!
 U6149/vdd!                                    <none>              vdd!
 U6149/gnd!                                    <none>              gnd!
 U6143/gnd!                                    <none>              gnd!
 U6143/vdd!                                    <none>              vdd!
 U6139/gnd!                                    <none>              gnd!
 U6139/vdd!                                    <none>              vdd!
 U6071/gnd!                                    <none>              gnd!
 U6071/vdd!                                    <none>              vdd!
 U6070/gnd!                                    <none>              gnd!
 U6070/vdd!                                    <none>              vdd!
 U6069/gnd!                                    <none>              gnd!
 U6069/vdd!                                    <none>              vdd!
 U6066/gnd!                                    <none>              gnd!
 U6066/vdd!                                    <none>              vdd!
 U6060/gnd!                                    <none>              gnd!
 U6060/vdd!                                    <none>              vdd!
 U6033/gnd!                                    <none>              gnd!
 U6033/vdd!                                    <none>              vdd!
 U6032/gnd!                                    <none>              gnd!
 U6032/vdd!                                    <none>              vdd!
 U6030/gnd!                                    <none>              gnd!
 U6030/vdd!                                    <none>              vdd!
 U6028/gnd!                                    <none>              gnd!
 U6028/vdd!                                    <none>              vdd!
 U6027/vdd!                                    <none>              vdd!
 U6027/gnd!                                    <none>              gnd!
 U5995/vdd!                                    <none>              vdd!
 U5995/gnd!                                    <none>              gnd!
 U5994/gnd!                                    <none>              gnd!
 U5994/vdd!                                    <none>              vdd!
 U5993/gnd!                                    <none>              gnd!
 U5993/vdd!                                    <none>              vdd!
 U5992/gnd!                                    <none>              gnd!
 U5992/vdd!                                    <none>              vdd!
 U5965/gnd!                                    <none>              gnd!
 U5965/vdd!                                    <none>              vdd!
 U5961/gnd!                                    <none>              gnd!
 U5961/vdd!                                    <none>              vdd!
 U5948/gnd!                                    <none>              gnd!
 U5948/vdd!                                    <none>              vdd!
 U5947/gnd!                                    <none>              gnd!
 U5947/vdd!                                    <none>              vdd!
 U5946/gnd!                                    <none>              gnd!
 U5946/vdd!                                    <none>              vdd!
 U5945/gnd!                                    <none>              gnd!
 U5945/vdd!                                    <none>              vdd!
 U5939/gnd!                                    <none>              gnd!
 U5939/vdd!                                    <none>              vdd!
 U5937/gnd!                                    <none>              gnd!
 U5937/vdd!                                    <none>              vdd!
 U5936/gnd!                                    <none>              gnd!
 U5936/vdd!                                    <none>              vdd!
 U5934/gnd!                                    <none>              gnd!
 U5934/vdd!                                    <none>              vdd!
 U5931/gnd!                                    <none>              gnd!
 U5931/vdd!                                    <none>              vdd!
 U5928/gnd!                                    <none>              gnd!
 U5928/vdd!                                    <none>              vdd!
 U5922/vdd!                                    <none>              vdd!
 U5922/gnd!                                    <none>              gnd!
 U5918/gnd!                                    <none>              gnd!
 U5918/vdd!                                    <none>              vdd!
 U5917/vdd!                                    <none>              vdd!
 U5917/gnd!                                    <none>              gnd!
 U5916/vdd!                                    <none>              vdd!
 U5916/gnd!                                    <none>              gnd!
 U5915/gnd!                                    <none>              gnd!
 U5915/vdd!                                    <none>              vdd!
 U5913/gnd!                                    <none>              gnd!
 U5913/vdd!                                    <none>              vdd!
 U5912/gnd!                                    <none>              gnd!
 U5912/vdd!                                    <none>              vdd!
 U5910/gnd!                                    <none>              gnd!
 U5910/vdd!                                    <none>              vdd!
 U5908/gnd!                                    <none>              gnd!
 U5908/vdd!                                    <none>              vdd!
 U5907/gnd!                                    <none>              gnd!
 U5907/vdd!                                    <none>              vdd!
 U5905/gnd!                                    <none>              gnd!
 U5905/vdd!                                    <none>              vdd!
 U5902/gnd!                                    <none>              gnd!
 U5902/vdd!                                    <none>              vdd!
 U5899/gnd!                                    <none>              gnd!
 U5899/vdd!                                    <none>              vdd!
 U5894/gnd!                                    <none>              gnd!
 U5894/vdd!                                    <none>              vdd!
 U5891/gnd!                                    <none>              gnd!
 U5891/vdd!                                    <none>              vdd!
 U6294/vdd!                                    <none>              vdd!
 U6294/gnd!                                    <none>              gnd!
 U6293/gnd!                                    <none>              gnd!
 U6293/vdd!                                    <none>              vdd!
 U6292/gnd!                                    <none>              gnd!
 U6292/vdd!                                    <none>              vdd!
 U6291/gnd!                                    <none>              gnd!
 U6291/vdd!                                    <none>              vdd!
 U6290/gnd!                                    <none>              gnd!
 U6290/vdd!                                    <none>              vdd!
 U6289/gnd!                                    <none>              gnd!
 U6289/vdd!                                    <none>              vdd!
 U6288/gnd!                                    <none>              gnd!
 U6288/vdd!                                    <none>              vdd!
 U6287/gnd!                                    <none>              gnd!
 U6287/vdd!                                    <none>              vdd!
 U6286/gnd!                                    <none>              gnd!
 U6286/vdd!                                    <none>              vdd!
 U6285/gnd!                                    <none>              gnd!
 U6285/vdd!                                    <none>              vdd!
 U6284/gnd!                                    <none>              gnd!
 U6284/vdd!                                    <none>              vdd!
 U6283/gnd!                                    <none>              gnd!
 U6283/vdd!                                    <none>              vdd!
 U6282/gnd!                                    <none>              gnd!
 U6282/vdd!                                    <none>              vdd!
 U6281/gnd!                                    <none>              gnd!
 U6281/vdd!                                    <none>              vdd!
 U6280/gnd!                                    <none>              gnd!
 U6280/vdd!                                    <none>              vdd!
 U6279/gnd!                                    <none>              gnd!
 U6279/vdd!                                    <none>              vdd!
 U6278/gnd!                                    <none>              gnd!
 U6278/vdd!                                    <none>              vdd!
 U6277/gnd!                                    <none>              gnd!
 U6277/vdd!                                    <none>              vdd!
 U6276/gnd!                                    <none>              gnd!
 U6276/vdd!                                    <none>              vdd!
 U6275/gnd!                                    <none>              gnd!
 U6275/vdd!                                    <none>              vdd!
 U6274/gnd!                                    <none>              gnd!
 U6274/vdd!                                    <none>              vdd!
 U6273/gnd!                                    <none>              gnd!
 U6273/vdd!                                    <none>              vdd!
 U6272/gnd!                                    <none>              gnd!
 U6272/vdd!                                    <none>              vdd!
 U6271/gnd!                                    <none>              gnd!
 U6271/vdd!                                    <none>              vdd!
 U6270/gnd!                                    <none>              gnd!
 U6270/vdd!                                    <none>              vdd!
 U6269/gnd!                                    <none>              gnd!
 U6269/vdd!                                    <none>              vdd!
 U6268/gnd!                                    <none>              gnd!
 U6268/vdd!                                    <none>              vdd!
 U6267/gnd!                                    <none>              gnd!
 U6267/vdd!                                    <none>              vdd!
 U6266/gnd!                                    <none>              gnd!
 U6266/vdd!                                    <none>              vdd!
 U6265/gnd!                                    <none>              gnd!
 U6265/vdd!                                    <none>              vdd!
 U6264/gnd!                                    <none>              gnd!
 U6264/vdd!                                    <none>              vdd!
 U6263/gnd!                                    <none>              gnd!
 U6263/vdd!                                    <none>              vdd!
 U6262/vdd!                                    <none>              vdd!
 U6262/gnd!                                    <none>              gnd!
 U6261/gnd!                                    <none>              gnd!
 U6261/vdd!                                    <none>              vdd!
 U6260/gnd!                                    <none>              gnd!
 U6260/vdd!                                    <none>              vdd!
 U6259/vdd!                                    <none>              vdd!
 U6259/gnd!                                    <none>              gnd!
 U6258/vdd!                                    <none>              vdd!
 U6258/gnd!                                    <none>              gnd!
 U6257/gnd!                                    <none>              gnd!
 U6257/vdd!                                    <none>              vdd!
 U6256/gnd!                                    <none>              gnd!
 U6256/vdd!                                    <none>              vdd!
 U6255/gnd!                                    <none>              gnd!
 U6255/vdd!                                    <none>              vdd!
 U6254/gnd!                                    <none>              gnd!
 U6254/vdd!                                    <none>              vdd!
 U6253/gnd!                                    <none>              gnd!
 U6253/vdd!                                    <none>              vdd!
 U6252/gnd!                                    <none>              gnd!
 U6252/vdd!                                    <none>              vdd!
 U6251/vdd!                                    <none>              vdd!
 U6251/gnd!                                    <none>              gnd!
 U6250/gnd!                                    <none>              gnd!
 U6250/vdd!                                    <none>              vdd!
 U6249/gnd!                                    <none>              gnd!
 U6249/vdd!                                    <none>              vdd!
 U6248/gnd!                                    <none>              gnd!
 U6248/vdd!                                    <none>              vdd!
 U6247/gnd!                                    <none>              gnd!
 U6247/vdd!                                    <none>              vdd!
 U6246/gnd!                                    <none>              gnd!
 U6246/vdd!                                    <none>              vdd!
 U6245/gnd!                                    <none>              gnd!
 U6245/vdd!                                    <none>              vdd!
 U6244/gnd!                                    <none>              gnd!
 U6244/vdd!                                    <none>              vdd!
 U6243/gnd!                                    <none>              gnd!
 U6243/vdd!                                    <none>              vdd!
 U6242/vdd!                                    <none>              vdd!
 U6242/gnd!                                    <none>              gnd!
 U6241/gnd!                                    <none>              gnd!
 U6241/vdd!                                    <none>              vdd!
 U6240/gnd!                                    <none>              gnd!
 U6240/vdd!                                    <none>              vdd!
 U6239/gnd!                                    <none>              gnd!
 U6239/vdd!                                    <none>              vdd!
 U6238/gnd!                                    <none>              gnd!
 U6238/vdd!                                    <none>              vdd!
 U6237/gnd!                                    <none>              gnd!
 U6237/vdd!                                    <none>              vdd!
 U6236/gnd!                                    <none>              gnd!
 U6236/vdd!                                    <none>              vdd!
 U6235/gnd!                                    <none>              gnd!
 U6235/vdd!                                    <none>              vdd!
 U6234/gnd!                                    <none>              gnd!
 U6234/vdd!                                    <none>              vdd!
 U6233/gnd!                                    <none>              gnd!
 U6233/vdd!                                    <none>              vdd!
 U6232/gnd!                                    <none>              gnd!
 U6232/vdd!                                    <none>              vdd!
 U6231/gnd!                                    <none>              gnd!
 U6231/vdd!                                    <none>              vdd!
 U6230/gnd!                                    <none>              gnd!
 U6230/vdd!                                    <none>              vdd!
 U6229/gnd!                                    <none>              gnd!
 U6229/vdd!                                    <none>              vdd!
 U6228/gnd!                                    <none>              gnd!
 U6228/vdd!                                    <none>              vdd!
 U6227/gnd!                                    <none>              gnd!
 U6227/vdd!                                    <none>              vdd!
 U6226/gnd!                                    <none>              gnd!
 U6226/vdd!                                    <none>              vdd!
 U6225/gnd!                                    <none>              gnd!
 U6225/vdd!                                    <none>              vdd!
 U6224/gnd!                                    <none>              gnd!
 U6224/vdd!                                    <none>              vdd!
 U6223/gnd!                                    <none>              gnd!
 U6223/vdd!                                    <none>              vdd!
 U6222/gnd!                                    <none>              gnd!
 U6222/vdd!                                    <none>              vdd!
 U6221/gnd!                                    <none>              gnd!
 U6221/vdd!                                    <none>              vdd!
 U6220/gnd!                                    <none>              gnd!
 U6220/vdd!                                    <none>              vdd!
 U6219/gnd!                                    <none>              gnd!
 U6219/vdd!                                    <none>              vdd!
 U6218/gnd!                                    <none>              gnd!
 U6218/vdd!                                    <none>              vdd!
 U6217/gnd!                                    <none>              gnd!
 U6217/vdd!                                    <none>              vdd!
 U6216/gnd!                                    <none>              gnd!
 U6216/vdd!                                    <none>              vdd!
 U6215/gnd!                                    <none>              gnd!
 U6215/vdd!                                    <none>              vdd!
 U6214/gnd!                                    <none>              gnd!
 U6214/vdd!                                    <none>              vdd!
 U6213/gnd!                                    <none>              gnd!
 U6213/vdd!                                    <none>              vdd!
 U6212/vdd!                                    <none>              vdd!
 U6212/gnd!                                    <none>              gnd!
 U6211/vdd!                                    <none>              vdd!
 U6211/gnd!                                    <none>              gnd!
 U6210/gnd!                                    <none>              gnd!
 U6210/vdd!                                    <none>              vdd!
 U6209/gnd!                                    <none>              gnd!
 U6209/vdd!                                    <none>              vdd!
 U6208/gnd!                                    <none>              gnd!
 U6208/vdd!                                    <none>              vdd!
 U6207/gnd!                                    <none>              gnd!
 U6207/vdd!                                    <none>              vdd!
 U6206/gnd!                                    <none>              gnd!
 U6206/vdd!                                    <none>              vdd!
 U6205/vdd!                                    <none>              vdd!
 U6205/gnd!                                    <none>              gnd!
 U6204/vdd!                                    <none>              vdd!
 U6204/gnd!                                    <none>              gnd!
 U6203/gnd!                                    <none>              gnd!
 U6203/vdd!                                    <none>              vdd!
 U6202/gnd!                                    <none>              gnd!
 U6202/vdd!                                    <none>              vdd!
 U6388/gnd!                                    <none>              gnd!
 U6388/vdd!                                    <none>              vdd!
 U6387/gnd!                                    <none>              gnd!
 U6387/vdd!                                    <none>              vdd!
 U6386/gnd!                                    <none>              gnd!
 U6386/vdd!                                    <none>              vdd!
 U6385/gnd!                                    <none>              gnd!
 U6385/vdd!                                    <none>              vdd!
 U6384/gnd!                                    <none>              gnd!
 U6384/vdd!                                    <none>              vdd!
 U6383/gnd!                                    <none>              gnd!
 U6383/vdd!                                    <none>              vdd!
 U6382/gnd!                                    <none>              gnd!
 U6382/vdd!                                    <none>              vdd!
 U6381/gnd!                                    <none>              gnd!
 U6381/vdd!                                    <none>              vdd!
 U6380/gnd!                                    <none>              gnd!
 U6380/vdd!                                    <none>              vdd!
 U6379/gnd!                                    <none>              gnd!
 U6379/vdd!                                    <none>              vdd!
 U6378/gnd!                                    <none>              gnd!
 U6378/vdd!                                    <none>              vdd!
 U6377/gnd!                                    <none>              gnd!
 U6377/vdd!                                    <none>              vdd!
 U6376/gnd!                                    <none>              gnd!
 U6376/vdd!                                    <none>              vdd!
 U6375/gnd!                                    <none>              gnd!
 U6375/vdd!                                    <none>              vdd!
 U6374/gnd!                                    <none>              gnd!
 U6374/vdd!                                    <none>              vdd!
 U6373/gnd!                                    <none>              gnd!
 U6373/vdd!                                    <none>              vdd!
 U6372/vdd!                                    <none>              vdd!
 U6372/gnd!                                    <none>              gnd!
 U6371/vdd!                                    <none>              vdd!
 U6371/gnd!                                    <none>              gnd!
 U6370/gnd!                                    <none>              gnd!
 U6370/vdd!                                    <none>              vdd!
 U6369/gnd!                                    <none>              gnd!
 U6369/vdd!                                    <none>              vdd!
 U6368/gnd!                                    <none>              gnd!
 U6368/vdd!                                    <none>              vdd!
 U6367/gnd!                                    <none>              gnd!
 U6367/vdd!                                    <none>              vdd!
 U6366/gnd!                                    <none>              gnd!
 U6366/vdd!                                    <none>              vdd!
 U6365/gnd!                                    <none>              gnd!
 U6365/vdd!                                    <none>              vdd!
 U6364/gnd!                                    <none>              gnd!
 U6364/vdd!                                    <none>              vdd!
 U6363/gnd!                                    <none>              gnd!
 U6363/vdd!                                    <none>              vdd!
 U6362/gnd!                                    <none>              gnd!
 U6362/vdd!                                    <none>              vdd!
 U6361/gnd!                                    <none>              gnd!
 U6361/vdd!                                    <none>              vdd!
 U6360/gnd!                                    <none>              gnd!
 U6360/vdd!                                    <none>              vdd!
 U6359/gnd!                                    <none>              gnd!
 U6359/vdd!                                    <none>              vdd!
 U6358/gnd!                                    <none>              gnd!
 U6358/vdd!                                    <none>              vdd!
 U6357/gnd!                                    <none>              gnd!
 U6357/vdd!                                    <none>              vdd!
 U6356/gnd!                                    <none>              gnd!
 U6356/vdd!                                    <none>              vdd!
 U6355/gnd!                                    <none>              gnd!
 U6355/vdd!                                    <none>              vdd!
 U6354/gnd!                                    <none>              gnd!
 U6354/vdd!                                    <none>              vdd!
 U6353/gnd!                                    <none>              gnd!
 U6353/vdd!                                    <none>              vdd!
 U6352/gnd!                                    <none>              gnd!
 U6352/vdd!                                    <none>              vdd!
 U6351/gnd!                                    <none>              gnd!
 U6351/vdd!                                    <none>              vdd!
 U6350/gnd!                                    <none>              gnd!
 U6350/vdd!                                    <none>              vdd!
 U6349/gnd!                                    <none>              gnd!
 U6349/vdd!                                    <none>              vdd!
 U6348/vdd!                                    <none>              vdd!
 U6348/gnd!                                    <none>              gnd!
 U6347/vdd!                                    <none>              vdd!
 U6347/gnd!                                    <none>              gnd!
 U6346/vdd!                                    <none>              vdd!
 U6346/gnd!                                    <none>              gnd!
 U6345/vdd!                                    <none>              vdd!
 U6345/gnd!                                    <none>              gnd!
 U6344/gnd!                                    <none>              gnd!
 U6344/vdd!                                    <none>              vdd!
 U6343/gnd!                                    <none>              gnd!
 U6343/vdd!                                    <none>              vdd!
 U6342/gnd!                                    <none>              gnd!
 U6342/vdd!                                    <none>              vdd!
 U6341/gnd!                                    <none>              gnd!
 U6341/vdd!                                    <none>              vdd!
 U6340/gnd!                                    <none>              gnd!
 U6340/vdd!                                    <none>              vdd!
 U6339/gnd!                                    <none>              gnd!
 U6339/vdd!                                    <none>              vdd!
 U6338/gnd!                                    <none>              gnd!
 U6338/vdd!                                    <none>              vdd!
 U6337/gnd!                                    <none>              gnd!
 U6337/vdd!                                    <none>              vdd!
 U6336/gnd!                                    <none>              gnd!
 U6336/vdd!                                    <none>              vdd!
 U6335/gnd!                                    <none>              gnd!
 U6335/vdd!                                    <none>              vdd!
 U6334/gnd!                                    <none>              gnd!
 U6334/vdd!                                    <none>              vdd!
 U6333/gnd!                                    <none>              gnd!
 U6333/vdd!                                    <none>              vdd!
 U6332/gnd!                                    <none>              gnd!
 U6332/vdd!                                    <none>              vdd!
 U6331/gnd!                                    <none>              gnd!
 U6331/vdd!                                    <none>              vdd!
 U6330/gnd!                                    <none>              gnd!
 U6330/vdd!                                    <none>              vdd!
 U6329/gnd!                                    <none>              gnd!
 U6329/vdd!                                    <none>              vdd!
 U6328/gnd!                                    <none>              gnd!
 U6328/vdd!                                    <none>              vdd!
 U6326/gnd!                                    <none>              gnd!
 U6326/vdd!                                    <none>              vdd!
 U6325/gnd!                                    <none>              gnd!
 U6325/vdd!                                    <none>              vdd!
 U6324/gnd!                                    <none>              gnd!
 U6324/vdd!                                    <none>              vdd!
 U6323/gnd!                                    <none>              gnd!
 U6323/vdd!                                    <none>              vdd!
 U6322/gnd!                                    <none>              gnd!
 U6322/vdd!                                    <none>              vdd!
 U6321/gnd!                                    <none>              gnd!
 U6321/vdd!                                    <none>              vdd!
 U6320/gnd!                                    <none>              gnd!
 U6320/vdd!                                    <none>              vdd!
 U6319/gnd!                                    <none>              gnd!
 U6319/vdd!                                    <none>              vdd!
 U6318/gnd!                                    <none>              gnd!
 U6318/vdd!                                    <none>              vdd!
 U6317/gnd!                                    <none>              gnd!
 U6317/vdd!                                    <none>              vdd!
 U6316/vdd!                                    <none>              vdd!
 U6316/gnd!                                    <none>              gnd!
 U6315/vdd!                                    <none>              vdd!
 U6315/gnd!                                    <none>              gnd!
 U6314/vdd!                                    <none>              vdd!
 U6314/gnd!                                    <none>              gnd!
 U6313/gnd!                                    <none>              gnd!
 U6313/vdd!                                    <none>              vdd!
 U6312/gnd!                                    <none>              gnd!
 U6312/vdd!                                    <none>              vdd!
 U6311/gnd!                                    <none>              gnd!
 U6311/vdd!                                    <none>              vdd!
 U6310/gnd!                                    <none>              gnd!
 U6310/vdd!                                    <none>              vdd!
 U6309/gnd!                                    <none>              gnd!
 U6309/vdd!                                    <none>              vdd!
 U6308/gnd!                                    <none>              gnd!
 U6308/vdd!                                    <none>              vdd!
 U6307/gnd!                                    <none>              gnd!
 U6307/vdd!                                    <none>              vdd!
 U6306/gnd!                                    <none>              gnd!
 U6306/vdd!                                    <none>              vdd!
 U6305/gnd!                                    <none>              gnd!
 U6305/vdd!                                    <none>              vdd!
 U6304/gnd!                                    <none>              gnd!
 U6304/vdd!                                    <none>              vdd!
 U6303/gnd!                                    <none>              gnd!
 U6303/vdd!                                    <none>              vdd!
 U6302/gnd!                                    <none>              gnd!
 U6302/vdd!                                    <none>              vdd!
 U6301/gnd!                                    <none>              gnd!
 U6301/vdd!                                    <none>              vdd!
 U6300/gnd!                                    <none>              gnd!
 U6300/vdd!                                    <none>              vdd!
 U6299/gnd!                                    <none>              gnd!
 U6299/vdd!                                    <none>              vdd!
 U6298/gnd!                                    <none>              gnd!
 U6298/vdd!                                    <none>              vdd!
 U6297/gnd!                                    <none>              gnd!
 U6297/vdd!                                    <none>              vdd!
 U6296/gnd!                                    <none>              gnd!
 U6296/vdd!                                    <none>              vdd!
 U6295/vdd!                                    <none>              vdd!
 U6295/gnd!                                    <none>              gnd!
 U6481/gnd!                                    <none>              gnd!
 U6481/vdd!                                    <none>              vdd!
 U6480/gnd!                                    <none>              gnd!
 U6480/vdd!                                    <none>              vdd!
 U6479/gnd!                                    <none>              gnd!
 U6479/vdd!                                    <none>              vdd!
 U6478/gnd!                                    <none>              gnd!
 U6478/vdd!                                    <none>              vdd!
 U6477/gnd!                                    <none>              gnd!
 U6477/vdd!                                    <none>              vdd!
 U6476/gnd!                                    <none>              gnd!
 U6476/vdd!                                    <none>              vdd!
 U6475/gnd!                                    <none>              gnd!
 U6475/vdd!                                    <none>              vdd!
 U6474/gnd!                                    <none>              gnd!
 U6474/vdd!                                    <none>              vdd!
 U6473/gnd!                                    <none>              gnd!
 U6473/vdd!                                    <none>              vdd!
 U6472/gnd!                                    <none>              gnd!
 U6472/vdd!                                    <none>              vdd!
 U6471/gnd!                                    <none>              gnd!
 U6471/vdd!                                    <none>              vdd!
 U6470/gnd!                                    <none>              gnd!
 U6470/vdd!                                    <none>              vdd!
 U6469/gnd!                                    <none>              gnd!
 U6469/vdd!                                    <none>              vdd!
 U6468/gnd!                                    <none>              gnd!
 U6468/vdd!                                    <none>              vdd!
 U6467/gnd!                                    <none>              gnd!
 U6467/vdd!                                    <none>              vdd!
 U6466/gnd!                                    <none>              gnd!
 U6466/vdd!                                    <none>              vdd!
 U6465/vdd!                                    <none>              vdd!
 U6465/gnd!                                    <none>              gnd!
 U6464/gnd!                                    <none>              gnd!
 U6464/vdd!                                    <none>              vdd!
 U6463/gnd!                                    <none>              gnd!
 U6463/vdd!                                    <none>              vdd!
 U6462/gnd!                                    <none>              gnd!
 U6462/vdd!                                    <none>              vdd!
 U6461/gnd!                                    <none>              gnd!
 U6461/vdd!                                    <none>              vdd!
 U6460/gnd!                                    <none>              gnd!
 U6460/vdd!                                    <none>              vdd!
 U6459/gnd!                                    <none>              gnd!
 U6459/vdd!                                    <none>              vdd!
 U6458/gnd!                                    <none>              gnd!
 U6458/vdd!                                    <none>              vdd!
 U6457/gnd!                                    <none>              gnd!
 U6457/vdd!                                    <none>              vdd!
 U6456/vdd!                                    <none>              vdd!
 U6456/gnd!                                    <none>              gnd!
 U6455/gnd!                                    <none>              gnd!
 U6455/vdd!                                    <none>              vdd!
 U6454/gnd!                                    <none>              gnd!
 U6454/vdd!                                    <none>              vdd!
 U6453/vdd!                                    <none>              vdd!
 U6453/gnd!                                    <none>              gnd!
 U6452/gnd!                                    <none>              gnd!
 U6452/vdd!                                    <none>              vdd!
 U6451/gnd!                                    <none>              gnd!
 U6451/vdd!                                    <none>              vdd!
 U6450/gnd!                                    <none>              gnd!
 U6450/vdd!                                    <none>              vdd!
 U6449/gnd!                                    <none>              gnd!
 U6449/vdd!                                    <none>              vdd!
 U6448/gnd!                                    <none>              gnd!
 U6448/vdd!                                    <none>              vdd!
 U6447/gnd!                                    <none>              gnd!
 U6447/vdd!                                    <none>              vdd!
 U6446/gnd!                                    <none>              gnd!
 U6446/vdd!                                    <none>              vdd!
 U6445/gnd!                                    <none>              gnd!
 U6445/vdd!                                    <none>              vdd!
 U6444/gnd!                                    <none>              gnd!
 U6444/vdd!                                    <none>              vdd!
 U6443/gnd!                                    <none>              gnd!
 U6443/vdd!                                    <none>              vdd!
 U6442/gnd!                                    <none>              gnd!
 U6442/vdd!                                    <none>              vdd!
 U6441/gnd!                                    <none>              gnd!
 U6441/vdd!                                    <none>              vdd!
 U6440/gnd!                                    <none>              gnd!
 U6440/vdd!                                    <none>              vdd!
 U6439/gnd!                                    <none>              gnd!
 U6439/vdd!                                    <none>              vdd!
 U6438/gnd!                                    <none>              gnd!
 U6438/vdd!                                    <none>              vdd!
 U6437/gnd!                                    <none>              gnd!
 U6437/vdd!                                    <none>              vdd!
 U6436/gnd!                                    <none>              gnd!
 U6436/vdd!                                    <none>              vdd!
 U6435/gnd!                                    <none>              gnd!
 U6435/vdd!                                    <none>              vdd!
 U6434/gnd!                                    <none>              gnd!
 U6434/vdd!                                    <none>              vdd!
 U6433/gnd!                                    <none>              gnd!
 U6433/vdd!                                    <none>              vdd!
 U6432/gnd!                                    <none>              gnd!
 U6432/vdd!                                    <none>              vdd!
 U6431/gnd!                                    <none>              gnd!
 U6431/vdd!                                    <none>              vdd!
 U6430/gnd!                                    <none>              gnd!
 U6430/vdd!                                    <none>              vdd!
 U6429/gnd!                                    <none>              gnd!
 U6429/vdd!                                    <none>              vdd!
 U6428/gnd!                                    <none>              gnd!
 U6428/vdd!                                    <none>              vdd!
 U6427/gnd!                                    <none>              gnd!
 U6427/vdd!                                    <none>              vdd!
 U6426/gnd!                                    <none>              gnd!
 U6426/vdd!                                    <none>              vdd!
 U6425/gnd!                                    <none>              gnd!
 U6425/vdd!                                    <none>              vdd!
 U6424/vdd!                                    <none>              vdd!
 U6424/gnd!                                    <none>              gnd!
 U6423/gnd!                                    <none>              gnd!
 U6423/vdd!                                    <none>              vdd!
 U6422/gnd!                                    <none>              gnd!
 U6422/vdd!                                    <none>              vdd!
 U6421/gnd!                                    <none>              gnd!
 U6421/vdd!                                    <none>              vdd!
 U6420/gnd!                                    <none>              gnd!
 U6420/vdd!                                    <none>              vdd!
 U6419/gnd!                                    <none>              gnd!
 U6419/vdd!                                    <none>              vdd!
 U6418/gnd!                                    <none>              gnd!
 U6418/vdd!                                    <none>              vdd!
 U6417/vdd!                                    <none>              vdd!
 U6417/gnd!                                    <none>              gnd!
 U6416/gnd!                                    <none>              gnd!
 U6416/vdd!                                    <none>              vdd!
 U6415/gnd!                                    <none>              gnd!
 U6415/vdd!                                    <none>              vdd!
 U6414/gnd!                                    <none>              gnd!
 U6414/vdd!                                    <none>              vdd!
 U6413/gnd!                                    <none>              gnd!
 U6413/vdd!                                    <none>              vdd!
 U6412/gnd!                                    <none>              gnd!
 U6412/vdd!                                    <none>              vdd!
 U6411/gnd!                                    <none>              gnd!
 U6411/vdd!                                    <none>              vdd!
 U6410/gnd!                                    <none>              gnd!
 U6410/vdd!                                    <none>              vdd!
 U6409/gnd!                                    <none>              gnd!
 U6409/vdd!                                    <none>              vdd!
 U6408/gnd!                                    <none>              gnd!
 U6408/vdd!                                    <none>              vdd!
 U6407/gnd!                                    <none>              gnd!
 U6407/vdd!                                    <none>              vdd!
 U6406/gnd!                                    <none>              gnd!
 U6406/vdd!                                    <none>              vdd!
 U6405/gnd!                                    <none>              gnd!
 U6405/vdd!                                    <none>              vdd!
 U6404/gnd!                                    <none>              gnd!
 U6404/vdd!                                    <none>              vdd!
 U6403/gnd!                                    <none>              gnd!
 U6403/vdd!                                    <none>              vdd!
 U6402/gnd!                                    <none>              gnd!
 U6402/vdd!                                    <none>              vdd!
 U6401/gnd!                                    <none>              gnd!
 U6401/vdd!                                    <none>              vdd!
 U6400/gnd!                                    <none>              gnd!
 U6400/vdd!                                    <none>              vdd!
 U6399/gnd!                                    <none>              gnd!
 U6399/vdd!                                    <none>              vdd!
 U6398/gnd!                                    <none>              gnd!
 U6398/vdd!                                    <none>              vdd!
 U6397/gnd!                                    <none>              gnd!
 U6397/vdd!                                    <none>              vdd!
 U6396/gnd!                                    <none>              gnd!
 U6396/vdd!                                    <none>              vdd!
 U6395/gnd!                                    <none>              gnd!
 U6395/vdd!                                    <none>              vdd!
 U6394/gnd!                                    <none>              gnd!
 U6394/vdd!                                    <none>              vdd!
 U6393/gnd!                                    <none>              gnd!
 U6393/vdd!                                    <none>              vdd!
 U6392/gnd!                                    <none>              gnd!
 U6392/vdd!                                    <none>              vdd!
 U6391/gnd!                                    <none>              gnd!
 U6391/vdd!                                    <none>              vdd!
 U6390/gnd!                                    <none>              gnd!
 U6390/vdd!                                    <none>              vdd!
 U6389/gnd!                                    <none>              gnd!
 U6389/vdd!                                    <none>              vdd!
 U6568/vdd!                                    <none>              vdd!
 U6568/gnd!                                    <none>              gnd!
 U6567/vdd!                                    <none>              vdd!
 U6567/gnd!                                    <none>              gnd!
 U6566/vdd!                                    <none>              vdd!
 U6566/gnd!                                    <none>              gnd!
 U6565/vdd!                                    <none>              vdd!
 U6565/gnd!                                    <none>              gnd!
 U6564/gnd!                                    <none>              gnd!
 U6564/vdd!                                    <none>              vdd!
 U4700/vdd!                                    <none>              vdd!
 U4700/gnd!                                    <none>              gnd!
 U2852/gnd!                                    <none>              gnd!
 U2852/vdd!                                    <none>              vdd!
 U1159/gnd!                                    <none>              gnd!
 U1159/vdd!                                    <none>              vdd!
 U5587/gnd!                                    <none>              gnd!
 U5587/vdd!                                    <none>              vdd!
 U6327/gnd!                                    <none>              gnd!
 U6327/vdd!                                    <none>              vdd!
 U5373/gnd!                                    <none>              gnd!
 U5373/vdd!                                    <none>              vdd!
 U6563/vdd!                                    <none>              vdd!
 U6563/gnd!                                    <none>              gnd!
 U6562/vdd!                                    <none>              vdd!
 U6562/gnd!                                    <none>              gnd!
 U6561/vdd!                                    <none>              vdd!
 U6561/gnd!                                    <none>              gnd!
 U6560/vdd!                                    <none>              vdd!
 U6560/gnd!                                    <none>              gnd!
 U6559/vdd!                                    <none>              vdd!
 U6559/gnd!                                    <none>              gnd!
 U6558/vdd!                                    <none>              vdd!
 U6558/gnd!                                    <none>              gnd!
 U6557/vdd!                                    <none>              vdd!
 U6557/gnd!                                    <none>              gnd!
 U6556/vdd!                                    <none>              vdd!
 U6556/gnd!                                    <none>              gnd!
 U6555/vdd!                                    <none>              vdd!
 U6555/gnd!                                    <none>              gnd!
 U6554/vdd!                                    <none>              vdd!
 U6554/gnd!                                    <none>              gnd!
 U6553/vdd!                                    <none>              vdd!
 U6553/gnd!                                    <none>              gnd!
 U6552/vdd!                                    <none>              vdd!
 U6552/gnd!                                    <none>              gnd!
 U6551/vdd!                                    <none>              vdd!
 U6551/gnd!                                    <none>              gnd!
 U6550/vdd!                                    <none>              vdd!
 U6550/gnd!                                    <none>              gnd!
 U6549/vdd!                                    <none>              vdd!
 U6549/gnd!                                    <none>              gnd!
 U6548/vdd!                                    <none>              vdd!
 U6548/gnd!                                    <none>              gnd!
 U6547/vdd!                                    <none>              vdd!
 U6547/gnd!                                    <none>              gnd!
 U6546/vdd!                                    <none>              vdd!
 U6546/gnd!                                    <none>              gnd!
 U6545/gnd!                                    <none>              gnd!
 U6545/vdd!                                    <none>              vdd!
 U6544/gnd!                                    <none>              gnd!
 U6544/vdd!                                    <none>              vdd!
 U6543/gnd!                                    <none>              gnd!
 U6543/vdd!                                    <none>              vdd!
 U6542/gnd!                                    <none>              gnd!
 U6542/vdd!                                    <none>              vdd!
 U6541/gnd!                                    <none>              gnd!
 U6541/vdd!                                    <none>              vdd!
 U6540/gnd!                                    <none>              gnd!
 U6540/vdd!                                    <none>              vdd!
 U6539/gnd!                                    <none>              gnd!
 U6539/vdd!                                    <none>              vdd!
 U6538/gnd!                                    <none>              gnd!
 U6538/vdd!                                    <none>              vdd!
 U6537/gnd!                                    <none>              gnd!
 U6537/vdd!                                    <none>              vdd!
 U6536/gnd!                                    <none>              gnd!
 U6536/vdd!                                    <none>              vdd!
 U6535/gnd!                                    <none>              gnd!
 U6535/vdd!                                    <none>              vdd!
 U6534/gnd!                                    <none>              gnd!
 U6534/vdd!                                    <none>              vdd!
 U6533/gnd!                                    <none>              gnd!
 U6533/vdd!                                    <none>              vdd!
 U6532/gnd!                                    <none>              gnd!
 U6532/vdd!                                    <none>              vdd!
 U6531/gnd!                                    <none>              gnd!
 U6531/vdd!                                    <none>              vdd!
 U6530/gnd!                                    <none>              gnd!
 U6530/vdd!                                    <none>              vdd!
 U6529/gnd!                                    <none>              gnd!
 U6529/vdd!                                    <none>              vdd!
 U6528/gnd!                                    <none>              gnd!
 U6528/vdd!                                    <none>              vdd!
 U6527/gnd!                                    <none>              gnd!
 U6527/vdd!                                    <none>              vdd!
 U6526/gnd!                                    <none>              gnd!
 U6526/vdd!                                    <none>              vdd!
 U6525/gnd!                                    <none>              gnd!
 U6525/vdd!                                    <none>              vdd!
 U6524/gnd!                                    <none>              gnd!
 U6524/vdd!                                    <none>              vdd!
 U6523/gnd!                                    <none>              gnd!
 U6523/vdd!                                    <none>              vdd!
 U6522/gnd!                                    <none>              gnd!
 U6522/vdd!                                    <none>              vdd!
 U6521/gnd!                                    <none>              gnd!
 U6521/vdd!                                    <none>              vdd!
 U6520/gnd!                                    <none>              gnd!
 U6520/vdd!                                    <none>              vdd!
 U6519/gnd!                                    <none>              gnd!
 U6519/vdd!                                    <none>              vdd!
 U6518/gnd!                                    <none>              gnd!
 U6518/vdd!                                    <none>              vdd!
 U6517/gnd!                                    <none>              gnd!
 U6517/vdd!                                    <none>              vdd!
 U6516/gnd!                                    <none>              gnd!
 U6516/vdd!                                    <none>              vdd!
 U6515/gnd!                                    <none>              gnd!
 U6515/vdd!                                    <none>              vdd!
 U6514/gnd!                                    <none>              gnd!
 U6514/vdd!                                    <none>              vdd!
 U6513/gnd!                                    <none>              gnd!
 U6513/vdd!                                    <none>              vdd!
 U6512/gnd!                                    <none>              gnd!
 U6512/vdd!                                    <none>              vdd!
 U6511/gnd!                                    <none>              gnd!
 U6511/vdd!                                    <none>              vdd!
 U6510/gnd!                                    <none>              gnd!
 U6510/vdd!                                    <none>              vdd!
 U6509/gnd!                                    <none>              gnd!
 U6509/vdd!                                    <none>              vdd!
 U6508/gnd!                                    <none>              gnd!
 U6508/vdd!                                    <none>              vdd!
 U6507/gnd!                                    <none>              gnd!
 U6507/vdd!                                    <none>              vdd!
 U6506/gnd!                                    <none>              gnd!
 U6506/vdd!                                    <none>              vdd!
 U6505/gnd!                                    <none>              gnd!
 U6505/vdd!                                    <none>              vdd!
 U6504/gnd!                                    <none>              gnd!
 U6504/vdd!                                    <none>              vdd!
 U6503/gnd!                                    <none>              gnd!
 U6503/vdd!                                    <none>              vdd!
 U6502/gnd!                                    <none>              gnd!
 U6502/vdd!                                    <none>              vdd!
 U6501/gnd!                                    <none>              gnd!
 U6501/vdd!                                    <none>              vdd!
 U6500/gnd!                                    <none>              gnd!
 U6500/vdd!                                    <none>              vdd!
 U6499/gnd!                                    <none>              gnd!
 U6499/vdd!                                    <none>              vdd!
 U6498/gnd!                                    <none>              gnd!
 U6498/vdd!                                    <none>              vdd!
 U6497/gnd!                                    <none>              gnd!
 U6497/vdd!                                    <none>              vdd!
 U6496/gnd!                                    <none>              gnd!
 U6496/vdd!                                    <none>              vdd!
 U6495/gnd!                                    <none>              gnd!
 U6495/vdd!                                    <none>              vdd!
 U6494/gnd!                                    <none>              gnd!
 U6494/vdd!                                    <none>              vdd!
 U6493/gnd!                                    <none>              gnd!
 U6493/vdd!                                    <none>              vdd!
 U6492/gnd!                                    <none>              gnd!
 U6492/vdd!                                    <none>              vdd!
 U6491/gnd!                                    <none>              gnd!
 U6491/vdd!                                    <none>              vdd!
 U6490/vdd!                                    <none>              vdd!
 U6490/gnd!                                    <none>              gnd!
 U6489/vdd!                                    <none>              vdd!
 U6489/gnd!                                    <none>              gnd!
 U6488/gnd!                                    <none>              gnd!
 U6488/vdd!                                    <none>              vdd!
 U6487/gnd!                                    <none>              gnd!
 U6487/vdd!                                    <none>              vdd!
 U6486/gnd!                                    <none>              gnd!
 U6486/vdd!                                    <none>              vdd!
 U6485/gnd!                                    <none>              gnd!
 U6485/vdd!                                    <none>              vdd!
 U6484/gnd!                                    <none>              gnd!
 U6484/vdd!                                    <none>              vdd!
 U6483/gnd!                                    <none>              gnd!
 U6483/vdd!                                    <none>              vdd!
 U6482/gnd!                                    <none>              gnd!
 U6482/vdd!                                    <none>              vdd!
 U6599/gnd!                                    <none>              gnd!
 U6599/vdd!                                    <none>              vdd!
 U6598/vdd!                                    <none>              vdd!
 U6598/gnd!                                    <none>              gnd!
 U6597/vdd!                                    <none>              vdd!
 U6597/gnd!                                    <none>              gnd!
 U6596/gnd!                                    <none>              gnd!
 U6596/vdd!                                    <none>              vdd!
 U6595/vdd!                                    <none>              vdd!
 U6595/gnd!                                    <none>              gnd!
 U6593/vdd!                                    <none>              vdd!
 U6593/gnd!                                    <none>              gnd!
 U6592/vdd!                                    <none>              vdd!
 U6592/gnd!                                    <none>              gnd!
 U6591/gnd!                                    <none>              gnd!
 U6591/vdd!                                    <none>              vdd!
 U6590/gnd!                                    <none>              gnd!
 U6590/vdd!                                    <none>              vdd!
 U6589/vdd!                                    <none>              vdd!
 U6589/gnd!                                    <none>              gnd!
 U6588/vdd!                                    <none>              vdd!
 U6588/gnd!                                    <none>              gnd!
 U6587/vdd!                                    <none>              vdd!
 U6587/gnd!                                    <none>              gnd!
 U6586/vdd!                                    <none>              vdd!
 U6586/gnd!                                    <none>              gnd!
 U6585/vdd!                                    <none>              vdd!
 U6585/gnd!                                    <none>              gnd!
 U6584/vdd!                                    <none>              vdd!
 U6584/gnd!                                    <none>              gnd!
 U6583/vdd!                                    <none>              vdd!
 U6583/gnd!                                    <none>              gnd!
 U6582/vdd!                                    <none>              vdd!
 U6582/gnd!                                    <none>              gnd!
 U6581/vdd!                                    <none>              vdd!
 U6581/gnd!                                    <none>              gnd!
 U6580/vdd!                                    <none>              vdd!
 U6580/gnd!                                    <none>              gnd!
 U6579/vdd!                                    <none>              vdd!
 U6579/gnd!                                    <none>              gnd!
 U6578/vdd!                                    <none>              vdd!
 U6578/gnd!                                    <none>              gnd!
 U6577/vdd!                                    <none>              vdd!
 U6577/gnd!                                    <none>              gnd!
 U6576/vdd!                                    <none>              vdd!
 U6576/gnd!                                    <none>              gnd!
 U6575/vdd!                                    <none>              vdd!
 U6575/gnd!                                    <none>              gnd!
 U6574/vdd!                                    <none>              vdd!
 U6574/gnd!                                    <none>              gnd!
 U6573/vdd!                                    <none>              vdd!
 U6573/gnd!                                    <none>              gnd!
 U6572/vdd!                                    <none>              vdd!
 U6572/gnd!                                    <none>              gnd!
 U6571/vdd!                                    <none>              vdd!
 U6571/gnd!                                    <none>              gnd!
 U6570/vdd!                                    <none>              vdd!
 U6570/gnd!                                    <none>              gnd!
 U6569/vdd!                                    <none>              vdd!
 U6569/gnd!                                    <none>              gnd!
 BUFX8_G3B1I1_2/vdd!                           <none>              vdd!
 BUFX8_G3B1I1_2/gnd!                           <none>              gnd!
 BUFX8_G3B4I1/vdd!                             <none>              vdd!
 BUFX8_G3B4I1/gnd!                             <none>              gnd!
 BUFX8_G3B2I2/vdd!                             <none>              vdd!
 BUFX8_G3B2I2/gnd!                             <none>              gnd!
 BUFX8_G3B2I1_1/vdd!                           <none>              vdd!
 BUFX8_G3B2I1_1/gnd!                           <none>              gnd!
 U6608/vdd!                                    <none>              vdd!
 U6608/gnd!                                    <none>              gnd!
 U6607/vdd!                                    <none>              vdd!
 U6607/gnd!                                    <none>              gnd!
 U6606/vdd!                                    <none>              vdd!
 U6606/gnd!                                    <none>              gnd!
 U6605/vdd!                                    <none>              vdd!
 U6605/gnd!                                    <none>              gnd!
 U6604/vdd!                                    <none>              vdd!
 U6604/gnd!                                    <none>              gnd!
 U6603/vdd!                                    <none>              vdd!
 U6603/gnd!                                    <none>              gnd!
 U6602/vdd!                                    <none>              vdd!
 U6602/gnd!                                    <none>              gnd!
 U6594/vdd!                                    <none>              vdd!
 U6594/gnd!                                    <none>              gnd!
 U6601/vdd!                                    <none>              vdd!
 U6601/gnd!                                    <none>              gnd!
 U6600/gnd!                                    <none>              gnd!
 U6600/vdd!                                    <none>              vdd!
------------------------------------------------------------------------------------------------
1
icc_shell> preroute_standard_cells -nets {vdd! gnd!} -connect horizontal
Using [2 x 2] Fat Wire Table for via
Using [2 x 2] Fat Wire Table for via2
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

5 pad-cells out of bound
Prerouting standard cells horizontally: 
 [11.14%]  
 [22.81%]  
 [33.52%]  
 [44.28%]  
 [55.19%]  
 [66.48%]  
Warning: wire dropped because obstruction, ((2746.200 2634.000) (2789.400 2636.400)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2748.300 2620.200) (2754.150 2633.400)) (Net: rst[0]_pad) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2746.200 2634.000) (2789.400 2636.400)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2748.300 2620.200) (2754.150 2633.400)) (Net: rst[0]_pad) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.800 2634.600) (253.500 2635.800)) (Net: gnd!) (Layer: metal1 [49]) is blocked by ((247.650 2634.600) (248.250 2635.200)) (Net: gnd!) (Layer: via [50]). (PGRT-030)
 [77.47%]  
 [87.92%]  
 [98.08%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      466M Data =       25M
1
icc_shell> report_timing
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Clock network timing may not be up-to-date since only 97.674416 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_WIDTH18
Version: M-2016.12-SP5-5
Date   : Wed Mar 13 18:37:50 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: typical   Library: c5n_utah_std_v5_t27
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : 27/27/27

Information: Percent of Arnoldi-based delays =  2.03%

Information: Percent of CCS-based delays =  1.98%

  Startpoint: clk[0]_r_REG69_S6
              (rising edge-triggered flip-flop clocked by clk[0])
  Endpoint: clk[0]_r_REG296_S7
            (rising edge-triggered flip-flop clocked by clk[0])
  Path Group: clk[0]
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk[0] (rise edge)                 0.00       0.00
  clock network delay (propagated)         4.46       4.46
  clk[0]_r_REG69_S6/CLK (DCX1)             0.00       4.46 r
  clk[0]_r_REG69_S6/Q (DCX1)               0.80       5.26 r
  U6494/Y (INVX2)                          0.18 *     5.44 f
  U6495/Y (INVX4)                          0.15 *     5.59 r
  U629/Y (NOR2X2)                          0.26 *     5.85 f
  U6265/Y (INVX4)                          0.16 *     6.01 r
  U6266/Y (INVX8)                          0.14 *     6.15 f
  U637/Y (AOI22X1)                         0.30 *     6.46 r
  U642/Y (NAND2X2)                         0.38 *     6.83 f
  U4941/Y (OR2X1)                          0.58 *     7.42 f
  U4940/Y (INVX1)                          0.14 *     7.56 r
  U778/Y (NOR2X1)                          0.37 *     7.93 f
  U781/Y (NAND2X1)                         0.31 *     8.24 r
  U784/Y (AOI21X1)                         0.32 *     8.56 f
  U789/Y (NAND2X2)                         0.27 *     8.83 r
  U6519/Y (NAND2X2)                        0.19 *     9.02 f
  U872/Y (INVX4)                           0.16 *     9.18 r
  U6527/Y (NOR2X2)                         0.45 *     9.63 f
  U945/Y (AOI22X1)                         0.45 *    10.08 r
  U946/Y (NAND2X2)                         0.34 *    10.42 f
  U4769/Y (OR2X1)                          0.56 *    10.98 f
  U1140/Y (NAND2X1)                        0.37 *    11.36 r
  U1141/Y (NOR2X2)                         0.27 *    11.63 f
  U1148/Y (NAND2X1)                        0.22 *    11.85 r
  U1217/Y (OAI21X1)                        0.20 *    12.05 f
  U6534/Y (NAND2X1)                        0.27 *    12.32 r
  U6536/Y (INVX2)                          0.17 *    12.49 f
  U6535/Y (NAND2X2)                        0.22 *    12.71 r
  U5479/Y (BUFX8)                          0.38 *    13.09 r
  U5482/Y (INVX8)                          0.12 *    13.20 f
  U845/Y (AND2X1)                          0.37 *    13.58 f
  U6186/Y (NOR2X2)                         0.20 *    13.78 r
  U5915/Y (NOR2X2)                         0.30 *    14.08 f
  U1886/Y (NAND2X2)                        0.30 *    14.37 r
  U5366/Y (INVX2)                          0.14 *    14.51 f
  U5362/Y (NAND2X1)                        0.21 *    14.72 r
  U5365/Y (INVX2)                          0.23 *    14.95 f
  U1697/Y (NOR2X2)                         0.17 *    15.13 r
  U6199/Y (INVX1)                          0.18 *    15.31 f
  U6196/Y (NAND2X1)                        0.30 *    15.61 r
  U6197/Y (NAND2X2)                        0.21 *    15.82 f
  U1719/Y (NAND2X2)                        0.24 *    16.06 r
  U5099/Y (NAND2X2)                        0.13 *    16.19 f
  U6283/Y (NAND2X2)                        0.20 *    16.39 r
  U1746/Y (NAND2X2)                        0.18 *    16.57 f
  U5508/Y (BUFX8)                          0.36 *    16.93 f
  U5509/Y (INVX4)                          0.23 *    17.16 r
  U6488/Y (NOR2X1)                         0.48 *    17.64 f
  U2016/Y (NAND2X2)                        0.29 *    17.93 r
  U6491/Y (NAND2X1)                        0.27 *    18.20 f
  U2027/Y (NOR2X1)                         0.31 *    18.51 r
  U2298/Y (OR2X1)                          0.55 *    19.06 r
  U2297/Y (INVX1)                          0.24 *    19.30 f
  U2075/Y (NAND2X1)                        0.21 *    19.51 r
  U5758/Y (INVX2)                          0.13 *    19.64 f
  U5752/Y (AOI21X1)                        0.35 *    19.99 r
  U5754/Y (INVX4)                          0.29 *    20.28 f
  U2134/Y (NAND2X2)                        0.20 *    20.48 r
  U2143/Y (NAND2X2)                        0.14 *    20.62 f
  U5329/Y (NAND2X1)                        0.25 *    20.87 r
  U2145/Y (INVX4)                          0.16 *    21.03 f
  U2164/Y (NAND2X1)                        0.41 *    21.44 r
  U6319/Y (NAND2X2)                        0.47 *    21.91 f
  U4845/Y (XNOR2X1)                        0.44 *    22.36 f
  U640/Y (AND2X1)                          0.71 *    23.07 f
  U635/Y (INVX1)                           0.43 *    23.50 r
  U5822/Y (NOR2X1)                         0.35 *    23.84 f
  clk[0]_r_REG296_S7/D (DCX1)              0.00 *    23.84 f
  data arrival time                                  23.84

  clock clk[0] (rise edge)                20.00      20.00
  clock network delay (propagated)         4.37      24.37
  clk[0]_r_REG296_S7/CLK (DCX1)            0.00      24.37 r
  library setup time                      -0.30      24.07
  data required time                                 24.07
  -----------------------------------------------------------
  data required time                                 24.07
  data arrival time                                 -23.84
  -----------------------------------------------------------
  slack (MET)                                         0.23


1
icc_shell> report_clock_tree
 
****************************************
Report : clock tree
Design : top_WIDTH18
Version: M-2016.12-SP5-5
Date   : Wed Mar 13 18:38:05 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk[0]"
Clock Period                   : 20.00000       
Clock Tree root pin            : "clk[0]"
Number of Levels               : 9
Number of Sinks                : 315
Number of CT Buffers           : 38
Number of CTS added gates      : 0
Number of Preexisting Gates    : 4
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 42
Total Area of CT Buffers       : 17424.00000    
Total Area of CT cells         : 42750.00000    
Max Global Skew                : 0.18721   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.187
Longest path delay                2.491
Shortest path delay               2.303

The longest path delay end pin: mult_x_7/clk[0]_r_REG258_S6_IP/CLK
The shortest path delay end pin: clk[0]_r_REG136_S7_IP/CLK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk[0]                                      0.000            1  0.000     0.000     0.000     r
clk[0]                                      0.694            1  0.000     0.000     0.000     r
u_clk[0]_pad/pad                            0.694            2  0.000     0.013     0.013     r
u_clk[0]_pad/DataIn                         0.208            3  0.258     0.308     0.321     r
datain_a_bank/clk_gate_dout_reg/latch/CLK   0.208            1  0.259     -0.051    0.271     r
datain_a_bank/clk_gate_dout_reg/latch/GCLK  0.126            1  0.399     0.669     0.940     r
BUFX8_G3B4I1_1/A                            0.126            1  0.400     -0.115    0.825     r
BUFX8_G3B4I1_1/Y                            0.232            1  0.164     0.400     1.224     r
BUFX8_G3B3I1/A                              0.232            1  0.166     0.017     1.241     r
BUFX8_G3B3I1/Y                              0.418            3  0.205     0.383     1.624     r
BUFX8_G3B2I3/A                              0.418            1  0.206     0.010     1.635     r
BUFX8_G3B2I3/Y                              0.514            6  0.234     0.413     2.048     r
BUFX8_G3B1I4_1/A                            0.514            1  0.235     0.007     2.055     r
BUFX8_G3B1I4_1/Y                            0.561           23  0.248     0.428     2.484     r
mult_x_7/clk[0]_r_REG258_S6_IP/CLK          0.561            0  0.248     0.007     2.491     r
[clock delay]                                                                       2.491
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk[0]                                      0.000            1  0.000     0.000     0.000     r
clk[0]                                      0.694            1  0.000     0.000     0.000     r
u_clk[0]_pad/pad                            0.694            2  0.000     0.013     0.013     r
u_clk[0]_pad/DataIn                         0.208            3  0.258     0.308     0.321     r
aluout_bank/clk_gate_dout_reg/latch/CLK     0.208            1  0.259     -0.054    0.267     r
aluout_bank/clk_gate_dout_reg/latch/GCLK    0.107            1  0.354     0.622     0.889     r
BUFX8_G3B4I1/A                              0.107            1  0.354     -0.101    0.788     r
BUFX8_G3B4I1/Y                              0.308            1  0.186     0.401     1.189     r
BUFX4_G3B3I1/A                              0.308            1  0.192     0.031     1.220     r
BUFX4_G3B3I1/Y                              0.132            2  0.120     0.319     1.539     r
BUFX8_G3B2I2/A                              0.132            1  0.121     0.002     1.541     r
BUFX8_G3B2I2/Y                              0.357            6  0.189     0.354     1.896     r
BUFX4_G3B1I5/A                              0.357            1  0.190     0.010     1.906     r
BUFX4_G3B1I5/Y                              0.171            7  0.193     0.396     2.302     r
clk[0]_r_REG136_S7_IP/CLK                   0.171            0  0.194     0.001     2.303     r
[clock delay]                                                                       2.303
----------------------------------------------------------------------------------------------------

1
icc_shell> route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.7e-05 2.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Horizontal Res : 6.1e-05 6.1e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 9.4e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Wed Mar 13 18:41:18 2019

  Beginning initial routing 
  --------------------------

Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   22  Alloctr   23  Proc 2109 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,3002.40,2973.00)
Number of routing layers = 3
layer metal1, dir Hor, min width = 0.90, min space = 0.90 pitch = 3.00
layer metal2, dir Ver, min width = 0.90, min space = 0.90 pitch = 2.40
layer metal3, dir Hor, min width = 1.50, min space = 0.90 pitch = 3.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   23  Alloctr   24  Proc 2109 
Net statistics:
Total number of nets     = 6731
Number of nets to route  = 6587
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-medium = 12
144 nets are fully connected,
 of which 144 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   26  Proc 2109 
Average gCell capacity  3.35     on layer (1)    metal1
Average gCell capacity  5.40     on layer (2)    metal2
Average gCell capacity  8.80     on layer (3)    metal3
Average number of tracks per gCell 11.95         on layer (1)    metal1
Average number of tracks per gCell 12.52         on layer (2)    metal2
Average number of tracks per gCell 11.94         on layer (3)    metal3
Number of gCells = 24900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   26  Alloctr   26  Proc 2109 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   26  Alloctr   26  Proc 2109 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   26  Alloctr   26  Proc 2109 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used   28  Alloctr   29  Proc 2109 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2226 Max = 7 GRCs =  1150 (6.93%)
Initial. H routing: Overflow =  1372 Max = 7 (GRCs =  2) GRCs =   626 (7.54%)
Initial. V routing: Overflow =   854 Max = 6 (GRCs =  1) GRCs =   524 (6.31%)
Initial. metal1     Overflow =  1372 Max = 7 (GRCs =  2) GRCs =   626 (7.54%)
Initial. metal2     Overflow =   854 Max = 6 (GRCs =  1) GRCs =   524 (6.31%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   49.0 4.20 0.86 9.16 0.07 10.1 8.65 0.14 0.08 0.00 10.1 0.00 0.00 7.54
metal2   47.1 7.47 4.01 6.65 2.31 6.23 5.58 2.86 4.49 0.01 6.94 0.54 1.65 4.10
metal3   53.0 7.28 8.65 13.6 7.60 6.56 2.57 0.48 0.17 0.05 0.00 0.00 0.00 0.00
Total    49.7 6.31 4.48 9.79 3.31 7.65 5.62 1.16 1.59 0.02 5.72 0.18 0.55 3.90


Initial. Total Wire Length = 1125615.15
Initial. Layer metal1 wire length = 230344.95
Initial. Layer metal2 wire length = 561445.80
Initial. Layer metal3 wire length = 333824.40
Initial. Total Number of Contacts = 14777
Initial. Via M2_M1_via count = 2881
Initial. Via M3_M2_via count = 11896
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   28  Alloctr   29  Proc 2109 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1401 Max = 5 GRCs =   783 (4.72%)
phase1. H routing: Overflow =  1050 Max = 5 (GRCs =  9) GRCs =   501 (6.04%)
phase1. V routing: Overflow =   351 Max = 4 (GRCs =  1) GRCs =   282 (3.40%)
phase1. metal1     Overflow =  1050 Max = 5 (GRCs =  9) GRCs =   501 (6.04%)
phase1. metal2     Overflow =   351 Max = 4 (GRCs =  1) GRCs =   282 (3.40%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   50.0 3.72 0.73 11.3 0.10 11.1 8.98 0.22 0.13 0.05 7.51 0.06 0.00 5.98
metal2   44.0 6.46 4.18 6.01 1.93 6.01 5.59 3.41 5.45 0.05 13.4 0.57 0.99 1.78
metal3   50.6 6.81 7.13 11.8 8.25 9.09 4.42 1.22 0.34 0.23 0.02 0.00 0.00 0.00
Total    48.2 5.66 4.00 9.73 3.41 8.74 6.34 1.62 1.98 0.11 7.04 0.21 0.33 2.60


phase1. Total Wire Length = 1213332.15
phase1. Layer metal1 wire length = 211386.00
phase1. Layer metal2 wire length = 603957.60
phase1. Layer metal3 wire length = 397988.55
phase1. Total Number of Contacts = 16363
phase1. Via M2_M1_via count = 3049
phase1. Via M3_M2_via count = 13314
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   28  Alloctr   29  Proc 2109 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1267 Max = 5 GRCs =   768 (4.63%)
phase2. H routing: Overflow =   971 Max = 5 (GRCs =  2) GRCs =   504 (6.07%)
phase2. V routing: Overflow =   296 Max = 3 (GRCs =  2) GRCs =   264 (3.18%)
phase2. metal1     Overflow =   971 Max = 5 (GRCs =  2) GRCs =   504 (6.07%)
phase2. metal2     Overflow =   296 Max = 3 (GRCs =  2) GRCs =   264 (3.18%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   48.8 4.13 1.01 10.6 0.08 11.4 9.57 0.16 0.22 0.05 7.73 0.01 0.05 6.00
metal2   42.6 6.36 3.48 5.77 1.88 5.75 5.51 3.47 6.08 0.07 15.8 0.78 1.20 1.13
metal3   49.2 6.37 7.02 11.2 7.73 9.66 5.78 1.61 0.93 0.27 0.19 0.00 0.00 0.00
Total    46.8 5.62 3.83 9.22 3.22 8.97 6.95 1.75 2.42 0.13 7.96 0.27 0.42 2.38


phase2. Total Wire Length = 1309639.80
phase2. Layer metal1 wire length = 219283.80
phase2. Layer metal2 wire length = 650232.45
phase2. Layer metal3 wire length = 440123.55
phase2. Total Number of Contacts = 17211
phase2. Via M2_M1_via count = 3107
phase2. Via M3_M2_via count = 14104
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   28  Alloctr   29  Proc 2109 
phase3. Routing result:
phase3. Both Dirs: Overflow =  1246 Max = 5 GRCs =   763 (4.60%)
phase3. H routing: Overflow =   950 Max = 5 (GRCs =  2) GRCs =   498 (6.00%)
phase3. V routing: Overflow =   296 Max = 3 (GRCs =  1) GRCs =   265 (3.19%)
phase3. metal1     Overflow =   948 Max = 5 (GRCs =  2) GRCs =   496 (5.98%)
phase3. metal2     Overflow =   296 Max = 3 (GRCs =  1) GRCs =   265 (3.19%)
phase3. metal3     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   48.6 4.35 0.84 10.4 0.08 11.5 9.57 0.19 0.13 0.08 8.10 0.04 0.05 5.89
metal2   42.6 6.04 3.42 5.52 1.69 5.83 5.46 3.55 5.88 0.10 16.7 0.81 1.22 1.11
metal3   49.2 6.45 6.62 11.0 7.54 9.70 5.97 1.95 0.86 0.42 0.23 0.00 0.00 0.00
Total    46.8 5.61 3.62 9.02 3.10 9.04 7.00 1.90 2.29 0.20 8.38 0.28 0.42 2.34


phase3. Total Wire Length = 1328517.60
phase3. Layer metal1 wire length = 221198.70
phase3. Layer metal2 wire length = 659507.55
phase3. Layer metal3 wire length = 447811.35
phase3. Total Number of Contacts = 17364
phase3. Via M2_M1_via count = 3093
phase3. Via M3_M2_via count = 14271
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    5  Alloctr    4  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   28  Alloctr   29  Proc 2109 

Congestion utilization per direction:
Average vertical track utilization   = 42.53 %
Peak    vertical track utilization   = 300.00 %
Average horizontal track utilization = 31.66 %
Peak    horizontal track utilization = 107.14 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   28  Alloctr   29  Proc 2109 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[GR: Done] Total (MB): Used   28  Alloctr   29  Proc 2109 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Global Routing] Total (MB): Used   26  Alloctr   27  Proc 2109 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   27  Alloctr   28  Proc 2109 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 15782 of 49090


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   28  Alloctr   29  Proc 2109 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   28  Alloctr   29  Proc 2109 

Number of wires with overlap after iteration 1 = 8722 of 39927


Wire length and via report:
---------------------------
Number of metal1 wires: 1257             RVC0: 0
Number of metal2 wires: 23584            M2_M1_via: 2308
Number of metal3 wires: 15086            M3_M2_via: 25640
Total number of wires: 39927             vias: 27948

Total metal1 wire length: 193943.1
Total metal2 wire length: 672766.3
Total metal3 wire length: 530190.5
Total wire length: 1396900.1

Longest metal1 wire length: 1788.0
Longest metal2 wire length: 1830.0
Longest metal3 wire length: 1084.8


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   27  Alloctr   28  Proc 2109 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        top_WIDTH18_INIT_RT 
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Dr init] Total (MB): Used   28  Alloctr   29  Proc 2109 
Total number of nets = 6731, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/90 Partitions, Violations =   0
Routed  2/90 Partitions, Violations =   0
Routed  3/90 Partitions, Violations =   0
Routed  4/90 Partitions, Violations =   2
Routed  5/90 Partitions, Violations =   6
Routed  6/90 Partitions, Violations =   6
Routed  7/90 Partitions, Violations =   6
Routed  8/90 Partitions, Violations =   20
Routed  9/90 Partitions, Violations =   35
Routed  10/90 Partitions, Violations =  40
Routed  11/90 Partitions, Violations =  45
Routed  12/90 Partitions, Violations =  60
Routed  13/90 Partitions, Violations =  31
Routed  14/90 Partitions, Violations =  30
Routed  15/90 Partitions, Violations =  41
Routed  16/90 Partitions, Violations =  41
Routed  17/90 Partitions, Violations =  21
Routed  18/90 Partitions, Violations =  49
Routed  19/90 Partitions, Violations =  54
Routed  20/90 Partitions, Violations =  42
Routed  21/90 Partitions, Violations =  42
Routed  22/90 Partitions, Violations =  42
Routed  23/90 Partitions, Violations =  68
Routed  24/90 Partitions, Violations =  61
Routed  25/90 Partitions, Violations =  82
Routed  26/90 Partitions, Violations =  81
Routed  27/90 Partitions, Violations =  83
Routed  28/90 Partitions, Violations =  83
Routed  29/90 Partitions, Violations =  83
Routed  30/90 Partitions, Violations =  77
Routed  31/90 Partitions, Violations =  68
Routed  32/90 Partitions, Violations =  43
Routed  33/90 Partitions, Violations =  58
Routed  34/90 Partitions, Violations =  60
Routed  35/90 Partitions, Violations =  68
Routed  36/90 Partitions, Violations =  68
Routed  37/90 Partitions, Violations =  68
Routed  38/90 Partitions, Violations =  64
Routed  39/90 Partitions, Violations =  85
Routed  40/90 Partitions, Violations =  85
Routed  41/90 Partitions, Violations =  85
Routed  42/90 Partitions, Violations =  82
Routed  43/90 Partitions, Violations =  76
Routed  44/90 Partitions, Violations =  76
Routed  45/90 Partitions, Violations =  76
Routed  46/90 Partitions, Violations =  76
Routed  47/90 Partitions, Violations =  80
Routed  48/90 Partitions, Violations =  55
Routed  49/90 Partitions, Violations =  95
Routed  50/90 Partitions, Violations =  99
Routed  51/90 Partitions, Violations =  96
Routed  52/90 Partitions, Violations =  84
Routed  53/90 Partitions, Violations =  91
Routed  54/90 Partitions, Violations =  91
Routed  55/90 Partitions, Violations =  91
Routed  56/90 Partitions, Violations =  87
Routed  57/90 Partitions, Violations =  59
Routed  58/90 Partitions, Violations =  88
Routed  59/90 Partitions, Violations =  77
Routed  60/90 Partitions, Violations =  104
Routed  61/90 Partitions, Violations =  100
Routed  62/90 Partitions, Violations =  100
Routed  63/90 Partitions, Violations =  100
Routed  64/90 Partitions, Violations =  100
Routed  65/90 Partitions, Violations =  50
Routed  66/90 Partitions, Violations =  81
Routed  67/90 Partitions, Violations =  54
Routed  68/90 Partitions, Violations =  55
Routed  69/90 Partitions, Violations =  55
Routed  70/90 Partitions, Violations =  55
Routed  71/90 Partitions, Violations =  57
Routed  72/90 Partitions, Violations =  24
Routed  73/90 Partitions, Violations =  37
Routed  74/90 Partitions, Violations =  36
Routed  75/90 Partitions, Violations =  36
Routed  76/90 Partitions, Violations =  37
Routed  77/90 Partitions, Violations =  40
Routed  78/90 Partitions, Violations =  28
Routed  79/90 Partitions, Violations =  29
Routed  80/90 Partitions, Violations =  29
Routed  81/90 Partitions, Violations =  25
Routed  82/90 Partitions, Violations =  28
Routed  83/90 Partitions, Violations =  21
Routed  84/90 Partitions, Violations =  21
Routed  85/90 Partitions, Violations =  16
Routed  86/90 Partitions, Violations =  16
Routed  87/90 Partitions, Violations =  16
Routed  88/90 Partitions, Violations =  16
Routed  89/90 Partitions, Violations =  16
Routed  90/90 Partitions, Violations =  16

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        Diff net spacing : 4
        Short : 11
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:06 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 0] Total (MB): Used   36  Alloctr   37  Proc 2109 

End DR iteration 0 with 90 parts

Start DR iteration 1: non-uniform partition
Routed  1/7 Partitions, Violations =    16
Routed  2/7 Partitions, Violations =    16
Routed  3/7 Partitions, Violations =    15
Routed  4/7 Partitions, Violations =    14
Routed  5/7 Partitions, Violations =    13
Routed  6/7 Partitions, Violations =    7
Routed  7/7 Partitions, Violations =    6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Diff net spacing : 3
        Short : 3

[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 1] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 1] Total (MB): Used   36  Alloctr   37  Proc 2109 

End DR iteration 1 with 7 parts

Updating the database ...
Saving cell top_post_floorplan.CEL;1 as top_WIDTH18_INIT_RT_itr1.
top_WIDTH18_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    6
Routed  2/3 Partitions, Violations =    6
Routed  3/3 Partitions, Violations =    8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Diff net spacing : 2
        Short : 5
        Internal-only types : 1

[Iter 2] Elapsed real time: 0:00:06 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 2] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 2] Total (MB): Used   36  Alloctr   37  Proc 2109 

End DR iteration 2 with 3 parts

Start DR iteration 3: non-uniform partition
Routed  1/3 Partitions, Violations =    8
Routed  2/3 Partitions, Violations =    6
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 1
        Short : 3

[Iter 3] Elapsed real time: 0:00:06 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 3] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 3] Total (MB): Used   36  Alloctr   37  Proc 2109 

End DR iteration 3 with 3 parts

Start DR iteration 4: non-uniform partition
Routed  1/2 Partitions, Violations =    4
Routed  2/2 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Short : 5

[Iter 4] Elapsed real time: 0:00:06 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 4] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 4] Total (MB): Used   36  Alloctr   37  Proc 2109 

End DR iteration 4 with 2 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    5
Checked 2/9 Partitions, Violations =    5
Checked 3/9 Partitions, Violations =    5
Checked 4/9 Partitions, Violations =    5
Checked 5/9 Partitions, Violations =    5
Checked 6/9 Partitions, Violations =    5
Checked 7/9 Partitions, Violations =    5
Checked 8/9 Partitions, Violations =    5
Checked 9/9 Partitions, Violations =    5
[DRC CHECK] Elapsed real time: 0:00:08 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DRC CHECK] Stage (MB): Used    8  Alloctr    8  Proc   33 
[DRC CHECK] Total (MB): Used   36  Alloctr   37  Proc 2142 
Start DR iteration 5: non-uniform partition
Routed  1/2 Partitions, Violations =    5
Routed  2/2 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 1
        Short : 3

[Iter 5] Elapsed real time: 0:00:09 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 5] Stage (MB): Used    8  Alloctr    8  Proc   33 
[Iter 5] Total (MB): Used   36  Alloctr   37  Proc 2142 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed  1/2 Partitions, Violations =    4
Routed  2/2 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 1
        Short : 3

[Iter 6] Elapsed real time: 0:00:09 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 6] Stage (MB): Used    8  Alloctr    8  Proc   33 
[Iter 6] Total (MB): Used   36  Alloctr   37  Proc 2142 

End DR iteration 6 with 2 parts

Start DR iteration 7: non-uniform partition
Routed  1/2 Partitions, Violations =    4
Routed  2/2 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 2
        Short : 3

[Iter 7] Elapsed real time: 0:00:09 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 7] Stage (MB): Used    8  Alloctr    8  Proc   33 
[Iter 7] Total (MB): Used   36  Alloctr   37  Proc 2142 

End DR iteration 7 with 2 parts

Start DR iteration 8: non-uniform partition
Routed  1/2 Partitions, Violations =    5
Routed  2/2 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Short : 3
        Internal-only types : 1

[Iter 8] Elapsed real time: 0:00:09 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 8] Stage (MB): Used    8  Alloctr    8  Proc   33 
[Iter 8] Total (MB): Used   36  Alloctr   37  Proc 2142 

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed  1/2 Partitions, Violations =    4
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Short : 3

[Iter 9] Elapsed real time: 0:00:10 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 9] Stage (MB): Used    8  Alloctr    8  Proc   33 
[Iter 9] Total (MB): Used   36  Alloctr   37  Proc 2142 

End DR iteration 9 with 2 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used    0  Alloctr    0  Proc   33 
[DR] Total (MB): Used   27  Alloctr   28  Proc 2142 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   33 
[DR: Done] Total (MB): Used   27  Alloctr   28  Proc 2142 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1



Total Wire Length =                    1444631 micron
Total Number of Contacts =             29812
Total Number of Wires =                46184
Total Number of PtConns =              3
Total Number of Routed Wires =       46184
Total Routed Wire Length =           1444630 micron
Total Number of Routed Contacts =       29812
        Layer    metal1 :     211831 micron
        Layer    metal2 :     708933 micron
        Layer    metal3 :     523867 micron
        Via   M3_M2_via :      25628
        Via   M2_M1_via :       4184

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 29812 vias)
 
    Layer via        =  0.00% (0      / 4184    vias)
        Un-optimized = 100.00% (4184    vias)
    Layer via2       =  0.00% (0      / 25628   vias)
        Un-optimized = 100.00% (25628   vias)
 
  Total double via conversion rate    =  0.00% (0 / 29812 vias)
 
    Layer via        =  0.00% (0      / 4184    vias)
    Layer via2       =  0.00% (0      / 25628   vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 29812 vias)
 
    Layer via        =  0.00% (0      / 4184    vias)
        Un-optimized = 100.00% (4184    vias)
    Layer via2       =  0.00% (0      / 25628   vias)
        Un-optimized = 100.00% (25628   vias)
 

Total number of nets = 6731
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Wed Mar 13 18:41:32 2019
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 27/27/27. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.7e-05 2.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Horizontal Res : 6.1e-05 6.1e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 9.4e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 12 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : top_WIDTH18
Version: M-2016.12-SP5-5
Date   : Wed Mar 13 18:41:35 2019
****************************************


  Timing Path Group 'clk[0]'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:         19.86
  Critical Path Slack:          -0.02
  Critical Path Clk Period:     20.00
  Total Negative Slack:         -0.02
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:         18
  Leaf Cell Count:               6616
  Buf/Inv Cell Count:            1712
  Buf Cell Count:                 472
  Inv Cell Count:                1240
  CT Buf/Inv Cell Count:           38
  Combinational Cell Count:      6298
  Sequential Cell Count:          318
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  1684968.000000
  Noncombinational Area:
                        430920.000000
  Buf/Inv Area:         445896.000000
  Total Buffer Area:        165960.00
  Total Inverter Area:      279936.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      763666.56
  Net YLength        :      731947.06
  -----------------------------------
  Cell Area:           2115888.000000
  Design Area:         2115888.000000
  Net Length        :      1495613.62


  Design Rules
  -----------------------------------
  Total Number of Nets:          6731
  Nets With Violations:            34
  Max Trans Violations:            31
  Max Cap Violations:               7
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.00
  -----------------------------------------
  Overall Compile Time:               18.45
  Overall Compile Wall Clock Time:    18.86

  --------------------------------------------------------------------

  Design  WNS: 0.02  TNS: 0.02  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0239 TNS: 0.0239  Number of Violating Path: 1
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 34
ROPT:    Number of Route Violation: 1 
ROPT:    Running Optimization Stage 1             Wed Mar 13 18:41:35 2019

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.02  TNS: 0.02  Number of Violating Paths: 1

  Nets with DRC Violations: 34
  Total moveable cell area: 2839896.0
  Total fixed cell area: 2314800.1
  Total physical cell area: 5154696.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00 2116032.0      0.00       0.0       5.1                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00 2116320.0      0.00       0.0       4.5 n2888                    
    0:00:00 2116608.0      0.00       0.0       4.0 n3192                    
    0:00:00 2116896.0      0.00       0.0       3.7 div_8/u_div/u_add_PartRem_2_0_3/B[10]
    0:00:00 2117400.0      0.00       0.0       3.4 n5150                    
    0:00:00 2117400.0      0.00       0.0       3.4 n5150                    
    0:00:00 2117688.0      0.00       0.0       3.1 div_8/u_div/u_add_PartRem_2_0_3/B[13]
    0:00:00 2117976.0      0.00       0.0       2.9 div_8/u_div/u_add_PartRem_2_0_3/B[11]
    0:00:00 2117760.0      0.00       0.0       2.6 div_8/u_div/u_add_PartRem_3_1_2/B[6]
    0:00:00 2117760.0      0.00       0.0       2.6 div_8/u_div/u_add_PartRem_3_1_2/B[6]
    0:00:00 2118120.0      0.00       0.0       2.4 n3322                    
    0:00:00 2118120.0      0.00       0.0       2.4 n3322                    
    0:00:00 2118408.0      0.00       0.0       2.2 n2775                    
    0:00:00 2118840.0      0.00       0.0       2.0 n5684                    
    0:00:00 2118840.0      0.00       0.0       2.0 n5684                    
    0:00:00 2119128.0      0.00       0.0       1.8 div_8/u_div/u_add_PartRem_2_0_3/B[16]
    0:00:00 2119344.0      0.00       0.0       1.7 n3393                    
    0:00:00 2119344.0      0.00       0.0       1.7 n3393                    
    0:00:00 2119632.0      0.00       0.0       1.5 n5767                    
    0:00:00 2119920.0      0.00       0.0       1.3 n3211                    
    0:00:00 2120208.0      0.00       0.0       1.2 n4785                    
    0:00:00 2120496.0      0.00       0.0       1.1 n5946                    
    0:00:00 2121072.0      0.00       0.0       1.4 n7040                    
    0:00:00 2121360.0      0.00       0.0       1.3 n5676                    
    0:00:00 2121720.0      0.00       0.0       1.2 n3540                    
    0:00:00 2121720.0      0.00       0.0       1.2 n3540                    
    0:00:00 2122008.0      0.00       0.0       1.2 n3011                    
    0:00:00 2122656.0      0.00       0.0       1.2 n7181                    
    0:00:00 2122656.0      0.00       0.0       1.2 n7181                    
    0:00:00 2123232.0      0.00       0.0       1.2 net4324                  
    0:00:00 2123232.0      0.00       0.0       1.2 net4324                  
    0:00:00 2123808.0      0.00       0.0       1.2 net4328                  
    0:00:00 2123808.0      0.00       0.0       1.2 net4328                  
    0:00:00 2124168.0      0.00       0.0       1.1 net4331                  
    0:00:00 2124672.0      0.00       0.0       1.0 n4793                    
    0:00:00 2124672.0      0.00       0.0       1.0 n4793                    
    0:00:00 2124960.0      0.00       0.0       1.0 n8267                    
    0:00:00 2125248.0      0.00       0.0       0.9 n8263                    
    0:00:00 2125536.0      0.00       0.0       0.9 n5697                    
    0:00:00 2125752.0      0.00       0.0       0.9 net4334                  
    0:00:00 2126040.0      0.00       0.0       0.9 n5766                    
    0:00:00 2126328.0      0.00       0.0       0.9 n5336                    
    0:00:00 2126616.0      0.00       0.0       0.9 DP_OP_29J1_122_3669/n131 
    0:00:00 2126328.0      0.00       0.0       0.8 n6109                    

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00 2126040.0      0.00       0.0       0.5 net4313                  
    0:00:00 2126040.0      0.00       0.0       0.5 net4313                  
    0:00:00 2126040.0      0.00       0.0       0.5 net4313                  
    0:00:00 2126688.0      0.00       0.0       0.4 net4334                  
    0:00:00 2126688.0      0.00       0.0       0.4 net4334                  
    0:00:00 2126760.0      0.00       0.0       0.4 n8267                    
    0:00:00 2126760.0      0.00       0.0       0.4 n8267                    
    0:00:00 2127048.0      0.00       0.0       0.4 n7103                    

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    1055 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:41:35 2019
****************************************
Std cell utilization: 63.23%  (39873/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 63.07%  (39598/(63063-275))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        39873    sites, (non-fixed:39598  fixed:275)
                      6551     cells, (non-fixed:6510   fixed:41)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      275      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       29 
Avg. std cell width:  16.55 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:41:35 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---

Total 79 (out of 6510) illegal cells need to be legalized.
Legalizing 79 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-5
  Date   : Wed Mar 13 18:41:36 2019
****************************************

avg cell displacement:    5.929 um ( 0.20 row height)
max cell displacement:   39.727 um ( 1.32 row height)
std deviation:            6.191 um ( 0.21 row height)
number of cell moved:       117 cells (out of 6510 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    1055 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (30000), object's width and height(3002400,2973000). (PSYN-523)
Warning: Core area is not integer multiples of min site height (30000), object's width and height(2402400,2373000). (PSYN-523)
Warning: Cell u_dout_high[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_zero[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_zero[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_error[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_error[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_clk[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_clk[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_rst[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_rst[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Skip net: n2888. Intended break point is too far away from legalized cell location. Current distance 26100 is more than 20000. (ZRT-477)
Warning: Skip net: n3192. Intended break point is too far away from legalized cell location. Current distance 26100 is more than 20000. (ZRT-477)
Warning: Skip net: div_8/u_div/u_add_PartRem_2_0_3/B[10]. Intended break point is too far away from legalized cell location. Current distance 71700 is more than 20000. (ZRT-477)
Warning: Skip net: n5150. Intended break point is too far away from legalized cell location. Current distance 28650 is more than 20000. (ZRT-477)
Warning: Skip net: div_8/u_div/u_add_PartRem_2_0_3/B[13]. Intended break point is too far away from legalized cell location. Current distance 26700 is more than 20000. (ZRT-477)
Warning: Skip net: div_8/u_div/u_add_PartRem_3_1_2/B[6]. Intended break point is too far away from legalized cell location. Current distance 22200 is more than 20000. (ZRT-477)
Warning: Skip net: n3322. Intended break point is too far away from legalized cell location. Current distance 31200 is more than 20000. (ZRT-477)
Warning: Skip net: n2775. Intended break point is too far away from legalized cell location. Current distance 26100 is more than 20000. (ZRT-477)
Warning: Skip net: n5684. Intended break point is too far away from legalized cell location. Current distance 35400 is more than 20000. (ZRT-477)
Warning: Skip net: div_8/u_div/u_add_PartRem_2_0_3/B[16]. Intended break point is too far away from legalized cell location. Current distance 24300 is more than 20000. (ZRT-477)
Warning: Skip net: n3393. Intended break point is too far away from legalized cell location. Current distance 23700 is more than 20000. (ZRT-477)
Warning: Skip net: n3211. Intended break point is too far away from legalized cell location. Current distance 23700 is more than 20000. (ZRT-477)
Warning: Skip net: n4785. Intended break point is too far away from legalized cell location. Current distance 31200 is more than 20000. (ZRT-477)
Warning: Skip net: n5946. Intended break point is too far away from legalized cell location. Current distance 26400 is more than 20000. (ZRT-477)
Warning: Skip net: n5676. Intended break point is too far away from legalized cell location. Current distance 20400 is more than 20000. (ZRT-477)
Warning: Skip net: n3540. Intended break point is too far away from legalized cell location. Current distance 21300 is more than 20000. (ZRT-477)
Warning: Skip net: n3011. Intended break point is too far away from legalized cell location. Current distance 23700 is more than 20000. (ZRT-477)
Warning: Skip net: n7181. Intended break point is too far away from legalized cell location. Current distance 74700 is more than 20000. (ZRT-477)
Warning: Skip net: n7181. Intended break point is too far away from legalized cell location. Current distance 36300 is more than 20000. (ZRT-477)
Warning: Skip net: n7181. Intended break point is too far away from legalized cell location. Current distance 21900 is more than 20000. (ZRT-477)
Warning: Skip net: n7181. Intended break point is too far away from legalized cell location. Current distance 24300 is more than 20000. (ZRT-477)
Warning: Skip net: n4793. Intended break point is too far away from legalized cell location. Current distance 26550 is more than 20000. (ZRT-477)
Warning: Skip net: n8263. Intended break point is too far away from legalized cell location. Current distance 28350 is more than 20000. (ZRT-477)
Warning: Skip net: n5697. Intended break point is too far away from legalized cell location. Current distance 26250 is more than 20000. (ZRT-477)
Warning: Skip net: n7040. Intended break point is too far away from legalized cell location. Current distance 27550 is more than 20000. (ZRT-477)
Warning: Skip net: n8267. Intended break point is too far away from legalized cell location. Current distance 30000 is more than 20000. (ZRT-477)
Split 6 nets of total 29 nets.
Updating the database ...
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Wed Mar 13 18:41:36 2019
ROPT:    Running Stage 1 Eco Route             Wed Mar 13 18:41:36 2019

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   18  Alloctr   17  Proc    0 
[ECO: Extraction] Total (MB): Used   22  Alloctr   23  Proc 2142 
Num of eco nets = 6766
Num of open eco nets = 243
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[ECO: Init] Total (MB): Used   22  Alloctr   23  Proc 2142 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   27  Proc 2142 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,3002.40,2973.00)
Number of routing layers = 3
layer metal1, dir Hor, min width = 0.90, min space = 0.90 pitch = 3.00
layer metal2, dir Ver, min width = 0.90, min space = 0.90 pitch = 2.40
layer metal3, dir Hor, min width = 1.50, min space = 0.90 pitch = 3.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   28  Alloctr   29  Proc 2142 
Net statistics:
Total number of nets     = 6766
Number of nets to route  = 243
Number of nets with min-layer-mode soft = 12
Number of nets with min-layer-mode soft-cost-medium = 12
214 nets are partially connected,
 of which 214 are detail routed and 0 are global routed.
6523 nets are fully connected,
 of which 6523 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 2142 
Average gCell capacity  3.35     on layer (1)    metal1
Average gCell capacity  5.39     on layer (2)    metal2
Average gCell capacity  8.80     on layer (3)    metal3
Average number of tracks per gCell 11.95         on layer (1)    metal1
Average number of tracks per gCell 12.52         on layer (2)    metal2
Average number of tracks per gCell 11.94         on layer (3)    metal3
Number of gCells = 24900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   30  Alloctr   31  Proc 2142 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 2142 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   30  Alloctr   31  Proc 2142 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   30  Alloctr   31  Proc 2142 
Initial. Routing result:
Initial. Both Dirs: Overflow =   567 Max = 12 GRCs =   435 (2.62%)
Initial. H routing: Overflow =   204 Max =  2 (GRCs = 22) GRCs =   182 (2.19%)
Initial. V routing: Overflow =   363 Max = 12 (GRCs =  1) GRCs =   253 (3.05%)
Initial. metal1     Overflow =   200 Max =  2 (GRCs = 22) GRCs =   178 (2.14%)
Initial. metal2     Overflow =   363 Max = 12 (GRCs =  1) GRCs =   253 (3.05%)
Initial. metal3     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.05%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   49.0 4.71 0.77 10.7 0.12 11.0 9.66 0.25 0.25 0.10 11.1 0.00 0.01 2.13
metal2   44.7 6.94 4.30 7.06 2.14 7.18 7.12 4.12 6.01 0.06 7.34 0.53 1.04 1.43
metal3   47.6 6.46 6.22 11.2 7.51 9.93 6.81 2.38 1.11 0.42 0.33 0.00 0.00 0.02
Total    47.1 6.03 3.75 9.65 3.23 9.39 7.87 2.25 2.47 0.19 6.32 0.18 0.35 1.20


Initial. Total Wire Length = 16702.80
Initial. Layer metal1 wire length = 6319.20
Initial. Layer metal2 wire length = 5353.50
Initial. Layer metal3 wire length = 5030.10
Initial. Total Number of Contacts = 193
Initial. Via M2_M1_via count = 70
Initial. Via M3_M2_via count = 123
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   30  Alloctr   31  Proc 2142 
phase1. Routing result:
phase1. Both Dirs: Overflow =   548 Max = 12 GRCs =   423 (2.55%)
phase1. H routing: Overflow =   192 Max =  2 (GRCs = 15) GRCs =   177 (2.13%)
phase1. V routing: Overflow =   356 Max = 12 (GRCs =  1) GRCs =   246 (2.96%)
phase1. metal1     Overflow =   188 Max =  2 (GRCs = 15) GRCs =   173 (2.08%)
phase1. metal2     Overflow =   356 Max = 12 (GRCs =  1) GRCs =   246 (2.96%)
phase1. metal3     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.05%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   49.1 4.71 0.77 10.6 0.12 11.2 9.64 0.25 0.25 0.10 11.0 0.00 0.01 2.07
metal2   44.6 6.86 4.28 7.08 2.12 7.29 7.11 4.14 6.06 0.06 7.43 0.52 0.98 1.42
metal3   47.5 6.46 6.07 11.4 7.46 10.0 6.76 2.42 1.11 0.43 0.32 0.00 0.00 0.02
Total    47.0 6.01 3.69 9.69 3.21 9.53 7.84 2.27 2.48 0.19 6.31 0.17 0.33 1.18


phase1. Total Wire Length = 18259.50
phase1. Layer metal1 wire length = 5611.20
phase1. Layer metal2 wire length = 6286.20
phase1. Layer metal3 wire length = 6362.10
phase1. Total Number of Contacts = 225
phase1. Via M2_M1_via count = 72
phase1. Via M3_M2_via count = 153
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   30  Alloctr   31  Proc 2142 
phase2. Routing result:
phase2. Both Dirs: Overflow =   545 Max = 12 GRCs =   424 (2.55%)
phase2. H routing: Overflow =   189 Max =  2 (GRCs = 10) GRCs =   179 (2.16%)
phase2. V routing: Overflow =   356 Max = 12 (GRCs =  1) GRCs =   245 (2.95%)
phase2. metal1     Overflow =   185 Max =  2 (GRCs = 10) GRCs =   175 (2.11%)
phase2. metal2     Overflow =   356 Max = 12 (GRCs =  1) GRCs =   245 (2.95%)
phase2. metal3     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.05%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   49.1 4.71 0.77 10.8 0.12 11.2 9.51 0.25 0.25 0.10 10.8 0.00 0.01 2.10
metal2   44.6 6.81 4.28 7.13 2.11 7.28 7.08 4.11 6.01 0.06 7.55 0.52 0.98 1.41
metal3   47.5 6.40 6.09 11.4 7.47 9.96 6.82 2.44 1.11 0.43 0.32 0.00 0.00 0.02
Total    47.1 5.97 3.70 9.80 3.21 9.50 7.81 2.27 2.47 0.19 6.29 0.17 0.33 1.18


phase2. Total Wire Length = 17614.20
phase2. Layer metal1 wire length = 4216.20
phase2. Layer metal2 wire length = 6390.90
phase2. Layer metal3 wire length = 7007.10
phase2. Total Number of Contacts = 232
phase2. Via M2_M1_via count = 71
phase2. Via M3_M2_via count = 161
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   30  Alloctr   31  Proc 2142 

Congestion utilization per direction:
Average vertical track utilization   = 37.23 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 31.57 %
Peak    horizontal track utilization = 112.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   30  Alloctr   31  Proc 2142 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   30  Alloctr   31  Proc 2142 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   28  Alloctr   28  Proc 2142 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   24  Alloctr   23  Proc    0 
[ECO: GR] Total (MB): Used   28  Alloctr   28  Proc 2142 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   24  Alloctr   25  Proc 2142 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 611 of 1292


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   24  Alloctr   25  Proc 2142 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   24  Alloctr   25  Proc 2142 

Number of wires with overlap after iteration 1 = 413 of 1076


Wire length and via report:
---------------------------
Number of metal1 wires: 17               RVC0: 0
Number of metal2 wires: 708              M2_M1_via: 29
Number of metal3 wires: 351              M3_M2_via: 584
Total number of wires: 1076              vias: 613

Total metal1 wire length: 2124.6
Total metal2 wire length: 8476.8
Total metal3 wire length: 11220.0
Total wire length: 21821.4

Longest metal1 wire length: 420.0
Longest metal2 wire length: 211.2
Longest metal3 wire length: 499.2


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   24  Proc 2142 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: CDR] Total (MB): Used   23  Alloctr   24  Proc 2142 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    115
Checked 2/9 Partitions, Violations =    260
Checked 3/9 Partitions, Violations =    260
Checked 4/9 Partitions, Violations =    378
Checked 5/9 Partitions, Violations =    1124
Checked 6/9 Partitions, Violations =    1142
Checked 7/9 Partitions, Violations =    1142
Checked 8/9 Partitions, Violations =    1142
Checked 9/9 Partitions, Violations =    1142

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1142

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   32  Alloctr   33  Proc 2142 

Total Wire Length =                    1425312 micron
Total Number of Contacts =             29766
Total Number of Wires =                46149
Total Number of PtConns =              8
Total Number of Routed Wires =       46149
Total Routed Wire Length =           1425309 micron
Total Number of Routed Contacts =       29766
        Layer    metal1 :     206758 micron
        Layer    metal2 :     696628 micron
        Layer    metal3 :     521925 micron
        Via   M3_M2_via :      25692
        Via   M2_M1_via :       4074

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 29766 vias)
 
    Layer via        =  0.00% (0      / 4074    vias)
        Un-optimized = 100.00% (4074    vias)
    Layer via2       =  0.00% (0      / 25692   vias)
        Un-optimized = 100.00% (25692   vias)
 
  Total double via conversion rate    =  0.00% (0 / 29766 vias)
 
    Layer via        =  0.00% (0      / 4074    vias)
    Layer via2       =  0.00% (0      / 25692   vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 29766 vias)
 
    Layer via        =  0.00% (0      / 4074    vias)
        Un-optimized = 100.00% (4074    vias)
    Layer via2       =  0.00% (0      / 25692   vias)
        Un-optimized = 100.00% (25692   vias)
 
Total number of nets = 6766, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/36 Partitions, Violations =   1073
Routed  2/36 Partitions, Violations =   840
Routed  3/36 Partitions, Violations =   733
Routed  4/36 Partitions, Violations =   696
Routed  5/36 Partitions, Violations =   648
Routed  6/36 Partitions, Violations =   621
Routed  7/36 Partitions, Violations =   587
Routed  8/36 Partitions, Violations =   352
Routed  9/36 Partitions, Violations =   318
Routed  10/36 Partitions, Violations =  290
Routed  11/36 Partitions, Violations =  261
Routed  12/36 Partitions, Violations =  192
Routed  13/36 Partitions, Violations =  178
Routed  14/36 Partitions, Violations =  156
Routed  15/36 Partitions, Violations =  143
Routed  16/36 Partitions, Violations =  123
Routed  17/36 Partitions, Violations =  97
Routed  18/36 Partitions, Violations =  92
Routed  19/36 Partitions, Violations =  84
Routed  20/36 Partitions, Violations =  79
Routed  21/36 Partitions, Violations =  60
Routed  22/36 Partitions, Violations =  49
Routed  23/36 Partitions, Violations =  46
Routed  24/36 Partitions, Violations =  46
Routed  25/36 Partitions, Violations =  38
Routed  26/36 Partitions, Violations =  32
Routed  27/36 Partitions, Violations =  23
Routed  28/36 Partitions, Violations =  20
Routed  29/36 Partitions, Violations =  17
Routed  30/36 Partitions, Violations =  15
Routed  31/36 Partitions, Violations =  11
Routed  32/36 Partitions, Violations =  7
Routed  33/36 Partitions, Violations =  5
Routed  34/36 Partitions, Violations =  5
Routed  35/36 Partitions, Violations =  4
Routed  36/36 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Short : 3

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 0] Total (MB): Used   32  Alloctr   33  Proc 2142 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Short : 3

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 1] Total (MB): Used   32  Alloctr   33  Proc 2142 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Short : 3

[Iter 2] Elapsed real time: 0:00:04 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 2] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 2] Total (MB): Used   32  Alloctr   33  Proc 2142 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Short : 3

[Iter 3] Elapsed real time: 0:00:04 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 3] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 3] Total (MB): Used   32  Alloctr   33  Proc 2142 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Short : 3

[Iter 4] Elapsed real time: 0:00:04 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 4] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 4] Total (MB): Used   32  Alloctr   33  Proc 2142 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1


Total Wire Length =                    1425457 micron
Total Number of Contacts =             29827
Total Number of Wires =                46548
Total Number of PtConns =              6
Total Number of Routed Wires =       46548
Total Routed Wire Length =           1425455 micron
Total Number of Routed Contacts =       29827
        Layer    metal1 :     207614 micron
        Layer    metal2 :     696825 micron
        Layer    metal3 :     521018 micron
        Via   M3_M2_via :      25629
        Via   M2_M1_via :       4198

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 29827 vias)
 
    Layer via        =  0.00% (0      / 4198    vias)
        Un-optimized = 100.00% (4198    vias)
    Layer via2       =  0.00% (0      / 25629   vias)
        Un-optimized = 100.00% (25629   vias)
 
  Total double via conversion rate    =  0.00% (0 / 29827 vias)
 
    Layer via        =  0.00% (0      / 4198    vias)
    Layer via2       =  0.00% (0      / 25629   vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 29827 vias)
 
    Layer via        =  0.00% (0      / 4198    vias)
        Un-optimized = 100.00% (4198    vias)
    Layer via2       =  0.00% (0      / 25629   vias)
        Un-optimized = 100.00% (25629   vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Dr init] Total (MB): Used   25  Alloctr   26  Proc 2142 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   25  Alloctr   26  Proc 2142 
[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   24  Alloctr   25  Proc 2142 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   24  Alloctr   25  Proc 2142 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = ENCLK_G3B2I1_2
Net 2 = ENCLK_G3B3I1_1
Net 3 = ENCLK_G3B4I1
Net 4 = ENCLK_G3B4I2
Net 5 = ENCLK_G3B4I3
Net 6 = ENCLK_G3B4I4
Net 7 = ENCLK_G3B4I6
Net 8 = ENCLK_G3B4I7
Net 9 = ENCLK_G3B4I8
Net 10 = ENCLK_G3B4I10
Net 11 = ENCLK_G3B3I3
Net 12 = ENCLK_G3B2I1
Net 13 = ENCLK_G3B1I1
Net 14 = n8240
Net 15 = n8263
Net 16 = n8267
Net 17 = n8116
Net 18 = n8129
Net 19 = n8132
Net 20 = n8136
Net 21 = n8140
Net 22 = n8141
Net 23 = n8143
Net 24 = n8147
Net 25 = n8063
Net 26 = n8011
Net 27 = n8027
Net 28 = n7981
Net 29 = n7879
Net 30 = n7835
Net 31 = n7806
Net 32 = n7807
Net 33 = n7808
Net 34 = n7726
Net 35 = n7675
Net 36 = n7676
Net 37 = n7593
Net 38 = n7594
Net 39 = n7596
Net 40 = n7548
Net 41 = n7568
Net 42 = n7571
Net 43 = n7517
Net 44 = n7518
Net 45 = n7524
Net 46 = n7525
Net 47 = n7455
Net 48 = n7459
Net 49 = n7476
Net 50 = n7485
Net 51 = n7488
Net 52 = n7492
Net 53 = n7497
Net 54 = n7498
Net 55 = n7500
Net 56 = n7507
Net 57 = n7413
Net 58 = n7425
Net 59 = n7433
Net 60 = n7434
Net 61 = n7437
Net 62 = n7440
Net 63 = n7445
Net 64 = n7379
Net 65 = n7381
Net 66 = n7385
Net 67 = n7398
Net 68 = n7402
Net 69 = n7407
Net 70 = n7340
Net 71 = n7342
Net 72 = n7349
Net 73 = n7351
Net 74 = n7358
Net 75 = n7359
Net 76 = n7360
Net 77 = n7361
Net 78 = n7289
Net 79 = n7300
Net 80 = n7305
Net 81 = n7307
Net 82 = n7242
Net 83 = n7253
Net 84 = n7255
Net 85 = n7210
Net 86 = n7213
Net 87 = n7220
Net 88 = n7222
Net 89 = n7239
Net 90 = n7160
Net 91 = n7161
Net 92 = n7162
Net 93 = n7163
Net 94 = n7180
Net 95 = n7181
Net 96 = n7182
Net 97 = n7191
Net 98 = n7192
Net 99 = n7195
Net 100 = n7122
.... and 297 other nets
Total number of changed nets = 397 (out of 6766)

[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   24  Alloctr   25  Proc 2142 
[ECO: DR] Elapsed real time: 0:00:05 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: DR] Total (MB): Used   24  Alloctr   25  Proc 2142 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1



Total Wire Length =                    1425457 micron
Total Number of Contacts =             29827
Total Number of Wires =                46548
Total Number of PtConns =              6
Total Number of Routed Wires =       46548
Total Routed Wire Length =           1425455 micron
Total Number of Routed Contacts =       29827
        Layer    metal1 :     207614 micron
        Layer    metal2 :     696825 micron
        Layer    metal3 :     521018 micron
        Via   M3_M2_via :      25629
        Via   M2_M1_via :       4198

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 29827 vias)
 
    Layer via        =  0.00% (0      / 4198    vias)
        Un-optimized = 100.00% (4198    vias)
    Layer via2       =  0.00% (0      / 25629   vias)
        Un-optimized = 100.00% (25629   vias)
 
  Total double via conversion rate    =  0.00% (0 / 29827 vias)
 
    Layer via        =  0.00% (0      / 4198    vias)
    Layer via2       =  0.00% (0      / 25629   vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 29827 vias)
 
    Layer via        =  0.00% (0      / 4198    vias)
        Un-optimized = 100.00% (4198    vias)
    Layer via2       =  0.00% (0      / 25629   vias)
        Un-optimized = 100.00% (25629   vias)
 

Total number of nets = 6766
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1425457 micron
Total Number of Contacts =             29827
Total Number of Wires =                46548
Total Number of PtConns =              6
Total Number of Routed Wires =       46548
Total Routed Wire Length =           1425455 micron
Total Number of Routed Contacts =       29827
        Layer    metal1 :     207614 micron
        Layer    metal2 :     696825 micron
        Layer    metal3 :     521018 micron
        Via   M3_M2_via :      25629
        Via   M2_M1_via :       4198

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 29827 vias)
 
    Layer via        =  0.00% (0      / 4198    vias)
        Un-optimized = 100.00% (4198    vias)
    Layer via2       =  0.00% (0      / 25629   vias)
        Un-optimized = 100.00% (25629   vias)
 
  Total double via conversion rate    =  0.00% (0 / 29827 vias)
 
    Layer via        =  0.00% (0      / 4198    vias)
    Layer via2       =  0.00% (0      / 25629   vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 29827 vias)
 
    Layer via        =  0.00% (0      / 4198    vias)
        Un-optimized = 100.00% (4198    vias)
    Layer via2       =  0.00% (0      / 25629   vias)
        Un-optimized = 100.00% (25629   vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 397 nets
[ECO: End] Elapsed real time: 0:00:05 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    4  Alloctr    5  Proc 2142 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Wed Mar 13 18:41:42 2019
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
  Loading design 'top_WIDTH18'


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 27/27/27. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.7e-05 2.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Horizontal Res : 6.1e-05 6.1e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 9.4e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 10 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : top_WIDTH18
Version: M-2016.12-SP5-5
Date   : Wed Mar 13 18:41:45 2019
****************************************


  Timing Path Group 'clk[0]'
  -----------------------------------
  Levels of Logic:              55.00
  Critical Path Length:         19.71
  Critical Path Slack:           0.00
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:         18
  Leaf Cell Count:               6651
  Buf/Inv Cell Count:            1747
  Buf Cell Count:                 507
  Inv Cell Count:                1240
  CT Buf/Inv Cell Count:           38
  Combinational Cell Count:      6333
  Sequential Cell Count:          318
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  1696128.000000
  Noncombinational Area:
                        430920.000000
  Buf/Inv Area:         457056.000000
  Total Buffer Area:        177552.00
  Total Inverter Area:      279504.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      757049.75
  Net YLength        :      719562.38
  -----------------------------------
  Cell Area:           2127048.000000
  Design Area:         2127048.000000
  Net Length        :      1476612.12


  Design Rules
  -----------------------------------
  Total Number of Nets:          6766
  Nets With Violations:             4
  Max Trans Violations:             2
  Max Cap Violations:               3
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.42
  -----------------------------------------
  Overall Compile Time:               18.91
  Overall Compile Wall Clock Time:    19.31

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 4
ROPT:    Number of Route Violation: 1 
1
icc_shell> 
Warning: GRC mapmode data is updated. (GUI-998)
icc_shell> insert_stdcell_filler -cell_with_metal "FILL8 FILL4 FILL2 FILL"  -connect_to_power "vdd!" -connect_to_ground "gnd!" VA selected:  

ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 4 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    106 IO pads and 100 IO pins
    6551 placeable cells
    0 cover cells
    206 IO cells/pins
    106 flip chip driver cells
    6757 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    1055 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
.... FC: add guardband ....
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Cutting rows by 2 I/O pads
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
Warning: ref cell DCBX1 use different unit tile unit
    split into 63 row segments
  Processing filler cells...
WARNING : cell <FILL8> is not of std filler cell subtype
WARNING : cell <FILL4> is not of std filler cell subtype
WARNING : cell <FILL2> is not of std filler cell subtype
WARNING : cell <FILL> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILL8> and connecting PG nets...
    The first filler cell name is xofiller!FILL8!1
    The last filler cell name is xofiller!FILL8!655
    655 filler cells with master <FILL8> were inserted
Filling cell with master <FILL4> and connecting PG nets...
    The first filler cell name is xofiller!FILL4!1
    The last filler cell name is xofiller!FILL4!149
    149 filler cells with master <FILL4> were inserted
Filling cell with master <FILL2> and connecting PG nets...
    The first filler cell name is xofiller!FILL2!1
    The last filler cell name is xofiller!FILL2!502
    502 filler cells with master <FILL2> were inserted
Filling cell with master <FILL> and connecting PG nets...
    The first filler cell name is xofiller!FILL!1
    The last filler cell name is xofiller!FILL!3279
    3279 filler cells with master <FILL> were inserted
=== End of Filler Cell Insertion ===


Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   25  Alloctr   26  Proc 2147 
Warning: 35 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 2
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 4
Partition 4, Fillers with Violations = 1
Partition 5, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:01 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End Removing Filler Cells] Stage (MB): Used    5  Alloctr    5  Proc   17 
[End Removing Filler Cells] Total (MB): Used   31  Alloctr   31  Proc 2165 
Updating the database ...
Delete xofiller!FILL8!157 due to Short violation
Delete xofiller!FILL8!259 due to Diff net spacing violation
Delete xofiller!FILL8!379 due to Short violation
Delete xofiller!FILL8!414 due to Short violation
Delete xofiller!FILL8!431 due to Short violation
Delete xofiller!FILL2!185 due to Short violation
Delete xofiller!FILL!1210 due to Short violation
Deleted 7 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                9156 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  9156 (MW-339)
icc_shell> derive_pg_connection -power_net {vdd!} -ground_net {gnd!} -verbose
Information: connected 35 power ports and 35 ground ports

Detail Power/Ground Connection Changes:
    P/G Pin Name                                 Original P/G Net    New P/G Net
------------------------------------------------------------------------------------------------
 U6643/vdd!                                    <none>              vdd!
 U6643/gnd!                                    <none>              gnd!
 U6642/vdd!                                    <none>              vdd!
 U6642/gnd!                                    <none>              gnd!
 U6641/vdd!                                    <none>              vdd!
 U6641/gnd!                                    <none>              gnd!
 U6640/vdd!                                    <none>              vdd!
 U6640/gnd!                                    <none>              gnd!
 U6639/vdd!                                    <none>              vdd!
 U6639/gnd!                                    <none>              gnd!
 U6638/vdd!                                    <none>              vdd!
 U6638/gnd!                                    <none>              gnd!
 U6637/vdd!                                    <none>              vdd!
 U6637/gnd!                                    <none>              gnd!
 U6636/vdd!                                    <none>              vdd!
 U6636/gnd!                                    <none>              gnd!
 U6635/vdd!                                    <none>              vdd!
 U6635/gnd!                                    <none>              gnd!
 U6634/vdd!                                    <none>              vdd!
 U6634/gnd!                                    <none>              gnd!
 U6633/vdd!                                    <none>              vdd!
 U6633/gnd!                                    <none>              gnd!
 U6632/vdd!                                    <none>              vdd!
 U6632/gnd!                                    <none>              gnd!
 U6631/vdd!                                    <none>              vdd!
 U6631/gnd!                                    <none>              gnd!
 U6630/vdd!                                    <none>              vdd!
 U6630/gnd!                                    <none>              gnd!
 U6629/vdd!                                    <none>              vdd!
 U6629/gnd!                                    <none>              gnd!
 U6628/vdd!                                    <none>              vdd!
 U6628/gnd!                                    <none>              gnd!
 U6627/vdd!                                    <none>              vdd!
 U6627/gnd!                                    <none>              gnd!
 U6626/vdd!                                    <none>              vdd!
 U6626/gnd!                                    <none>              gnd!
 U6625/vdd!                                    <none>              vdd!
 U6625/gnd!                                    <none>              gnd!
 U6624/vdd!                                    <none>              vdd!
 U6624/gnd!                                    <none>              gnd!
 U6623/vdd!                                    <none>              vdd!
 U6623/gnd!                                    <none>              gnd!
 U6622/vdd!                                    <none>              vdd!
 U6622/gnd!                                    <none>              gnd!
 U6621/vdd!                                    <none>              vdd!
 U6621/gnd!                                    <none>              gnd!
 U6620/vdd!                                    <none>              vdd!
 U6620/gnd!                                    <none>              gnd!
 U6619/vdd!                                    <none>              vdd!
 U6619/gnd!                                    <none>              gnd!
 U6618/vdd!                                    <none>              vdd!
 U6618/gnd!                                    <none>              gnd!
 U6617/vdd!                                    <none>              vdd!
 U6617/gnd!                                    <none>              gnd!
 U6616/vdd!                                    <none>              vdd!
 U6616/gnd!                                    <none>              gnd!
 U6615/vdd!                                    <none>              vdd!
 U6615/gnd!                                    <none>              gnd!
 U6614/vdd!                                    <none>              vdd!
 U6614/gnd!                                    <none>              gnd!
 U6613/vdd!                                    <none>              vdd!
 U6613/gnd!                                    <none>              gnd!
 U6612/vdd!                                    <none>              vdd!
 U6612/gnd!                                    <none>              gnd!
 U6611/vdd!                                    <none>              vdd!
 U6611/gnd!                                    <none>              gnd!
 U6610/vdd!                                    <none>              vdd!
 U6610/gnd!                                    <none>              gnd!
 U6609/vdd!                                    <none>              vdd!
 U6609/gnd!                                    <none>              gnd!
------------------------------------------------------------------------------------------------
1
icc_shell> insert_stdcell_filler -cell_with_metal "FILL8 FILL4 FILL2 FILL"  -connect_to_power "vdd!" -connect_to_ground "gnd!" VA selected:  

ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 4 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    106 IO pads and 100 IO pins
    11129 placeable cells
    0 cover cells
    206 IO cells/pins
    106 flip chip driver cells
    11335 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    1055 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
.... FC: add guardband ....
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Cutting rows by 2 I/O pads
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
Warning: ref cell DCBX1 use different unit tile unit
    split into 63 row segments
  Processing filler cells...
WARNING : cell <FILL8> is not of std filler cell subtype
WARNING : cell <FILL4> is not of std filler cell subtype
WARNING : cell <FILL2> is not of std filler cell subtype
WARNING : cell <FILL> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILL8> and connecting PG nets...
    The first filler cell name is xofiller!FILL8!157
    The last filler cell name is xofiller!FILL8!431
    5 filler cells with master <FILL8> were inserted
Filling cell with master <FILL4> and connecting PG nets...
    0 filler cells with master <FILL4> were inserted
Filling cell with master <FILL2> and connecting PG nets...
    The first filler cell name is xofiller!FILL2!185
    The last filler cell name is xofiller!FILL2!185
    1 filler cells with master <FILL2> were inserted
Filling cell with master <FILL> and connecting PG nets...
    The first filler cell name is xofiller!FILL!1210
    The last filler cell name is xofiller!FILL!1210
    1 filler cells with master <FILL> were inserted
=== End of Filler Cell Insertion ===


Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   25  Alloctr   26  Proc 2165 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 2
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 4
Partition 4, Fillers with Violations = 1
Partition 5, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:01 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End Removing Filler Cells] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End Removing Filler Cells] Total (MB): Used   31  Alloctr   32  Proc 2165 
Updating the database ...
Delete xofiller!FILL8!157 due to Short violation
Delete xofiller!FILL8!259 due to Diff net spacing violation
Delete xofiller!FILL8!379 due to Short violation
Delete xofiller!FILL8!414 due to Short violation
Delete xofiller!FILL8!431 due to Short violation
Delete xofiller!FILL2!185 due to Short violation
Delete xofiller!FILL!1210 due to Short violation
Deleted 7 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
icc_shell> preroute_standard_cells -nets {vdd! gnd!} -connect horizontal
Using [2 x 2] Fat Wire Table for via
Using [2 x 2] Fat Wire Table for via2
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

5 pad-cells out of bound
Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((2132.700 300.300) (2134.500 302.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 300.450) (2134.650 302.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 300.300) (2134.500 302.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 300.450) (2134.650 302.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 300.300) (2134.500 302.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 300.450) (2134.650 302.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 300.300) (2134.500 302.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 300.450) (2134.650 302.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 564.300) (2134.500 566.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 564.450) (2134.650 566.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 564.300) (2134.500 566.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 564.450) (2134.650 566.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 564.300) (2134.500 566.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 564.450) (2134.650 566.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 564.300) (2134.500 566.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 564.450) (2134.650 566.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 591.300) (2130.900 593.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 591.450) (2131.050 593.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 591.300) (2130.900 593.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 591.450) (2131.050 593.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 591.300) (2130.900 593.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 591.450) (2131.050 593.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 591.300) (2130.900 593.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 591.450) (2131.050 593.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 552.300) (2130.900 554.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 552.450) (2131.050 554.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 552.300) (2130.900 554.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 552.450) (2131.050 554.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 552.300) (2130.900 554.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 552.450) (2131.050 554.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 552.300) (2130.900 554.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 552.450) (2131.050 554.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
 [10.41%]  
Warning: wire dropped because obstruction, ((2132.700 603.300) (2134.500 605.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 603.450) (2134.650 605.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 603.300) (2134.500 605.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 603.450) (2134.650 605.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 603.300) (2134.500 605.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 603.450) (2134.650 605.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 603.300) (2134.500 605.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 603.450) (2134.650 605.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
 [21.34%]  
Warning: wire dropped because obstruction, ((2132.700 1128.300) (2134.500 1130.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1128.450) (2134.650 1130.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1128.300) (2134.500 1130.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1128.450) (2134.650 1130.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1128.300) (2134.500 1130.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1128.450) (2134.650 1130.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1128.300) (2134.500 1130.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1128.450) (2134.650 1130.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1155.300) (2130.900 1157.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1155.450) (2131.050 1157.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1155.300) (2130.900 1157.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1155.450) (2131.050 1157.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1155.300) (2130.900 1157.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1155.450) (2131.050 1157.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1155.300) (2130.900 1157.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1155.450) (2131.050 1157.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1080.300) (2130.900 1082.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1080.450) (2131.050 1082.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1080.300) (2130.900 1082.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1080.450) (2131.050 1082.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1080.300) (2130.900 1082.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1080.450) (2131.050 1082.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1080.300) (2130.900 1082.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1080.450) (2131.050 1082.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
 [32.59%]  
Warning: wire dropped because obstruction, ((2132.700 1092.300) (2134.500 1094.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1092.450) (2134.650 1094.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1092.300) (2134.500 1094.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1092.450) (2134.650 1094.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1092.300) (2134.500 1094.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1092.450) (2134.650 1094.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1092.300) (2134.500 1094.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1092.450) (2134.650 1094.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1119.300) (2130.900 1121.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1119.450) (2131.050 1121.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1119.300) (2130.900 1121.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1119.450) (2131.050 1121.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1119.300) (2130.900 1121.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1119.450) (2131.050 1121.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1119.300) (2130.900 1121.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1119.450) (2131.050 1121.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1167.300) (2134.500 1169.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1167.450) (2134.650 1169.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1167.300) (2134.500 1169.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1167.450) (2134.650 1169.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1167.300) (2134.500 1169.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1167.450) (2134.650 1169.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1167.300) (2134.500 1169.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1167.450) (2134.650 1169.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1194.300) (2130.900 1196.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1194.450) (2131.050 1196.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1194.300) (2130.900 1196.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1194.450) (2131.050 1196.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1194.300) (2130.900 1196.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1194.450) (2131.050 1196.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 1194.300) (2130.900 1196.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 1194.450) (2131.050 1196.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1203.300) (2134.500 1205.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1203.450) (2134.650 1205.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1203.300) (2134.500 1205.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1203.450) (2134.650 1205.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1203.300) (2134.500 1205.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1203.450) (2134.650 1205.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 1203.300) (2134.500 1205.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 1203.450) (2134.650 1205.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
 [43.51%]  
 [54.98%]  
 [65.31%]  
Warning: wire dropped because obstruction, ((2129.100 2136.300) (2130.900 2138.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2136.450) (2131.050 2138.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2136.300) (2130.900 2138.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2136.450) (2131.050 2138.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2136.300) (2130.900 2138.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2136.450) (2131.050 2138.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2136.300) (2130.900 2138.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2136.450) (2131.050 2138.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2145.300) (2134.500 2147.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2145.450) (2134.650 2147.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2145.300) (2134.500 2147.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2145.450) (2134.650 2147.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2145.300) (2134.500 2147.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2145.450) (2134.650 2147.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2145.300) (2134.500 2147.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2145.450) (2134.650 2147.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2172.300) (2130.900 2174.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2172.450) (2131.050 2174.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2172.300) (2130.900 2174.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2172.450) (2131.050 2174.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2172.300) (2130.900 2174.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2172.450) (2131.050 2174.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2172.300) (2130.900 2174.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2172.450) (2131.050 2174.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
 [76.27%]  
Warning: wire dropped because obstruction, ((2132.700 2184.300) (2134.500 2186.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2184.450) (2134.650 2186.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2184.300) (2134.500 2186.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2184.450) (2134.650 2186.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2184.300) (2134.500 2186.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2184.450) (2134.650 2186.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2184.300) (2134.500 2186.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2184.450) (2134.650 2186.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2211.300) (2130.900 2213.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2211.450) (2131.050 2213.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2211.300) (2130.900 2213.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2211.450) (2131.050 2213.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2211.300) (2130.900 2213.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2211.450) (2131.050 2213.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2211.300) (2130.900 2213.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2211.450) (2131.050 2213.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2220.300) (2134.500 2222.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2220.450) (2134.650 2222.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2220.300) (2134.500 2222.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2220.450) (2134.650 2222.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2220.300) (2134.500 2222.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2220.450) (2134.650 2222.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2220.300) (2134.500 2222.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2220.450) (2134.650 2222.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2247.300) (2130.900 2249.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2247.450) (2131.050 2249.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2247.300) (2130.900 2249.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2247.450) (2131.050 2249.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2247.300) (2130.900 2249.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2247.450) (2131.050 2249.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2247.300) (2130.900 2249.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2247.450) (2131.050 2249.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2295.300) (2134.500 2297.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2295.450) (2134.650 2297.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2295.300) (2134.500 2297.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2295.450) (2134.650 2297.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2295.300) (2134.500 2297.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2295.450) (2134.650 2297.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2295.300) (2134.500 2297.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2295.450) (2134.650 2297.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2322.300) (2130.900 2324.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2322.450) (2131.050 2324.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2322.300) (2130.900 2324.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2322.450) (2131.050 2324.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2322.300) (2130.900 2324.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2322.450) (2131.050 2324.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2322.300) (2130.900 2324.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2322.450) (2131.050 2324.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2259.300) (2134.500 2261.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2259.450) (2134.650 2261.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2259.300) (2134.500 2261.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2259.450) (2134.650 2261.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2259.300) (2134.500 2261.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2259.450) (2134.650 2261.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2259.300) (2134.500 2261.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2259.450) (2134.650 2261.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2286.300) (2130.900 2288.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2286.450) (2131.050 2288.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2286.300) (2130.900 2288.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2286.450) (2131.050 2288.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2286.300) (2130.900 2288.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2286.450) (2131.050 2288.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2286.300) (2130.900 2288.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2286.450) (2131.050 2288.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2334.300) (2134.500 2336.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2334.450) (2134.650 2336.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2334.300) (2134.500 2336.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2334.450) (2134.650 2336.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2334.300) (2134.500 2336.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2334.450) (2134.650 2336.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2334.300) (2134.500 2336.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2334.450) (2134.650 2336.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2361.300) (2130.900 2363.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2361.450) (2131.050 2363.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2361.300) (2130.900 2363.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2361.450) (2131.050 2363.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2361.300) (2130.900 2363.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2361.450) (2131.050 2363.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2361.300) (2130.900 2363.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2361.450) (2131.050 2363.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2370.300) (2134.500 2372.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2370.450) (2134.650 2372.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2370.300) (2134.500 2372.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2370.450) (2134.650 2372.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2370.300) (2134.500 2372.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2370.450) (2134.650 2372.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2370.300) (2134.500 2372.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2370.450) (2134.650 2372.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2397.300) (2130.900 2399.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2397.450) (2131.050 2399.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2397.300) (2130.900 2399.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2397.450) (2131.050 2399.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2397.300) (2130.900 2399.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2397.450) (2131.050 2399.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2397.300) (2130.900 2399.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2397.450) (2131.050 2399.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2409.300) (2134.500 2411.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2409.450) (2134.650 2411.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2409.300) (2134.500 2411.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2409.450) (2134.650 2411.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2409.300) (2134.500 2411.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2409.450) (2134.650 2411.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2409.300) (2134.500 2411.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2409.450) (2134.650 2411.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2436.300) (2130.900 2438.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2436.450) (2131.050 2438.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2436.300) (2130.900 2438.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2436.450) (2131.050 2438.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2436.300) (2130.900 2438.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2436.450) (2131.050 2438.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2129.100 2436.300) (2130.900 2438.100)) (Net: vdd!) (Layer: metal2 [51]) is blocked by ((2129.250 2436.450) (2131.050 2438.250)) (Net: vdd!) (Layer: metal2 [51]). (PGRT-030)
 [86.54%]  
Warning: wire dropped because obstruction, ((2132.700 2448.300) (2134.500 2450.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2448.450) (2134.650 2450.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2448.300) (2134.500 2450.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2448.450) (2134.650 2450.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2448.300) (2134.500 2450.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2448.450) (2134.650 2450.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2132.700 2448.300) (2134.500 2450.100)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2132.850 2448.450) (2134.650 2450.250)) (Net: gnd!) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2746.200 2634.000) (2789.400 2636.400)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2748.300 2620.200) (2754.150 2633.400)) (Net: rst[0]_pad) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((2746.200 2634.000) (2789.400 2636.400)) (Net: gnd!) (Layer: metal2 [51]) is blocked by ((2748.300 2620.200) (2754.150 2633.400)) (Net: rst[0]_pad) (Layer: metal2 [51]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.800 2634.600) (253.500 2635.800)) (Net: gnd!) (Layer: metal1 [49]) is blocked by ((247.650 2634.600) (248.250 2635.200)) (Net: gnd!) (Layer: via [50]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.800 2634.600) (253.500 2635.800)) (Net: gnd!) (Layer: metal1 [49]) is blocked by ((247.650 2634.600) (248.250 2635.200)) (Net: gnd!) (Layer: via [50]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.800 2634.600) (253.500 2635.800)) (Net: gnd!) (Layer: metal1 [49]) is blocked by ((247.650 2634.600) (248.250 2635.200)) (Net: gnd!) (Layer: via [50]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.800 2634.600) (253.500 2635.800)) (Net: gnd!) (Layer: metal1 [49]) is blocked by ((247.650 2634.600) (248.250 2635.200)) (Net: gnd!) (Layer: via [50]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.800 2634.600) (253.500 2635.800)) (Net: gnd!) (Layer: metal1 [49]) is blocked by ((247.650 2634.600) (248.250 2635.200)) (Net: gnd!) (Layer: via [50]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.800 2634.600) (253.500 2635.800)) (Net: gnd!) (Layer: metal1 [49]) is blocked by ((247.650 2634.600) (248.250 2635.200)) (Net: gnd!) (Layer: via [50]). (PGRT-030)
 [96.64%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      517M Data =       26M
1
icc_shell> set_route_zrt_detail_options -default_gate_size 1.8 -default_port_external_gate_size 1.8
1
icc_shell> define_antenna_rule MW_top_LIB -mode 1 -diode_mode 0 -metal_ratio 1000 -cut_ratio 0
1
icc_shell> route_zrt_detail -incremental true
Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Found antenna rule mode 1, diode mode 0:
        metal ratio 1000, cut ratio 0,metal gate diffusion length based ratio 0 cut gate length based ratio 0   metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-default_gate_size                                      :        1.800000            
-default_port_external_gate_size                        :        1.800000            


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    2
Checked 2/9 Partitions, Violations =    2
Checked 3/9 Partitions, Violations =    5
Checked 4/9 Partitions, Violations =    16
Checked 5/9 Partitions, Violations =    16
Checked 6/9 Partitions, Violations =    16
Checked 7/9 Partitions, Violations =    16
Checked 8/9 Partitions, Violations =    16
Checked 9/9 Partitions, Violations =    16
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   33  Alloctr   34  Proc 2160 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-default_gate_size                                      :        1.800000            
-default_port_external_gate_size                        :        1.800000            

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   21  Alloctr   21  Proc    0 
[Dr init] Total (MB): Used   26  Alloctr   27  Proc 2160 
Total number of nets = 6766, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 10

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 0
      Metal lay (metal1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (via)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (metal2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (via2)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (metal3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 10: non-uniform partition
Routed  1/50 Partitions, Violations =   20
Routed  2/50 Partitions, Violations =   16
Routed  3/50 Partitions, Violations =   12
Routed  4/50 Partitions, Violations =   10
Routed  5/50 Partitions, Violations =   7
Routed  6/50 Partitions, Violations =   7
Routed  7/50 Partitions, Violations =   7
Routed  8/50 Partitions, Violations =   7
Routed  9/50 Partitions, Violations =   7
Routed  10/50 Partitions, Violations =  7
Routed  11/50 Partitions, Violations =  7
Routed  12/50 Partitions, Violations =  7
Routed  13/50 Partitions, Violations =  7
Routed  14/50 Partitions, Violations =  7
Routed  15/50 Partitions, Violations =  7
Routed  16/50 Partitions, Violations =  7
Routed  17/50 Partitions, Violations =  7
Routed  18/50 Partitions, Violations =  7
Routed  19/50 Partitions, Violations =  7
Routed  20/50 Partitions, Violations =  7
Routed  21/50 Partitions, Violations =  7
Routed  22/50 Partitions, Violations =  7
Routed  23/50 Partitions, Violations =  7
Routed  24/50 Partitions, Violations =  7
Routed  25/50 Partitions, Violations =  7
Routed  26/50 Partitions, Violations =  7
Routed  27/50 Partitions, Violations =  7
Routed  28/50 Partitions, Violations =  7
Routed  29/50 Partitions, Violations =  7
Routed  30/50 Partitions, Violations =  7
Routed  31/50 Partitions, Violations =  7
Routed  32/50 Partitions, Violations =  7
Routed  33/50 Partitions, Violations =  7
Routed  34/50 Partitions, Violations =  7
Routed  35/50 Partitions, Violations =  7
Routed  36/50 Partitions, Violations =  7
Routed  37/50 Partitions, Violations =  7
Routed  38/50 Partitions, Violations =  7
Routed  39/50 Partitions, Violations =  7
Routed  40/50 Partitions, Violations =  7
Routed  41/50 Partitions, Violations =  7
Routed  42/50 Partitions, Violations =  7
Routed  43/50 Partitions, Violations =  7
Routed  44/50 Partitions, Violations =  7
Routed  45/50 Partitions, Violations =  7
Routed  46/50 Partitions, Violations =  7
Routed  47/50 Partitions, Violations =  7
Routed  48/50 Partitions, Violations =  5
Routed  49/50 Partitions, Violations =  4
Routed  50/50 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   200

        Short : 3

[Iter 10] Elapsed real time: 0:00:04 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 10] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Iter 10] Total (MB): Used   33  Alloctr   34  Proc 2160 

End DR iteration 10 with 50 parts

Start DR iteration 11: non-uniform partition
Routed  1/33 Partitions, Violations =   3
Routed  2/33 Partitions, Violations =   3
Routed  3/33 Partitions, Violations =   3
Routed  4/33 Partitions, Violations =   3
Routed  5/33 Partitions, Violations =   3
Routed  6/33 Partitions, Violations =   3
Routed  7/33 Partitions, Violations =   3
Routed  8/33 Partitions, Violations =   3
Routed  9/33 Partitions, Violations =   3
Routed  10/33 Partitions, Violations =  3
Routed  11/33 Partitions, Violations =  3
Routed  12/33 Partitions, Violations =  3
Routed  13/33 Partitions, Violations =  3
Routed  14/33 Partitions, Violations =  3
Routed  15/33 Partitions, Violations =  3
Routed  16/33 Partitions, Violations =  3
Routed  17/33 Partitions, Violations =  3
Routed  18/33 Partitions, Violations =  3
Routed  19/33 Partitions, Violations =  3
Routed  20/33 Partitions, Violations =  3
Routed  21/33 Partitions, Violations =  3
Routed  22/33 Partitions, Violations =  3
Routed  23/33 Partitions, Violations =  3
Routed  24/33 Partitions, Violations =  3
Routed  25/33 Partitions, Violations =  3
Routed  26/33 Partitions, Violations =  3
Routed  27/33 Partitions, Violations =  3
Routed  28/33 Partitions, Violations =  3
Routed  29/33 Partitions, Violations =  3
Routed  30/33 Partitions, Violations =  3
Routed  31/33 Partitions, Violations =  3
Routed  32/33 Partitions, Violations =  3
Routed  33/33 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   200

        Short : 3

[Iter 11] Elapsed real time: 0:00:05 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 11] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Iter 11] Total (MB): Used   33  Alloctr   34  Proc 2160 

End DR iteration 11 with 33 parts

Start DR iteration 12: non-uniform partition
Routed  1/27 Partitions, Violations =   3
Routed  2/27 Partitions, Violations =   3
Routed  3/27 Partitions, Violations =   3
Routed  4/27 Partitions, Violations =   3
Routed  5/27 Partitions, Violations =   3
Routed  6/27 Partitions, Violations =   3
Routed  7/27 Partitions, Violations =   3
Routed  8/27 Partitions, Violations =   3
Routed  9/27 Partitions, Violations =   3
Routed  10/27 Partitions, Violations =  3
Routed  11/27 Partitions, Violations =  3
Routed  12/27 Partitions, Violations =  3
Routed  13/27 Partitions, Violations =  3
Routed  14/27 Partitions, Violations =  3
Routed  15/27 Partitions, Violations =  3
Routed  16/27 Partitions, Violations =  3
Routed  17/27 Partitions, Violations =  3
Routed  18/27 Partitions, Violations =  3
Routed  19/27 Partitions, Violations =  3
Routed  20/27 Partitions, Violations =  3
Routed  21/27 Partitions, Violations =  3
Routed  22/27 Partitions, Violations =  3
Routed  23/27 Partitions, Violations =  3
Routed  24/27 Partitions, Violations =  3
Routed  25/27 Partitions, Violations =  3
Routed  26/27 Partitions, Violations =  3
Routed  27/27 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   200

        Short : 3

[Iter 12] Elapsed real time: 0:00:07 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 12] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Iter 12] Total (MB): Used   33  Alloctr   34  Proc 2160 

End DR iteration 12 with 27 parts

Start DR iteration 13: non-uniform partition
Routed  1/30 Partitions, Violations =   3
Routed  2/30 Partitions, Violations =   3
Routed  3/30 Partitions, Violations =   3
Routed  4/30 Partitions, Violations =   3
Routed  5/30 Partitions, Violations =   3
Routed  6/30 Partitions, Violations =   3
Routed  7/30 Partitions, Violations =   3
Routed  8/30 Partitions, Violations =   3
Routed  9/30 Partitions, Violations =   3
Routed  10/30 Partitions, Violations =  3
Routed  11/30 Partitions, Violations =  3
Routed  12/30 Partitions, Violations =  3
Routed  13/30 Partitions, Violations =  3
Routed  14/30 Partitions, Violations =  3
Routed  15/30 Partitions, Violations =  3
Routed  16/30 Partitions, Violations =  3
Routed  17/30 Partitions, Violations =  3
Routed  18/30 Partitions, Violations =  3
Routed  19/30 Partitions, Violations =  3
Routed  20/30 Partitions, Violations =  3
Routed  21/30 Partitions, Violations =  3
Routed  22/30 Partitions, Violations =  3
Routed  23/30 Partitions, Violations =  3
Routed  24/30 Partitions, Violations =  3
Routed  25/30 Partitions, Violations =  3
Routed  26/30 Partitions, Violations =  3
Routed  27/30 Partitions, Violations =  3
Routed  28/30 Partitions, Violations =  3
Routed  29/30 Partitions, Violations =  3
Routed  30/30 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   200

        Short : 3

[Iter 13] Elapsed real time: 0:00:09 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 13] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Iter 13] Total (MB): Used   33  Alloctr   34  Proc 2160 

End DR iteration 13 with 30 parts

Start DR iteration 14: non-uniform partition
Routed  1/31 Partitions, Violations =   3
Routed  2/31 Partitions, Violations =   3
Routed  3/31 Partitions, Violations =   3
Routed  4/31 Partitions, Violations =   3
Routed  5/31 Partitions, Violations =   3
Routed  6/31 Partitions, Violations =   3
Routed  7/31 Partitions, Violations =   3
Routed  8/31 Partitions, Violations =   3
Routed  9/31 Partitions, Violations =   3
Routed  10/31 Partitions, Violations =  3
Routed  11/31 Partitions, Violations =  3
Routed  12/31 Partitions, Violations =  3
Routed  13/31 Partitions, Violations =  3
Routed  14/31 Partitions, Violations =  3
Routed  15/31 Partitions, Violations =  3
Routed  16/31 Partitions, Violations =  3
Routed  17/31 Partitions, Violations =  3
Routed  18/31 Partitions, Violations =  3
Routed  19/31 Partitions, Violations =  3
Routed  20/31 Partitions, Violations =  3
Routed  21/31 Partitions, Violations =  3
Routed  22/31 Partitions, Violations =  3
Routed  23/31 Partitions, Violations =  3
Routed  24/31 Partitions, Violations =  3
Routed  25/31 Partitions, Violations =  3
Routed  26/31 Partitions, Violations =  3
Routed  27/31 Partitions, Violations =  3
Routed  28/31 Partitions, Violations =  3
Routed  29/31 Partitions, Violations =  3
Routed  30/31 Partitions, Violations =  3
Routed  31/31 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   200

        Short : 3

[Iter 14] Elapsed real time: 0:00:11 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 14] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Iter 14] Total (MB): Used   33  Alloctr   34  Proc 2160 

End DR iteration 14 with 31 parts

Start DR iteration 15: non-uniform partition
Routed  1/31 Partitions, Violations =   3
Routed  2/31 Partitions, Violations =   3
Routed  3/31 Partitions, Violations =   3
Routed  4/31 Partitions, Violations =   3
Routed  5/31 Partitions, Violations =   3
Routed  6/31 Partitions, Violations =   3
Routed  7/31 Partitions, Violations =   3
Routed  8/31 Partitions, Violations =   3
Routed  9/31 Partitions, Violations =   3
Routed  10/31 Partitions, Violations =  3
Routed  11/31 Partitions, Violations =  3
Routed  12/31 Partitions, Violations =  3
Routed  13/31 Partitions, Violations =  3
Routed  14/31 Partitions, Violations =  3
Routed  15/31 Partitions, Violations =  3
Routed  16/31 Partitions, Violations =  3
Routed  17/31 Partitions, Violations =  3
Routed  18/31 Partitions, Violations =  3
Routed  19/31 Partitions, Violations =  3
Routed  20/31 Partitions, Violations =  3
Routed  21/31 Partitions, Violations =  3
Routed  22/31 Partitions, Violations =  3
Routed  23/31 Partitions, Violations =  3
Routed  24/31 Partitions, Violations =  3
Routed  25/31 Partitions, Violations =  3
Routed  26/31 Partitions, Violations =  3
Routed  27/31 Partitions, Violations =  3
Routed  28/31 Partitions, Violations =  3
Routed  29/31 Partitions, Violations =  3
Routed  30/31 Partitions, Violations =  3
Routed  31/31 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   200

        Short : 3

[Iter 15] Elapsed real time: 0:00:13 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 15] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Iter 15] Total (MB): Used   33  Alloctr   34  Proc 2160 

End DR iteration 15 with 31 parts

        @@@@ Total nets not meeting constraints =       100

Stop DR since not converging

[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used   20  Alloctr   19  Proc    0 
[DR] Total (MB): Used   24  Alloctr   25  Proc 2160 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used   20  Alloctr   19  Proc    0 
[DR: Done] Total (MB): Used   24  Alloctr   25  Proc 2160 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 1 violations and 200 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1



Total Wire Length =                    1425173 micron
Total Number of Contacts =             29828
Total Number of Wires =                46557
Total Number of PtConns =              6
Total Number of Routed Wires =       46557
Total Routed Wire Length =           1425171 micron
Total Number of Routed Contacts =       29828
        Layer    metal1 :     207793 micron
        Layer    metal2 :     696759 micron
        Layer    metal3 :     520621 micron
        Via   M3_M2_via :      25618
        Via   M2_M1_via :       4210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 29828 vias)
 
    Layer via        =  0.00% (0      / 4210    vias)
        Un-optimized = 100.00% (4210    vias)
    Layer via2       =  0.00% (0      / 25618   vias)
        Un-optimized = 100.00% (25618   vias)
 
  Total double via conversion rate    =  0.00% (0 / 29828 vias)
 
    Layer via        =  0.00% (0      / 4210    vias)
    Layer via2       =  0.00% (0      / 25618   vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 29828 vias)
 
    Layer via        =  0.00% (0      / 4210    vias)
        Un-optimized = 100.00% (4210    vias)
    Layer via2       =  0.00% (0      / 25618   vias)
        Un-optimized = 100.00% (25618   vias)
 

Total number of nets = 6766
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = 200
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
icc_shell> verify_zrt_route -antenna true
Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Found antenna rule mode 1, diode mode 0:
        metal ratio 1000, cut ratio 0,metal gate diffusion length based ratio 0 cut gate length based ratio 0   metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)


Start checking for open nets ... 

Total number of nets = 6766, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6766 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   24  Alloctr   25  Proc 2160 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-default_gate_size                                      :        1.800000            
-default_port_external_gate_size                        :        1.800000            

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 0
      Metal lay (metal1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (via)1; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (metal2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (via2)2; maxRatio 2147483647.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (metal3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    3
Checked 5/9 Partitions, Violations =    3
Checked 6/9 Partitions, Violations =    3
Checked 7/9 Partitions, Violations =    3
Checked 8/9 Partitions, Violations =    3
Checked 9/9 Partitions, Violations =    3
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   33  Alloctr   34  Proc 2160 
Start net based rule analysis
Antenna DRC for frozen net dout_low[2]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[2]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[2]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[2]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[2]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[2]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[1]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[1]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[1]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net zero[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port zero[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_zero[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net error[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port error[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_error[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[17]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[17]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[17]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[16]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[16]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[16]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[15]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[15]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[15]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[14]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[14]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[14]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[13]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[13]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[13]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[12]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[12]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[12]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[11]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[11]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[11]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[10]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[10]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[10]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[9]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[9]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[9]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[8]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[8]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[8]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[7]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[7]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[7]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[6]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[6]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[6]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[5]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[5]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[5]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[4]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[4]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[4]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[3]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[3]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[3]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[2]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[2]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[2]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[1]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[1]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[1]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[1]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[1]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[1]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_low[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_low[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_low[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[17]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[17]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[17]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[16]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[16]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[16]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[15]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[15]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[15]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[14]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[14]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[14]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[13]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[13]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[13]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[12]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[12]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[12]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[11]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[11]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[11]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[10]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[10]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[10]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[9]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[9]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[9]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[8]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[8]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[8]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[7]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[7]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[7]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[6]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[6]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[6]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[5]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[5]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[5]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[4]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[4]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[4]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net dout_high[3]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port dout_high[3]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_dout_high[3]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[4]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[4]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[4]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[3]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[3]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[3]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[2]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[2]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[2]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[1]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[1]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[1]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[17]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[17]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[17]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[16]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[16]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[16]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[15]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[15]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[15]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[14]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[14]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[14]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[13]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[13]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[13]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[12]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[12]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[12]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[11]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[11]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[11]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[10]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[10]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[10]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[9]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[9]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[9]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[8]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[8]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[8]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[7]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[7]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[7]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[6]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[6]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[6]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[5]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[5]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[5]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[4]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[4]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[4]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_3[3]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_3[3]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_3[3]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[6]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[6]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[6]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[5]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[5]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[5]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[4]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[4]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[4]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[3]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[3]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[3]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[2]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[2]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[2]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[1]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[1]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[1]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[17]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[17]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[17]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[16]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[16]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[16]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[15]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[15]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[15]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[14]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[14]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[14]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[13]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[13]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[13]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[12]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[12]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[12]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[11]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[11]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[11]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[10]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[10]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[10]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[9]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[9]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[9]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[8]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[8]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[8]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[7]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[7]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[7]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[6]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[6]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[6]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_2[5]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_2[5]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_2[5]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net clk[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port clk[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_clk[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net rst[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port rst[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_rst[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net cmdin[5]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port cmdin[5]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_cmdin[5]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net cmdin[4]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port cmdin[4]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_cmdin[4]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net cmdin[3]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port cmdin[3]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_cmdin[3]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net cmdin[2]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port cmdin[2]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_cmdin[2]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net cmdin[1]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port cmdin[1]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_cmdin[1]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net cmdin[0]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port cmdin[0]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_cmdin[0]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[17]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[17]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[17]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[16]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[16]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[16]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[15]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[15]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[15]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[14]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[14]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[14]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[13]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[13]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[13]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[12]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[12]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[12]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[11]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[11]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[11]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[10]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[10]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[10]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[9]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[9]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[9]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[8]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[8]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[8]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Antenna DRC for frozen net din_1[7]_pad; Net top lay metal3
        ICell (No name, probably top cell); master port din_1[7]
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
        ICell u_din_1[7]_pad; master port pad
                Antenna/diode mode 1/0; wlay metal3; gArea 3.59999990; allowed ratio/ratio 1000.00000000/2880.00000000
Found 200 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   33  Alloctr   34  Proc 2160 
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1


Total Wire Length =                    1425173 micron
Total Number of Contacts =             29828
Total Number of Wires =                46557
Total Number of PtConns =              6
Total Number of Routed Wires =       46557
Total Routed Wire Length =           1425171 micron
Total Number of Routed Contacts =       29828
        Layer    metal1 :     207793 micron
        Layer    metal2 :     696759 micron
        Layer    metal3 :     520621 micron
        Via   M3_M2_via :      25618
        Via   M2_M1_via :       4210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 29828 vias)
 
    Layer via        =  0.00% (0      / 4210    vias)
        Un-optimized = 100.00% (4210    vias)
    Layer via2       =  0.00% (0      / 25618   vias)
        Un-optimized = 100.00% (25618   vias)
 
  Total double via conversion rate    =  0.00% (0 / 29828 vias)
 
    Layer via        =  0.00% (0      / 4210    vias)
    Layer via2       =  0.00% (0      / 25618   vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 29828 vias)
 
    Layer via        =  0.00% (0      / 4210    vias)
        Un-optimized = 100.00% (4210    vias)
    Layer via2       =  0.00% (0      / 25618   vias)
        Un-optimized = 100.00% (25618   vias)
 


Verify Summary:

Total number of nets = 6766, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = 200
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> insert_metal_filler  -fill_poly -bounding_box { { 260 260 } { 3460 2626 } }  -out self  -timing_driven  -to_metal 3
 Rect 0, {{260000 260000} {3460000 2626000}}
Running router and timer in the same process.
INFO: ITF layer "poly2" will not be mapped to the database
INFO: ITF layer "OD" will not be mapped to the database
INFO: CapModel (/home/eamta7/EAMTA_2019/synopsys/pnr/work/MW_TOP_LIB/lib_2) is attached
INFO: ResModel2.2 (/home/eamta7/EAMTA_2019/synopsys/pnr/work/MW_TOP_LIB/lib_2) is attached
INFO: ITF_Combo (/home/eamta7/EAMTA_2019/synopsys/pnr/work/MW_TOP_LIB/lib_3) is attached
ITF to TLU+ conversion successful !
Warning: layerNumber 0 does not exist or is out of range. (MWLIBP-311)
Warning: layerNumber 0 does not exist or is out of range. (MWLIBP-311)
#### Writing to self ####
delete 0 rectangles
delete 0 contacts
delete 0 contact arrays
purge existing fill-track objects successfully
********* router params **********
** Layer Extra Cost:
  layerExtraCostByRC : 0
  (polyCont,via1, .. ,via14)ExtraCost :  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  (poly,m1, .. ,m15)ExtraCost :  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
** Design Rule
  diagonalDRC : 1
  diagonalMinWidth : 1
  ignoreNotchDRC : 1
  ignoreFrozenNetDRC : 0
  fillNotch : 1
  blockageAsFatWire : 1
  stdCellBlockageAsThin : 0
  wideMacroPinAsFatWire : 0
  checkMergedFatWire : 2
  checkTopPinMinArea : 1
  checkCellPinMinArea : 0
  minAreaMode2WaivingMode : 0
  hardMinLayerConx : 0
  viaOverMaxLayer : 1
  hardMaxLayerConx : 2
  wrongWayNoVia : 0
  rotateLineViaArray : -1
  lineViaFollowPrefDir : 0
  noOffsetFatVia : 0
** Routing Rule/Cost
  accessPolyPin : 1
  polyWireCost : 0
  m1WireCost : 1
  m2WireCost : 1
  offGridCost : 1
  wrongWayExtraCost : 0
  limitPolyLength : 0
  limitM1Length : 0
  limitM2Length : 0
  limitM3Length : 0
  limitM4Length : 0
  ignoreViaRegion : 0
  timingSpace : 0
  lessMinAreaStackCost : 0
  defaultWidthForStub : 0
  layerLengthLimit : -1
  ignoreTopBndy : 0
  macroPinCenterConn : 0
  portSingleConn : 0
  dontShortDiffEEQ : 0
  doProbeConx : 0
  adjustLineViaArray : 0
  noOffGridRouting : 0
  shiftVarWidthWire : 0
  avoidWireOverlap : 0
  dontMakePinFat : 0
  dontRotateVia : 0
  maxTieOffDistance : 10
  readMetalBlockageLayer : 0
** Charge-Collecting Antenna
  doAntennaConx : 0
** Routing Flow
  rerunDRC : 0
  resetWidth : 0
  checkVarWidth : 1
  timeLimit : -1
  autoSaveInterval : 120
  reportLimit : 200
  resetMinMaxLayer : 0
  connBrokenNet : 1
  connTieOff : 1
  useDanglingWire : 0
  rerouteUserWire : 0
  trimUserAntenna : 0
  lowSkewClkRoute : 1
** VarRouteRule/Tapering
  feedThruPinTaper : 0
  wideWireToInputPin : 0
  wideWireToOutputPin : 0
  wideWireToMacroPin : 0
  wideWireToPadPin : -1
  wideWireToTopPin : -1
  wideWireWidthAsMin : 0
  ignoreVarSpacingToPG : 0
  varSpacingToSameNet : 0
  fatSpacingToSameNet : 1
  alwaysExtendWideWire : 0
  pinTaperMode : 1
  pinTaperLengthLimit : 10
** Special Mode
  maxOffGridTrack : 0
  fixMinEdgeLengthByFilling : 0
  ultraWideWireMode : 0
********* router params **********
Using [2] Fat Contact Table for via

Using [2] Fat Contact Table for via2

Select via(M3_M2_via) as the default for layer(via2)

	Alternate via(viagen32) for layer(via2)
	Alternate via(M3_M2) for layer(via2)
Select via(M2_M1_via) as the default for layer(via)

	Alternate via(viagen21) for layer(via)
	Alternate via(M2_M1) for layer(via)
Select via(RVC0) as the default for layer(cc)

[M3_M2_via] and [M2_M1_via] stacking is allowed

[M2_M1_via] and [M3_M2_via] stacking is allowed

[M2_M1_via] and [RVC0] stacking is allowed

[RVC0] and [M2_M1_via] stacking is allowed

Reading spacing rules from lib properties (create_lib_property)

Reading wire end grids from technolgy file

Reading jog to jog spacing from technology file
Using TLU+ Cap

Found the TLU-Plus attach file: /home/eamta7/EAMTA_2019/synopsys/pnr/work/MW_TOP_LIB/lib_2
GROUND Net (gnd!)
POWER Net (vdd!)
**** WARNING:Ignore 2 top-cell ports with no pins!


Found the TLU-Plus attach file: /home/eamta7/EAMTA_2019/synopsys/pnr/work/MW_TOP_LIB/lib_2
INFO: Using TLU+ CapModel
EKL: Info: itf2TLU version 3.0 is detected.
Reading reference libraries ...
cell FILL8 does not have model or timing view
cell FILL4 does not have model or timing view
cell FILL2 does not have model or timing view
cell FILL does not have model or timing view
cell Pad_Corner_New does not have model or timing view
cell pad_vdd does not have model or timing view
cell pad_gnd does not have model or timing view
Found the TLU-Plus attach file: /home/eamta7/EAMTA_2019/synopsys/pnr/work/MW_TOP_LIB/lib_2
VR: Init Virtual Routing - Level 1

User sets the extraction mode as Auto.
AUTO mode specified ... scanning ... 6664/6764 nets are routed
REAL_RC used
EK sets the extraction mode as Real_RC.
Set parasitic source to be from LPE
INFO: Using TLU+ ResModel2
EK: max metal layer: 3
Found the TLU-Plus attach file: /home/eamta7/EAMTA_2019/synopsys/pnr/work/MW_TOP_LIB/lib_2
INFO: Using TLU+ CapModel
EKL: Info: itf2TLU version 3.0 is detected.
[             Init] CPU = 0:00:00, Elapsed = 0:00:00

[             Init] Peak Memory =    517M Data =     12M

release 0 cache blocks
Force POLY routing
Set [poly] prefDir to V

# Masters = 40 , # Instances = 11236 , # Nets = 6766

# Routing Layers = 4 , Maximum Pitch = 3000 [X:2400, Y:3000]m(2400,3000)
Max. FatWireThreshold = 120259
  wire Layer[0] = poly (V,0,0)
  cut  Layer[1] = cc
  wire Layer[1] = metal1 (H,1,1)
  cut  Layer[2] = via
  wire Layer[2] = metal2 (V,1,1)
  cut  Layer[3] = via2
  wire Layer[3] = metal3 (H,1,0)
GRC-Dim: (30000,30000)
**** ERROR:illegal fatContact (0) for [via]


**** ERROR:illegal fatContact (0) for [via2]


**** ERROR:default fatVia

**** WARNING:Layer (poly) pitch (1.500) may be TOO SMALL.
        minimum required value: wire/via-down(1.500) wire/via-up(1.650)


Layer (metal1) pitch (3.000) : wire-via(1.950) via-via(2.100)
Layer (metal2) pitch (2.400) : wire-via(1.950) via-via(2.100)
Layer (metal3) pitch (3.000) : wire-via(2.550) via-via(2.700)
Via on layer (cc) needs more than 1 tracks
out-to-out delay table on (pad_bidirhe,DataInB)
out-to-out delay table on (pad_bidirhe,DataIn)
4 cells out of bound
1 pad-cells out of bound
Do poly-fill

Working area :  (260.000, 260.000 ... 3002.400, 2626.000) 

LPE SBox (1 of 49) [0,0..480,480]
LPE SBox (2 of 49) [0,480..480,960]
  LPE        2/49 SBoxes

LPE SBox (3 of 49) [0,960..480,1440]
LPE SBox (4 of 49) [0,1440..480,1920]
  LPE        4/49 SBoxes

LPE SBox (5 of 49) [0,1920..480,2400]
LPE SBox (6 of 49) [0,2400..480,2880]
  LPE        6/49 SBoxes

LPE SBox (7 of 49) [0,2880..480,3049]
LPE SBox (8 of 49) [480,0..960,480]
  LPE        8/49 SBoxes

LPE SBox (9 of 49) [480,480..960,960]
LPE SBox (10 of 49) [480,960..960,1440]
  LPE       10/49 SBoxes

LPE SBox (11 of 49) [480,1440..960,1920]
LPE SBox (12 of 49) [480,1920..960,2400]
  LPE       12/49 SBoxes

LPE SBox (13 of 49) [480,2400..960,2880]
LPE SBox (14 of 49) [480,2880..960,3049]
  LPE       14/49 SBoxes

LPE SBox (15 of 49) [960,0..1440,480]
LPE SBox (16 of 49) [960,480..1440,960]
  LPE       16/49 SBoxes

LPE SBox (17 of 49) [960,960..1440,1440]
LPE SBox (18 of 49) [960,1440..1440,1920]
  LPE       18/49 SBoxes

LPE SBox (19 of 49) [960,1920..1440,2400]
LPE SBox (20 of 49) [960,2400..1440,2880]
  LPE       20/49 SBoxes

LPE SBox (21 of 49) [960,2880..1440,3049]
LPE SBox (22 of 49) [1440,0..1920,480]
  LPE       22/49 SBoxes

LPE SBox (23 of 49) [1440,480..1920,960]
LPE SBox (24 of 49) [1440,960..1920,1440]
  LPE       24/49 SBoxes

LPE SBox (25 of 49) [1440,1440..1920,1920]
LPE SBox (26 of 49) [1440,1920..1920,2400]
  LPE       26/49 SBoxes

LPE SBox (27 of 49) [1440,2400..1920,2880]
LPE SBox (28 of 49) [1440,2880..1920,3049]
  LPE       28/49 SBoxes

LPE SBox (29 of 49) [1920,0..2400,480]
LPE SBox (30 of 49) [1920,480..2400,960]
  LPE       30/49 SBoxes

LPE SBox (31 of 49) [1920,960..2400,1440]
LPE SBox (32 of 49) [1920,1440..2400,1920]
  LPE       32/49 SBoxes

LPE SBox (33 of 49) [1920,1920..2400,2400]
LPE SBox (34 of 49) [1920,2400..2400,2880]
  LPE       34/49 SBoxes

LPE SBox (35 of 49) [1920,2880..2400,3049]
LPE SBox (36 of 49) [2400,0..2880,480]
  LPE       36/49 SBoxes

LPE SBox (37 of 49) [2400,480..2880,960]
LPE SBox (38 of 49) [2400,960..2880,1440]
  LPE       38/49 SBoxes

LPE SBox (39 of 49) [2400,1440..2880,1920]
LPE SBox (40 of 49) [2400,1920..2880,2400]
  LPE       40/49 SBoxes

LPE SBox (41 of 49) [2400,2400..2880,2880]
LPE SBox (42 of 49) [2400,2880..2880,3049]
  LPE       42/49 SBoxes

LPE SBox (43 of 49) [2880,0..3079,480]
LPE SBox (44 of 49) [2880,480..3079,960]
  LPE       44/49 SBoxes

LPE SBox (45 of 49) [2880,960..3079,1440]
LPE SBox (46 of 49) [2880,1440..3079,1920]
  LPE       46/49 SBoxes

LPE SBox (47 of 49) [2880,1920..3079,2400]
LPE SBox (48 of 49) [2880,2400..3079,2880]
  LPE       48/49 SBoxes

LPE SBox (49 of 49) [2880,2880..3079,3049]
[                 LPE] CPU = 0:00:00, Elapsed = 0:00:00

[                 LPE] Peak Memory =    517M Data =     16M

RC-opCond : Nom
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/UTAH_V1P1. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/ICG. (PSYN-878)
Information: linking reference library : /home/eamta7/EAMTA_2019/synopsys/pnr/MW/IO. (PSYN-878)
Information: Loading local_link_library attribute {c5n_utah_std_v5_t27.db, icg4utah.db, UofU_Digital_v1_2.db}. (MWDC-290)

  Linking design 'top_WIDTH18'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               top_post_floorplan.CEL, etc
  c5n_utah_std_v5_t27 (library)
                              /home/eamta7/EAMTA_2019/synopsys/pnr/logic/c5n_utah_std_v5_t27.db
  icg4utah (library)          /home/eamta7/EAMTA_2019/synopsys/pnr/logic/icg4utah.db
  UofU_Digital_v1_2 (library) /home/eamta7/EAMTA_2019/synopsys/pnr/logic/UofU_Digital_v1_2.db
  dw_foundation.sldb (library)
                              /usr/synopsys/icc/M-2016.12-SP5-5/libraries/syn/dw_foundation.sldb
  io (library)                /home/eamta7/EAMTA_2019/synopsys/pnr/logic/io.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (300000 300000) (2702400 2664000) is different from CEL Core Area (300000 300000) (2702400 2673000).
Floorplan loading succeeded.
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 27/27/27. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.7e-05 2.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Horizontal Res : 6.1e-05 6.1e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 9.4e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 10 times during delay calculation. (RCCALC-014)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
@@ Max Trans. delay Violation = 2 nets


  Processed      100/143 SBoxes

Check and fix timing violations .... 

LPE SBox (1 of 49) [0,0..480,480]
LPE SBox (2 of 49) [0,480..480,960]
  LPE        2/49 SBoxes

LPE SBox (3 of 49) [0,960..480,1440]
LPE SBox (4 of 49) [0,1440..480,1920]
  LPE        4/49 SBoxes

LPE SBox (5 of 49) [0,1920..480,2400]
LPE SBox (6 of 49) [0,2400..480,2880]
  LPE        6/49 SBoxes

LPE SBox (7 of 49) [0,2880..480,3049]
LPE SBox (8 of 49) [480,0..960,480]
  LPE        8/49 SBoxes

LPE SBox (9 of 49) [480,480..960,960]
LPE SBox (10 of 49) [480,960..960,1440]
  LPE       10/49 SBoxes

LPE SBox (11 of 49) [480,1440..960,1920]
LPE SBox (12 of 49) [480,1920..960,2400]
  LPE       12/49 SBoxes

LPE SBox (13 of 49) [480,2400..960,2880]
LPE SBox (14 of 49) [480,2880..960,3049]
  LPE       14/49 SBoxes

LPE SBox (15 of 49) [960,0..1440,480]
LPE SBox (16 of 49) [960,480..1440,960]
  LPE       16/49 SBoxes

LPE SBox (17 of 49) [960,960..1440,1440]
LPE SBox (18 of 49) [960,1440..1440,1920]
  LPE       18/49 SBoxes

LPE SBox (19 of 49) [960,1920..1440,2400]
LPE SBox (20 of 49) [960,2400..1440,2880]
  LPE       20/49 SBoxes

LPE SBox (21 of 49) [960,2880..1440,3049]
LPE SBox (22 of 49) [1440,0..1920,480]
  LPE       22/49 SBoxes

LPE SBox (23 of 49) [1440,480..1920,960]
LPE SBox (24 of 49) [1440,960..1920,1440]
  LPE       24/49 SBoxes

LPE SBox (25 of 49) [1440,1440..1920,1920]
LPE SBox (26 of 49) [1440,1920..1920,2400]
  LPE       26/49 SBoxes

LPE SBox (27 of 49) [1440,2400..1920,2880]
LPE SBox (28 of 49) [1440,2880..1920,3049]
  LPE       28/49 SBoxes

LPE SBox (29 of 49) [1920,0..2400,480]
LPE SBox (30 of 49) [1920,480..2400,960]
  LPE       30/49 SBoxes

LPE SBox (31 of 49) [1920,960..2400,1440]
LPE SBox (32 of 49) [1920,1440..2400,1920]
  LPE       32/49 SBoxes

LPE SBox (33 of 49) [1920,1920..2400,2400]
LPE SBox (34 of 49) [1920,2400..2400,2880]
  LPE       34/49 SBoxes

LPE SBox (35 of 49) [1920,2880..2400,3049]
LPE SBox (36 of 49) [2400,0..2880,480]
  LPE       36/49 SBoxes

LPE SBox (37 of 49) [2400,480..2880,960]
LPE SBox (38 of 49) [2400,960..2880,1440]
  LPE       38/49 SBoxes

LPE SBox (39 of 49) [2400,1440..2880,1920]
LPE SBox (40 of 49) [2400,1920..2880,2400]
  LPE       40/49 SBoxes

LPE SBox (41 of 49) [2400,2400..2880,2880]
LPE SBox (42 of 49) [2400,2880..2880,3049]
  LPE       42/49 SBoxes

LPE SBox (43 of 49) [2880,0..3079,480]
LPE SBox (44 of 49) [2880,480..3079,960]
  LPE       44/49 SBoxes

LPE SBox (45 of 49) [2880,960..3079,1440]
LPE SBox (46 of 49) [2880,1440..3079,1920]
  LPE       46/49 SBoxes

LPE SBox (47 of 49) [2880,1920..3079,2400]
LPE SBox (48 of 49) [2880,2400..3079,2880]
  LPE       48/49 SBoxes

LPE SBox (49 of 49) [2880,2880..3079,3049]
[                 LPE] CPU = 0:00:07, Elapsed = 0:00:07

[                 LPE] Peak Memory =    517M Data =     66M

RC-opCond : Nom

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'rst[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'cmdin[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_1[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_2[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'din_3[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_low[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[17]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[16]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[15]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[14]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[13]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[12]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[11]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[10]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[9]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[8]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[7]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[6]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[5]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[4]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[3]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[2]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[1]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'dout_high[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'zero[0]_pad' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'error[0]_pad' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 27/27/27. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.7e-05 2.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Horizontal Res : 6.1e-05 6.1e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 9.4e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_cmdin[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_rst[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_clk[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_3[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_2[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_din_1[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[13]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[14]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[15]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[16]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_low[17]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_error[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_zero[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[0]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[1]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[2]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[3]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[4]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[5]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[6]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[7]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[8]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[9]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[10]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[11]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Warning: Cell 'u_dout_high[12]_pad' is being marked as "dont_touch" because it has 
        a fixed_placement attribute. (PSYN-040)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk[0]' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 10 times during delay calculation. (RCCALC-014)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
@@ Max Trans. delay Violation = 2 nets


Check and fix metal density .... 




Warning: Over  max gradient density [1] [metal2](2759.00, 260.00 .. 3002.40, 759.80)
Warning: Over  max gradient density [4] [metal2](2759.00, 509.90 .. 3002.40, 1009.70)
Warning: Over  max gradient density [3] [metal2](2759.00, 759.80 .. 3002.40, 1259.60)
Warning: Over  max gradient density [4] [metal2](2759.00, 1009.70 .. 3002.40, 1509.50)
Warning: Over  max gradient density [4] [metal2](2759.00, 1259.60 .. 3002.40, 1759.40)
Warning: Over  max gradient density [4] [metal2](2759.00, 1509.50 .. 3002.40, 2009.30)
Warning: Over  max gradient density [4] [metal2](2759.00, 1759.40 .. 3002.40, 2259.20)
Warning: Over  max gradient density [4] [metal2](2759.00, 2009.30 .. 3002.40, 2509.10)
Warning: Over  max gradient density [4] [metal2](2759.00, 2259.20 .. 3002.40, 2626.00)
Warning: Over  max gradient density [5] [metal2](2759.00, 2509.10 .. 3002.40, 2626.00)
Info: Number of max density violations for layer metal2 : 10
Warning: Over  max gradient density [5] [metal3](2759.00, 509.90 .. 3002.40, 1009.70)
Warning: Under min Density [0] [metal3](2259.20, 759.80 .. 2759.00, 1259.60)
Warning: Over  max gradient density [2] [metal3](2759.00, 759.80 .. 3002.40, 1259.60)
Warning: Over  max gradient density [5] [metal3](2759.00, 1009.70 .. 3002.40, 1509.50)
Warning: Over  max gradient density [5] [metal3](2759.00, 1259.60 .. 3002.40, 1759.40)
Warning: Over  max gradient density [3] [metal3](2759.00, 1509.50 .. 3002.40, 2009.30)
Warning: Under min Density [0] [metal3](2259.20, 1759.40 .. 2759.00, 2259.20)
Warning: Over  max gradient density [5] [metal3](2759.00, 1759.40 .. 3002.40, 2259.20)
Warning: Over  max gradient density [3] [metal3](2759.00, 2009.30 .. 3002.40, 2509.10)
Warning: Over  max gradient density [3] [metal3](2759.00, 2259.20 .. 3002.40, 2626.00)
Warning: Over  max gradient density [6] [metal3](2759.00, 2509.10 .. 3002.40, 2626.00)
Info: Number of min density violations for layer metal3 : 2
Info: Number of max density violations for layer metal3 : 9
[          Fill Track] CPU = 0:00:10, Elapsed = 0:00:10

[          Fill Track] Peak Memory =    517M Data =     66M

Updating the database ...

updated 0 nets

[           UPDATE DB] CPU = 0:00:10, Elapsed = 0:00:10

[           UPDATE DB] Peak Memory =    517M Data =     66M

Updating the database ...

Created 108789 rectangles, 0 contacts

[           UPDATE DB] CPU = 0:00:10, Elapsed = 0:00:10

[           UPDATE DB] Peak Memory =    517M Data =     66M

Information: RC extraction has been freed. (PSYN-503)
Metal fill finished successfully.
1
icc_shell> set_parameter -name wellFillerAlignWithCell -value 1 -module apl
1
icc_shell> insert_well_filler -layer NWELL -ignore_PRboundary
********** Well Filler (IntraRow) ***********
INFO: maximum spacing = 1000.00
      any gap larger than that spacing will NOT be filled
3855 well rectangle created
Successful.
************** End of Well Filler ***********
icc_shell> save_mw_cel -as Top_postFinish
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (300000 300000) (2702400 2664000) is different from CEL Core Area (300000 300000) (2702400 2673000).
Floorplan loading succeeded.
Information: Saved design named Top_postFinish. (UIG-5)
1
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {253.050 259.800} -scale 1.9571
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-13.050 11.250} -scale 7.8286
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {3002.850 11.250} -scale 1.9571
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {3002.850 -0.450} -scale 1.9571
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {2791.500 -25.800} -scale 1.9571
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {2834.550 -2.400} -scale 1.9571
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {3016.500 -8.250} -scale 1.9571
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc_shell> verify_lvs
Create error cell top_post_floorplan_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : OUTPUT PortInst u_error[0]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_error[0]_pad DataIn doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[4]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[4]_pad DataIn doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[2]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[2]_pad DataIn doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[8]_pad DataIn doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[8]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[6]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[6]_pad DataIn doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[12]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[12]_pad DataIn doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[10]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[10]_pad DataIn doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[16]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[16]_pad DataIn doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[14]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_high[14]_pad DataIn doesn't connect to any net.

ERROR : OUTPUT PortInst u_dout_low[0]_pad DataInB doesn't connect to any net.

ERROR : OUTPUT PortInst u_din_3[0]_pad DataInB doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
ERROR : There are 2 nets short together.
        n8116 (205576).
        vdd! (149031).

** Total SHORT Nets are 1.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
icc_shell> verify_pg_net
Create error cell top_post_floorplan.err ...
Using [2 x 2] Fat Wire Table for via
Using [2 x 2] Fat Wire Table for via2
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

5 pad-cells out of bound
Checking [vdd!]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [gnd!]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
icc_shell> verify_drc
Error: unknown command 'verify_drc' (CMD-005)
icc_shell> save_mw_cel
Information: Saved design named top_post_floorplan. (UIG-5)
1
icc_shell> signoff_drc -show_stream_error_environment false -run_dir {/home/eamta7/EAMTA_2019/synopsys/pnr/work/signoff_drc_run/}
Error: The ICV environment variable has not been specified. (RT-022)
Error: Failed in executing ICV. (RT-050)
Error: Due to Milkyway schema 8.1 change, ICV verison 2013.12-SP2-1 or newer is required for the tool to work correctly  (RT-119)
0
icc_shell> 