Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May 31 12:48:04 2023
| Host         : Melchior-1 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.044        0.000                      0                  203        0.136        0.000                      0                  203        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.044        0.000                      0                  203        0.136        0.000                      0                  203        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 4.114ns (59.143%)  route 2.842ns (40.857%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  transiver/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    transiver/delay_counter_reg[20]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  transiver/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.934    transiver/delay_counter_reg[24]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.268 r  transiver/delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.268    transiver/delay_counter_reg[28]_i_1_n_6
    SLICE_X3Y108         FDCE                                         r  transiver/delay_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.588    15.010    transiver/CLK
    SLICE_X3Y108         FDCE                                         r  transiver/delay_counter_reg[29]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    transiver/delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -12.268    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 4.093ns (59.019%)  route 2.842ns (40.980%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  transiver/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    transiver/delay_counter_reg[20]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  transiver/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.934    transiver/delay_counter_reg[24]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.247 r  transiver/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.247    transiver/delay_counter_reg[28]_i_1_n_4
    SLICE_X3Y108         FDCE                                         r  transiver/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.588    15.010    transiver/CLK
    SLICE_X3Y108         FDCE                                         r  transiver/delay_counter_reg[31]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    transiver/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 4.019ns (58.577%)  route 2.842ns (41.422%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  transiver/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    transiver/delay_counter_reg[20]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  transiver/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.934    transiver/delay_counter_reg[24]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.173 r  transiver/delay_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.173    transiver/delay_counter_reg[28]_i_1_n_5
    SLICE_X3Y108         FDCE                                         r  transiver/delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.588    15.010    transiver/CLK
    SLICE_X3Y108         FDCE                                         r  transiver/delay_counter_reg[30]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    transiver/delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 4.003ns (58.481%)  route 2.842ns (41.519%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  transiver/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    transiver/delay_counter_reg[20]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  transiver/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.934    transiver/delay_counter_reg[24]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.157 r  transiver/delay_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.157    transiver/delay_counter_reg[28]_i_1_n_7
    SLICE_X3Y108         FDCE                                         r  transiver/delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.588    15.010    transiver/CLK
    SLICE_X3Y108         FDCE                                         r  transiver/delay_counter_reg[28]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.062    15.312    transiver/delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 4.000ns (58.462%)  route 2.842ns (41.537%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  transiver/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    transiver/delay_counter_reg[20]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.154 r  transiver/delay_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.154    transiver/delay_counter_reg[24]_i_1_n_6
    SLICE_X3Y107         FDCE                                         r  transiver/delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.588    15.010    transiver/CLK
    SLICE_X3Y107         FDCE                                         r  transiver/delay_counter_reg[25]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    transiver/delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 3.979ns (58.335%)  route 2.842ns (41.665%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  transiver/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    transiver/delay_counter_reg[20]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  transiver/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.133    transiver/delay_counter_reg[24]_i_1_n_4
    SLICE_X3Y107         FDCE                                         r  transiver/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.588    15.010    transiver/CLK
    SLICE_X3Y107         FDCE                                         r  transiver/delay_counter_reg[27]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    transiver/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.905ns (57.878%)  route 2.842ns (42.122%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  transiver/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    transiver/delay_counter_reg[20]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.059 r  transiver/delay_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.059    transiver/delay_counter_reg[24]_i_1_n_5
    SLICE_X3Y107         FDCE                                         r  transiver/delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.588    15.010    transiver/CLK
    SLICE_X3Y107         FDCE                                         r  transiver/delay_counter_reg[26]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    transiver/delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 3.889ns (57.777%)  route 2.842ns (42.222%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  transiver/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.820    transiver/delay_counter_reg[20]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.043 r  transiver/delay_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.043    transiver/delay_counter_reg[24]_i_1_n_7
    SLICE_X3Y107         FDCE                                         r  transiver/delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.588    15.010    transiver/CLK
    SLICE_X3Y107         FDCE                                         r  transiver/delay_counter_reg[24]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.062    15.312    transiver/delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -12.043    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 3.886ns (57.759%)  route 2.842ns (42.241%))
  Logic Levels:           16  (CARRY4=13 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.040 r  transiver/delay_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.040    transiver/delay_counter_reg[20]_i_1_n_6
    SLICE_X3Y106         FDCE                                         r  transiver/delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.589    15.011    transiver/CLK
    SLICE_X3Y106         FDCE                                         r  transiver/delay_counter_reg[21]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDCE (Setup_fdce_C_D)        0.062    15.313    transiver/delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 transiver/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/delay_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 3.865ns (57.626%)  route 2.842ns (42.374%))
  Logic Levels:           16  (CARRY4=13 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.710     5.312    transiver/CLK
    SLICE_X3Y101         FDCE                                         r  transiver/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  transiver/delay_counter_reg[2]/Q
                         net (fo=2, routed)           0.590     6.358    transiver/delay_counter_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.032 r  transiver/FSM_sequential_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.032    transiver/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  transiver/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.146    transiver/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  transiver/FSM_sequential_state_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.260    transiver/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.374 r  transiver/FSM_sequential_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.374    transiver/FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.488 r  transiver/FSM_sequential_state_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.488    transiver/FSM_sequential_state_reg[1]_i_19_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.602 r  transiver/FSM_sequential_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.602    transiver/FSM_sequential_state_reg[1]_i_12_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.936 r  transiver/FSM_sequential_state_reg[1]_i_18/O[1]
                         net (fo=1, routed)           0.819     8.755    transiver/state1[26]
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  transiver/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.399     9.457    transiver/FSM_sequential_state[1]_i_11_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  transiver/FSM_sequential_state[1]_i_4/O
                         net (fo=33, routed)          1.034    10.615    transiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.152    10.767 r  transiver/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.767    transiver/delay_counter[0]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.250 r  transiver/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.250    transiver/delay_counter_reg[0]_i_2_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  transiver/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.364    transiver/delay_counter_reg[4]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  transiver/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.478    transiver/delay_counter_reg[8]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  transiver/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.592    transiver/delay_counter_reg[12]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  transiver/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.706    transiver/delay_counter_reg[16]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.019 r  transiver/delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.019    transiver/delay_counter_reg[20]_i_1_n_4
    SLICE_X3Y106         FDCE                                         r  transiver/delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.589    15.011    transiver/CLK
    SLICE_X3Y106         FDCE                                         r  transiver/delay_counter_reg[23]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDCE (Setup_fdce_C_D)        0.062    15.313    transiver/delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  3.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 digit_decoder/keyValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.604%)  route 0.276ns (54.396%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.599     1.518    digit_decoder/CLK
    SLICE_X1Y101         FDRE                                         r  digit_decoder/keyValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  digit_decoder/keyValue_reg[2]/Q
                         net (fo=22, routed)          0.225     1.885    digit_decoder/keyValue[2]
    SLICE_X1Y99          LUT6 (Prop_lut6_I3_O)        0.045     1.930 r  digit_decoder/current_digit_i[0]_i_2/O
                         net (fo=1, routed)           0.050     1.980    digit_decoder/current_digit_i[0]_i_2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045     2.025 r  digit_decoder/current_digit_i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.025    digit_decoder/current_digit_i[0]_i_1_n_0
    SLICE_X1Y99          FDPE                                         r  digit_decoder/current_digit_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    digit_decoder/CLK
    SLICE_X1Y99          FDPE                                         r  digit_decoder/current_digit_i_reg[0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDPE (Hold_fdpe_C_D)         0.092     1.889    digit_decoder/current_digit_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 digit_decoder/keyValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.451%)  route 0.324ns (63.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.599     1.518    digit_decoder/CLK
    SLICE_X1Y101         FDRE                                         r  digit_decoder/keyValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  digit_decoder/keyValue_reg[1]/Q
                         net (fo=20, routed)          0.324     1.984    digit_decoder/keyValue[1]
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.045     2.029 r  digit_decoder/current_digit_i[3]_i_1/O
                         net (fo=1, routed)           0.000     2.029    digit_decoder/current_digit_i[3]_i_1_n_0
    SLICE_X1Y98          FDPE                                         r  digit_decoder/current_digit_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    digit_decoder/CLK
    SLICE_X1Y98          FDPE                                         r  digit_decoder/current_digit_i_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y98          FDPE (Hold_fdpe_C_D)         0.092     1.889    digit_decoder/current_digit_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 transiver/ps2_data_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/keyValue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.604     1.523    transiver/CLK
    SLICE_X4Y99          FDRE                                         r  transiver/ps2_data_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  transiver/ps2_data_buff_reg[7]/Q
                         net (fo=1, routed)           0.118     1.783    digit_decoder/Q[7]
    SLICE_X3Y99          FDRE                                         r  digit_decoder/keyValue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    digit_decoder/CLK
    SLICE_X3Y99          FDRE                                         r  digit_decoder/keyValue_reg[7]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.076     1.639    digit_decoder/keyValue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 transiver/ps2_data_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/keyValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.764%)  route 0.121ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.604     1.523    transiver/CLK
    SLICE_X4Y99          FDRE                                         r  transiver/ps2_data_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  transiver/ps2_data_buff_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    digit_decoder/Q[6]
    SLICE_X3Y99          FDRE                                         r  digit_decoder/keyValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    digit_decoder/CLK
    SLICE_X3Y99          FDRE                                         r  digit_decoder/keyValue_reg[6]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.072     1.635    digit_decoder/keyValue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 digit_decoder/current_digit_i_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/outputValue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.605     1.524    digit_decoder/CLK
    SLICE_X1Y98          FDPE                                         r  digit_decoder/current_digit_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  digit_decoder/current_digit_i_reg[4]/Q
                         net (fo=1, routed)           0.110     1.775    displayer/D[4]
    SLICE_X1Y97          FDRE                                         r  displayer/outputValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    displayer/CLK
    SLICE_X1Y97          FDRE                                         r  displayer/outputValue_reg[5]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.070     1.610    displayer/outputValue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 transiver/ps2_packet_buff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/ps2_data_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.398%)  route 0.374ns (72.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.599     1.518    transiver/CLK
    SLICE_X3Y100         FDRE                                         r  transiver/ps2_packet_buff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  transiver/ps2_packet_buff_reg[8]/Q
                         net (fo=2, routed)           0.374     2.033    transiver/L[8]
    SLICE_X4Y99          FDRE                                         r  transiver/ps2_data_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.875     2.040    transiver/CLK
    SLICE_X4Y99          FDRE                                         r  transiver/ps2_data_buff_reg[7]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.066     1.860    transiver/ps2_data_buff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 digit_decoder/current_digit_i_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/outputValue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.605     1.524    digit_decoder/CLK
    SLICE_X2Y97          FDPE                                         r  digit_decoder/current_digit_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDPE (Prop_fdpe_C_Q)         0.164     1.688 r  digit_decoder/current_digit_i_reg[6]/Q
                         net (fo=1, routed)           0.101     1.789    displayer/D[6]
    SLICE_X1Y97          FDRE                                         r  displayer/outputValue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    displayer/CLK
    SLICE_X1Y97          FDRE                                         r  displayer/outputValue_reg[7]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.070     1.610    displayer/outputValue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 digit_decoder/keyValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.076%)  route 0.376ns (66.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.599     1.518    digit_decoder/CLK
    SLICE_X1Y101         FDRE                                         r  digit_decoder/keyValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  digit_decoder/keyValue_reg[0]/Q
                         net (fo=19, routed)          0.376     2.036    digit_decoder/keyValue[0]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.045     2.081 r  digit_decoder/current_digit_i[5]_i_1/O
                         net (fo=1, routed)           0.000     2.081    digit_decoder/current_digit_i[5]_i_1_n_0
    SLICE_X0Y97          FDPE                                         r  digit_decoder/current_digit_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    digit_decoder/CLK
    SLICE_X0Y97          FDPE                                         r  digit_decoder/current_digit_i_reg[5]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y97          FDPE (Hold_fdpe_C_D)         0.091     1.888    digit_decoder/current_digit_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 transiver/ps2_packet_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transiver/ps2_data_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.900%)  route 0.403ns (74.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.598     1.517    transiver/CLK
    SLICE_X5Y100         FDRE                                         r  transiver/ps2_packet_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  transiver/ps2_packet_buff_reg[6]/Q
                         net (fo=2, routed)           0.403     2.062    transiver/L[6]
    SLICE_X5Y99          FDRE                                         r  transiver/ps2_data_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.875     2.040    transiver/CLK
    SLICE_X5Y99          FDRE                                         r  transiver/ps2_data_buff_reg[5]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.070     1.864    transiver/ps2_data_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 digit_decoder/keyValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.136%)  route 0.411ns (68.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.599     1.518    digit_decoder/CLK
    SLICE_X1Y101         FDRE                                         r  digit_decoder/keyValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  digit_decoder/keyValue_reg[0]/Q
                         net (fo=19, routed)          0.411     2.071    digit_decoder/keyValue[0]
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.045     2.116 r  digit_decoder/current_digit_i[2]_i_1/O
                         net (fo=1, routed)           0.000     2.116    digit_decoder/current_digit_i[2]_i_1_n_0
    SLICE_X2Y97          FDPE                                         r  digit_decoder/current_digit_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    digit_decoder/CLK
    SLICE_X2Y97          FDPE                                         r  digit_decoder/current_digit_i_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y97          FDPE (Hold_fdpe_C_D)         0.120     1.917    digit_decoder/current_digit_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     digit_decoder/isOtherKeyPresed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    digit_decoder/keyValue_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    digit_decoder/keyValue_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    digit_decoder/keyValue_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     digit_decoder/keyValue_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     digit_decoder/keyValue_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     digit_decoder/keyValue_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     digit_decoder/keyValue_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     digit_decoder/keyValue_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     displayer/outputValue_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     displayer/outputValue_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     displayer/outputValue_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    transiver/delay_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    transiver/delay_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    transiver/delay_counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    transiver/delay_counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    transiver/delay_counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    transiver/delay_counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    transiver/delay_counter_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     digit_decoder/isOtherKeyPresed_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    digit_decoder/keyValue_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    digit_decoder/keyValue_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    digit_decoder/keyValue_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     digit_decoder/keyValue_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     digit_decoder/keyValue_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     digit_decoder/keyValue_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     digit_decoder/keyValue_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     digit_decoder/keyValue_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     digit_decoder/lastKeyValue_reg[7]/C



