============================================================
  Generated by:           Encounter(R) RTL Compiler v07.20-p004_1
  Generated on:           Dec 06 2010  10:51:28 AM
  Module:                 emc_top
  Technology libraries:   D_CELLS_MOSLP_slow_1_62V_125C V 2.1.0
                          ROM4096X8_slow_1_62V_125C V 1.1.0 
                          SPRAM128X8_slow_1_62V_125C V 1.2.0 
  Operating conditions:   slow_1_62V_125C (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                                                                     Instantiated/                            
                                      Register                                          Inferred              Type            
------------------------------------------------------------------------------------------------------------------------------
BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[3]                                      inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[4]                                      inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_width_reg[2]                                            inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_width_reg[4]                                            inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_counter_reg[3]                                          inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_counter_reg[4]                                          inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_counter_reg[2]                                          inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_counter_reg[1]                                          inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[3]                                    inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[4]                                    inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[0]                                      inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[1]                                      inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[2]                                      inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[2]                                    inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[1]                                    inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_counter_reg[0]                                          inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_br_trans_o_reg                                          inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_br_o_reg                                                inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[0]                                    inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_trans_counter_reg[0]                                    inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[0]                              inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[1]                              inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[4]                              inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[2]                              inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[3]                              inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_width_reg[5]                                            inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_cm_o_reg                                                inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_width_reg[3]                                            inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_width_reg[1]                                            inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_width_reg[0]                                            inferred      flip-flop                  
BAUD_RATE_INSTANCE/baud_rate_trans_counter_reg[1]                                    inferred      flip-flop                  
CORE_INSTANCE/fsm/cycle_continue_reg                                                 inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op1_reg[7]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_state_o_reg[0]                                                 inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op1_reg[0]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op1_reg[1]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op1_reg[2]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op1_reg[3]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op1_reg[4]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op1_reg[5]                                                     inferred      flip-flop asynchronous set 
CORE_INSTANCE/fsm/fsm_op1_reg[6]                                                     inferred      flip-flop asynchronous set 
CORE_INSTANCE/fsm/fsm_op2_reg[3]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op2_reg[4]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op2_reg[5]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_reg[0]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_reg[1]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_reg[2]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_reg[3]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_reg[4]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_reg[5]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_reg[6]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_reg[7]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op2_reg[2]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op2_reg[6]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op2_reg[7]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op2_reg[0]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op2_reg[1]                                                     inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_2_reg[0]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_2_reg[1]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_2_reg[2]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_2_reg[3]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_2_reg[4]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_2_reg[5]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_2_reg[6]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_2_reg[7]                                                inferred      flip-flop                  
CORE_INSTANCE/fsm/lcall_hardware_flag_reg                                            inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_opcode_reg[1]                                                  inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_opcode_reg[4]                                                  inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_opcode_reg[0]                                                  inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_opcode_reg[2]                                                  inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_opcode_reg[3]                                                  inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_opcode_reg[5]                                                  inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_opcode_reg[6]                                                  inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_opcode_reg[7]                                                  inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_int_na_o_reg                                                   inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[0]                                              inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[1]                                              inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[2]                                              inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[3]                                              inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[4]                                              inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[5]                                              inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[6]                                              inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[7]                                              inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_int_rdy_o_reg                                                  inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_state_o_reg[2]                                                 inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_state_o_reg[1]                                                 inferred      flip-flop                  
CORE_INSTANCE/fsm/fsm_reset_core_o_b_reg                                             inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[0]                                                  inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[10]                                                 inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[11]                                                 inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[12]                                                 inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[13]                                                 inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[14]                                                 inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[15]                                                 inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[1]                                                  inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[2]                                                  inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[3]                                                  inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[4]                                                  inferred      flip-flop asynchronous set 
CORE_INSTANCE/pcau/pcau_pc_o_reg[5]                                                  inferred      flip-flop asynchronous set 
CORE_INSTANCE/pcau/pcau_pc_o_reg[6]                                                  inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[7]                                                  inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[8]                                                  inferred      flip-flop                  
CORE_INSTANCE/pcau/pcau_pc_o_reg[9]                                                  inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/load_sbuf_prev_reg                                            inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/read_data_reg[0]                                              inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/read_data_reg[1]                                              inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/read_data_reg[2]                                              inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/read_data_reg[3]                                              inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/read_data_reg[4]                                              inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/read_data_reg[5]                                              inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/read_data_reg[6]                                              inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/read_data_reg[7]                                              inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/serial_status_reg                                             inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/serial_tx_tmp_reg                                             inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[0][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[0][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[0][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[0][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[0][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[0][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[0][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[0][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[10][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[10][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[10][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[10][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[10][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[10][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[10][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[10][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[11][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[11][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[11][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[11][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[11][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[11][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[11][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[11][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[12][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[12][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[12][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[12][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[12][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[12][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[12][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[12][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[13][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[13][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[13][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[13][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[13][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[13][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[13][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[13][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[14][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[14][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[14][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[14][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[14][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[14][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[14][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[14][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[15][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[15][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[15][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[15][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[15][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[15][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[15][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[15][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[16][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[16][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[16][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[16][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[16][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[16][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[16][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[16][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[17][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[17][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[17][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[17][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[17][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[17][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[17][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[17][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[18][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[18][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[18][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[18][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[18][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[18][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[18][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[18][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[19][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[19][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[19][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[19][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[19][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[19][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[19][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[19][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[1][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[1][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[1][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[1][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[1][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[1][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[1][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[1][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[20][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[20][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[20][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[20][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[20][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[20][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[20][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[20][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[21][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[21][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[21][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[21][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[21][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[21][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[21][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[21][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[22][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[22][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[22][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[22][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[22][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[22][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[22][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[22][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[23][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[23][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[23][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[23][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[23][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[23][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[23][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[23][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[24][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[24][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[24][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[24][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[24][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[24][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[24][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[24][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[25][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[25][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[25][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[25][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[25][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[25][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[25][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[25][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[26][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[26][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[26][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[26][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[26][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[26][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[26][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[26][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[27][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[27][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[27][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[27][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[27][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[27][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[27][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[27][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[28][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[28][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[28][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[28][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[28][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[28][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[28][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[28][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[29][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[29][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[29][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[29][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[29][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[29][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[29][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[29][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[2][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[2][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[2][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[2][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[2][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[2][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[2][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[2][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[30][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[30][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[30][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[30][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[30][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[30][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[30][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[30][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[31][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[31][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[31][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[31][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[31][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[31][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[31][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[31][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[32][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[32][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[32][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[32][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[32][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[32][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[32][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[32][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[33][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[33][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[33][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[33][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[33][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[33][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[33][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[33][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[34][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[34][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[34][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[34][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[34][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[34][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[34][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[34][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[35][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[35][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[35][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[35][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[35][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[35][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[35][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[35][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[36][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[36][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[36][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[36][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[36][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[36][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[36][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[36][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[37][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[37][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[37][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[37][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[37][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[37][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[37][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[37][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[38][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[38][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[38][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[38][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[38][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[38][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[38][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[38][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[39][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[39][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[39][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[39][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[39][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[39][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[39][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[39][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[3][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[3][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[3][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[3][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[3][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[3][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[3][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[3][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[40][0]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[40][1]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[40][2]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[40][3]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[40][4]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[40][5]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[40][6]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[40][7]                                                inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[4][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[4][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[4][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[4][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[4][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[4][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[4][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[4][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[5][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[5][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[5][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[5][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[5][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[5][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[5][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[5][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[6][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[6][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[6][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[6][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[6][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[6][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[6][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[6][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[7][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[7][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[7][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[7][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[7][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[7][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[7][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[7][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[8][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[8][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[8][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[8][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[8][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[8][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[8][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[8][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[9][0]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[9][1]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[9][2]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[9][3]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[9][4]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[9][5]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[9][6]                                                 inferred      flip-flop                  
CORE_INSTANCE/reg_ctrl/sfr_reg[9][7]                                                 inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[0]                                                  inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[10]                                                 inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[11]                                                 inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[12]                                                 inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[13]                                                 inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[14]                                                 inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[15]                                                 inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[1]                                                  inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[2]                                                  inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[3]                                                  inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[4]                                                  inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[5]                                                  inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[6]                                                  inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[7]                                                  inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[8]                                                  inferred      flip-flop                  
CORE_INSTANCE/alu_fsm_result_reg[9]                                                  inferred      flip-flop                  
INTERRUPT_INSTANCE/flag_intx_reg[0][0]                                               inferred      flip-flop                  
INTERRUPT_INSTANCE/flag_intx_reg[0][1]                                               inferred      flip-flop                  
INTERRUPT_INSTANCE/flag_intx_reg[1][0]                                               inferred      flip-flop                  
INTERRUPT_INSTANCE/flag_intx_reg[1][1]                                               inferred      flip-flop                  
INTERRUPT_INSTANCE/flag_out_reg_reg[0]                                               inferred      flip-flop                  
INTERRUPT_INSTANCE/flag_out_reg_reg[1]                                               inferred      flip-flop                  
INTERRUPT_INSTANCE/hi_ok_reg[0][0]                                                   inferred      flip-flop                  
INTERRUPT_INSTANCE/hi_ok_reg[1][0]                                                   inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_ctr_reg[0]                                                    inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_ctr_reg[1]                                                    inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_ctr_reg[2]                                                    inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_ctr_reg[3]                                                    inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_ctr_reg[4]                                                    inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_ctr_reg[5]                                                    inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_ctr_reg[6]                                                    inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_reg[0]                                                        inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_reg[1]                                                        inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_reg[2]                                                        inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_reg[3]                                                        inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_reg[4]                                                        inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_reg[5]                                                        inferred      flip-flop                  
INTERRUPT_INSTANCE/ier_reg[6]                                                        inferred      flip-flop                  
INTERRUPT_INSTANCE/lo_ok_reg[0][0]                                                   inferred      flip-flop                  
INTERRUPT_INSTANCE/lo_ok_reg[1][0]                                                   inferred      flip-flop                  
INTERRUPT_INSTANCE/reset_reg                                                         inferred      flip-flop                  
INTERRUPT_INSTANCE/vect_register_reg[0]                                              inferred      flip-flop                  
INTERRUPT_INSTANCE/vect_register_reg[1]                                              inferred      flip-flop                  
INTERRUPT_INSTANCE/vect_register_reg[2]                                              inferred      flip-flop                  
INTERRUPT_INSTANCE/state_reg                                                         inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux_tran_det_reg                   inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/state_rx_reg[0]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/state_rx_reg[2]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/state_rx_reg[1]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/state_rx_reg[3]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux2_tran_det_reg                  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/br_detect_reg                      inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_scon0_ri_o_reg              inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_load_sbuf_o_reg             inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_receive_o_reg               inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_start_input_shift_reg_o_reg inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_clear_count_o_reg           inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_shift_input_shift_reg_o_reg inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_1_o_reg                inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_0_o_reg                inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/counter_reg[3]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_reg                         inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_bit_det_reg                  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux1_bit_det_reg                  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux3_bit_det_reg                  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/counter_reg[2]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset1_reg                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/counter_reg[1]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_br_reg                      inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/counter_reg[0]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset2_reg                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_transition_detected_o_reg  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_sample_detected_o_reg      inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_tran_det_reg                 inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_shift_o_reg                inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_tran_det_reg                  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[2]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[6]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[7]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[8]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[9]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[3]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[4]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[5]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[0]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[1]     inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_scon2_rb8_o_reg   inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[7]  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[6]  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[4]  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[0]  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[3]  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[5]  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[2]  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[1]  inferred      flip-flop                  
SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_end_bit_o_reg     inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux_tran_det_reg                   inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/state_tx_reg[1]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/state_tx_reg[0]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/state_tx_reg[3]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/state_tx_reg[2]                    inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/do_first_shift_flag_reg            inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect1_reg                     inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux2_tran_det_reg                  inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect_reg                      inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_scon1_ti_o_reg              inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_0_o_reg                inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_send_o_reg                  inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_1_o_reg                inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_data_en_o_reg               inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_shift_o_reg                 inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_idle_o_reg            inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_shifter_reg_o_reg     inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_stop_bit_gen_o_reg          inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[0] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[1] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[2] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[3] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[4] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[5] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[6] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[7] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[8] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[9] inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/flag_end_bit_reg        inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_data_tx_o_reg    inferred      flip-flop                  
SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_end_bit_o_reg    inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[0]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[1]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[2]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[3]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[4]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[5]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[6]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[7]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[0]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[1]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[2]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[3]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[4]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[5]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[6]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[7]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[0]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[1]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[2]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[3]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[4]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[5]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[6]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[7]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[0]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[1]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[2]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[3]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[4]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[5]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[6]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[7]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[0]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[1]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[2]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[3]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[4]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[5]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[6]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[7]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[0]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[1]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[2]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[3]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[4]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[5]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[6]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[7]                                   inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/acr_inc_reg                                       inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[0]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[10]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[11]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[12]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[13]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[14]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[15]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[16]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[17]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[18]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[19]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[1]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[20]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[21]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[22]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[23]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[2]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[3]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[4]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[5]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[6]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[7]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[8]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[9]                           inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[0]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[10]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[11]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[12]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[13]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[14]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[15]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[16]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[17]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[18]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[19]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[1]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[20]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[21]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[22]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[23]                                 inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[2]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[3]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[4]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[5]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[6]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[7]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[8]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[9]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/state_reg[0]                                      inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/state_reg[1]                                      inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[0]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[1]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[2]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[3]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[4]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[5]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[6]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[7]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[0]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[1]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[2]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[3]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[4]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[5]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[6]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[7]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[0]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[1]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[2]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[3]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[4]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[5]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[6]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[7]                          inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_tcon2_tf2_o_reg                        inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[6]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[5]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[4]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[3]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[2]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdcf/timers_timer2_pdcf_clkdiv_o_reg                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[1]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[0]                                  inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdf/q_flop_reg                                        inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdf/timers_timer2_pdfoutput_o_reg                     inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_2sample_reg[0]                                inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_out_reg                                       inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdf/ff_sync_reg[1]                                    inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_2sample_reg[1]                                inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_2sample_reg[2]                                inferred      flip-flop                  
TIMERS_INSTANCE/dut_timer2/top_pdf/ff_sync_reg[0]                                    inferred      flip-flop                  
TIMERS_INSTANCE/reset_aux_reg                                                        inferred      flip-flop                  
CORE_INSTANCE/mem_ctrl/internal_ram                                                  instantiated  timing_model               
CORE_INSTANCE/mem_ctrl/internal_rom                                                  instantiated  timing_model               
