DRAM Socket0: 50
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 44
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 72
DRAM Socket0: 49
DRAM Socket0: 38
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 7
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 99
DRAM Socket0: 60
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 14
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 17
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 14
DRAM Socket0: 17
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 17
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 14
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 14
DRAM Socket0: 15
DRAM Socket0: 17
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 14
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 14
DRAM Socket0: 15
DRAM Socket0: 13
DRAM Socket0: 15
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 14
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 15
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 32
DRAM Socket0: 15
DRAM Socket0: 13
DRAM Socket0: 15
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 16
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 12
DRAM Socket0: 14
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 12
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 15
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 13
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 13
DRAM Socket0: 12
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 14
DRAM Socket0: 12
DRAM Socket0: 13
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 10
DRAM Socket0: 9
DRAM Socket0: 11
DRAM Socket0: 13
DRAM Socket0: 10
DRAM Socket0: 10
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 81
DRAM Socket0: 53
DRAM Socket0: 37
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 19
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 35
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 99
DRAM Socket0: 61
DRAM Socket0: 67
DRAM Socket0: 35
DRAM Socket0: 16
DRAM Socket0: 14
DRAM Socket0: 15
DRAM Socket0: 16
DRAM Socket0: 16
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 24
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 21
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 19
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 77
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 22
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 18
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 22
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 22
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 19
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 18
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 74
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 9
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 80
PACKAGE Socket0: 39
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 99
PACKAGE Socket0: 63
PACKAGE Socket0: 19
PACKAGE Socket0: 16
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 16
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 17
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 16
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 16
PACKAGE Socket0: 16
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 16
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 16
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 16
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 39
PACKAGE Socket0: 15
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 16
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 15
PACKAGE Socket0: 14
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 17
PACKAGE Socket0: 15
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 15
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 14
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 26
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 60
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 12
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 10
PACKAGE Socket0: 9
PACKAGE Socket0: 9
PACKAGE Socket0: 12
PACKAGE Socket0: 13
PACKAGE Socket0: 13
PACKAGE Socket0: 9
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 86
PACKAGE Socket0: 49
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 19
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 18
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 102
PACKAGE Socket0: 68
PACKAGE Socket0: 21
PACKAGE Socket0: 25
PACKAGE Socket0: 16
PACKAGE Socket0: 16
PACKAGE Socket0: 15
PACKAGE Socket0: 16
PACKAGE Socket0: 14
PACKAGE Socket0: 20
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 22
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 22
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 70
PACKAGE Socket0: 39
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 7
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 7
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 7
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 19
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 15
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 18
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 19
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 22
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 21
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 19
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 19
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 88
CORE Socket0: 4
CORE Socket0: 7
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 100
CORE Socket0: 17
CORE Socket0: 28
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 27
CORE Socket0: 17
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 17
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 15
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 16
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 16
CORE Socket0: 16
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 15
CORE Socket0: 16
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 16
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 13
CORE Socket0: 15
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 16
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 24
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 12
CORE Socket0: 14
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 14
CORE Socket0: 13
CORE Socket0: 12
CORE Socket0: 13
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 11
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 10
CORE Socket0: 13
CORE Socket0: 11
CORE Socket0: 9
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 9
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 85
CORE Socket0: 8
CORE Socket0: 11
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 19
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 25
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 99
CORE Socket0: 19
CORE Socket0: 29
CORE Socket0: 25
CORE Socket0: 15
CORE Socket0: 15
CORE Socket0: 14
CORE Socket0: 16
CORE Socket0: 14
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 6
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 14
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 36
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 18
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 78
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 6
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 21
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 19
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
