alb,alb,0.0,'13'
control,control signals:,0.3855788619810921,'15'
verilog hdl,hdl,0.45325975851825945,'15'
altfp_matrix_inv ports,altfp_matrix_inv ports,0.0,'15'
hdl,verilog,0.4755248721387196,'15'
inst,inst,0.0,'15'
unsigned,unsigned,0.0,'14'
control signals:,control,0.3855788619810921,'16'
"control signal,",control,0.3855788619810921,'15'
modules,inputs,0.529702012134953,'12'
greater,greater,0.0,'13'
inputs,act,0.8973238076524374,'12'
seven,status,1.0,'13'
control,"control signal,",0.3855788619810921,'15'
exception handling,optional exception,0.7049366285478859,'12'
status,seven,1.0,'13'
optional exception,exception handling,0.7049366285478859,'12'
altfp_convert ports,altfp_convert ports,0.0,'14'
calcmatrix,calcmatrix,0.3207292995843034,'16'
given,given,0.0,'12'
sizes,sizes,0.0,'15'
operations,141,0.4750131600677134,'14'
sysclk,busy sysclk,0.33699060748534027,'15'
output ports:,output ports:,0.28509271074160303,'13'
languages,verilog,0.43455783375860874,'16'
141,operations,0.4750131600677134,'14'
altfp_matrix_inv datain,busy sysclk,0.5884893382290421,'15'
14,14,0.0,'14'
unordered,unordered,0.0,'13'
verilog,hdl,0.4755248721387196,'15'
load busy,altfp_matrix_inv datain,0.5563192838057146,'15'
matrices,matrices,0.0,'16'
busy sysclk,altfp_matrix_inv datain,0.5884893382290421,'15'
comparison,optional exception,0.3765864724387064,'13'
use,use,0.0,'16'
act,inputs,0.8973238076524374,'12'
