{"vcs1":{"timestamp_begin":1699774697.924699535, "rt":1.64, "ut":0.42, "st":0.21}}
{"vcselab":{"timestamp_begin":1699774699.625293666, "rt":1.10, "ut":0.25, "st":0.14}}
{"link":{"timestamp_begin":1699774700.788632757, "rt":0.33, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699774697.379229978}
{"VCS_COMP_START_TIME": 1699774697.379229978}
{"VCS_COMP_END_TIME": 1699774728.193732600}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331424}}
{"stitch_vcselab": {"peak_mem": 223484}}
