Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat May  4 14:15:48 2019
| Host         : Asus-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file transmitter_timing_summary_routed.rpt -rpx transmitter_timing_summary_routed.rpx
| Design       : transmitter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 47 register/latch pins with no clock driven by root clock pin: temp_clk_out_in_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: temp_clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.278        0.000                      0                   32        0.274        0.000                      0                   32        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.278        0.000                      0                   32        0.274        0.000                      0                   32        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.828ns (25.621%)  route 2.404ns (74.379%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.880     8.635    temp_clk_out
    SLICE_X36Y63         FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    12.949    clk_in_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.428    13.377    
                         clock uncertainty           -0.035    13.341    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.429    12.912    count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.828ns (25.621%)  route 2.404ns (74.379%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.880     8.635    temp_clk_out
    SLICE_X36Y63         FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    12.949    clk_in_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.428    13.377    
                         clock uncertainty           -0.035    13.341    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.429    12.912    count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.828ns (25.621%)  route 2.404ns (74.379%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.880     8.635    temp_clk_out
    SLICE_X36Y63         FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.557    12.949    clk_in_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.428    13.377    
                         clock uncertainty           -0.035    13.341    
    SLICE_X36Y63         FDRE (Setup_fdre_C_R)       -0.429    12.912    count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.828ns (26.845%)  route 2.256ns (73.155%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.733     8.487    temp_clk_out
    SLICE_X36Y62         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.558    12.950    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.453    13.403    
                         clock uncertainty           -0.035    13.367    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    12.938    count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.828ns (26.845%)  route 2.256ns (73.155%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.733     8.487    temp_clk_out
    SLICE_X36Y62         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.558    12.950    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.453    13.403    
                         clock uncertainty           -0.035    13.367    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    12.938    count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.828ns (26.845%)  route 2.256ns (73.155%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.733     8.487    temp_clk_out
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.558    12.950    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
                         clock pessimism              0.453    13.403    
                         clock uncertainty           -0.035    13.367    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    12.938    count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.828ns (26.845%)  route 2.256ns (73.155%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.733     8.487    temp_clk_out
    SLICE_X36Y62         FDRE                                         r  count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.558    12.950    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.453    13.403    
                         clock uncertainty           -0.035    13.367    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    12.938    count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.828ns (27.761%)  route 2.155ns (72.239%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.631     8.385    temp_clk_out
    SLICE_X36Y60         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    12.952    clk_in_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.344    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    12.915    count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.828ns (27.761%)  route 2.155ns (72.239%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.631     8.385    temp_clk_out
    SLICE_X36Y60         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    12.952    clk_in_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.344    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    12.915    count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.828ns (27.761%)  route 2.155ns (72.239%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.734     5.403    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  count_reg[12]/Q
                         net (fo=2, routed)           0.811     6.670    count_reg_n_0_[12]
    SLICE_X37Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.794 f  count[15]_i_9/O
                         net (fo=1, routed)           0.304     7.098    count[15]_i_9_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.222 f  count[15]_i_8/O
                         net (fo=1, routed)           0.409     7.630    count[15]_i_8_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.754 r  count[15]_i_3/O
                         net (fo=16, routed)          0.631     8.385    temp_clk_out
    SLICE_X36Y60         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.560    12.952    clk_in_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.344    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    12.915    count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  4.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.496    clk_in_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.817    count_reg_n_0_[0]
    SLICE_X37Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    count[0]
    SLICE_X37Y60         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     2.013    clk_in_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.517     1.496    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.091     1.587    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.494    clk_in_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.768    count_reg_n_0_[15]
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  count_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.879    data0[15]
    SLICE_X36Y63         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     2.010    clk_in_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.105     1.599    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.496    clk_in_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.770    count_reg_n_0_[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    data0[3]
    SLICE_X36Y60         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     2.013    clk_in_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.517     1.496    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.105     1.601    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.496    clk_in_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.770    count_reg_n_0_[7]
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    data0[7]
    SLICE_X36Y61         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     2.013    clk_in_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.517     1.496    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.105     1.601    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.495    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.769    count_reg_n_0_[11]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    data0[11]
    SLICE_X36Y62         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     2.011    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.105     1.600    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 temp_clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.328%)  route 0.207ns (52.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.494    clk_in_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  temp_clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  temp_clk_out_reg/Q
                         net (fo=27, routed)          0.207     1.842    clk
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.887 r  temp_clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.887    temp_clk_out_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  temp_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     2.010    clk_in_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  temp_clk_out_reg/C
                         clock pessimism             -0.516     1.494    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.091     1.585    temp_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.496    clk_in_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  count_reg[3]/Q
                         net (fo=2, routed)           0.133     1.770    count_reg_n_0_[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.914 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    data0[4]
    SLICE_X36Y60         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     2.013    clk_in_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.517     1.496    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.105     1.601    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.496    clk_in_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.770    count_reg_n_0_[7]
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.914 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    data0[8]
    SLICE_X36Y61         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     2.013    clk_in_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.517     1.496    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.105     1.601    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.495    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.769    count_reg_n_0_[11]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.913 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    data0[12]
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     2.011    clk_in_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.105     1.600    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.496    clk_in_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  count_reg[1]/Q
                         net (fo=2, routed)           0.185     1.822    count_reg_n_0_[1]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.937 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.937    data0[1]
    SLICE_X36Y60         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     2.013    clk_in_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.517     1.496    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.105     1.601    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y60    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y62    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y62    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y62    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y63    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y63    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y63    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y60    count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y60    count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y63    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y63    count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y63    count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y63    temp_clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y60    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y60    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y62    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y63    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y63    count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y63    count_reg[15]/C



