Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb  8 13:12:22 2023
| Host         : DESKTOP-GPHHORE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lorenz_timing_summary_routed.rpt -pb lorenz_timing_summary_routed.pb -rpx lorenz_timing_summary_routed.rpx -warn_on_violation
| Design       : lorenz
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.263        0.000                      0                  620        0.276        0.000                      0                  620        5.500        0.000                       0                   386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.263        0.000                      0                  620        0.276        0.000                      0                  620        5.500        0.000                       0                   386  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 temp_carry_i_7__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_6/Qp_reg__7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.788ns  (logic 6.557ns (55.626%)  route 5.231ns (44.374%))
  Logic Levels:           21  (CARRY4=15 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 16.843 - 12.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.558     5.079    CLK_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  temp_carry_i_7__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  temp_carry_i_7__1/Q
                         net (fo=71, routed)          1.035     6.570    mult_1/temp_carry__8_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.694 r  mult_1/temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.694    mult_1/temp_carry__0_i_6_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.092 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    mult_1/temp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.426 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.676     8.102    mult_1/temp__2_0[4]
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  mult_1/S1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.405    sub_3/temp__450_carry__1_i_2[0]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.918 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.918    sub_3/S1_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.241 r  sub_3/S1_carry__1/O[1]
                         net (fo=14, routed)          1.016    10.257    mult_6/Qp_reg__25_0[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    10.989 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.989    mult_6/temp_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    mult_6/temp_carry__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.223    mult_6/temp_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  mult_6/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.340    mult_6/temp_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  mult_6/temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.457    mult_6/temp_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.772 r  mult_6/temp_carry__6/O[3]
                         net (fo=3, routed)           1.071    12.843    mult_6/temp_carry__6_n_4
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.307    13.150 r  mult_6/temp__335_carry__6_i_6/O
                         net (fo=1, routed)           0.000    13.150    mult_6/temp__335_carry__6_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.700 r  mult_6/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.700    mult_6/temp__335_carry__6_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.034 r  mult_6/temp__335_carry__7/O[1]
                         net (fo=3, routed)           0.474    14.508    mult_6/temp__335_carry__7_n_6
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.303    14.811 r  mult_6/temp__450_carry__6_i_9/O
                         net (fo=2, routed)           0.509    15.320    mult_6/temp__450_carry__6_i_9_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124    15.444 r  mult_6/temp__450_carry__6_i_1/O
                         net (fo=2, routed)           0.450    15.894    mult_6/temp__450_carry__6_i_1_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    16.018 r  mult_6/temp__450_carry__6_i_5/O
                         net (fo=1, routed)           0.000    16.018    mult_6/temp__450_carry__6_i_5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.419 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.419    mult_6/temp__450_carry__6_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  mult_6/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.533    mult_6/temp__450_carry__7_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.867 r  mult_6/temp__450_carry__8/O[1]
                         net (fo=1, routed)           0.000    16.867    mult_6/temp__450_carry__8_n_6
    SLICE_X5Y23          FDCE                                         r  mult_6/Qp_reg__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.502    16.843    mult_6/CLK_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  mult_6/Qp_reg__7/C
                         clock pessimism              0.260    17.103    
                         clock uncertainty           -0.035    17.068    
    SLICE_X5Y23          FDCE (Setup_fdce_C_D)        0.062    17.130    mult_6/Qp_reg__7
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                         -16.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 temp_carry_i_7__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_6/Qp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 6.536ns (55.547%)  route 5.231ns (44.453%))
  Logic Levels:           21  (CARRY4=15 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 16.843 - 12.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.558     5.079    CLK_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  temp_carry_i_7__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  temp_carry_i_7__1/Q
                         net (fo=71, routed)          1.035     6.570    mult_1/temp_carry__8_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.694 r  mult_1/temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.694    mult_1/temp_carry__0_i_6_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.092 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    mult_1/temp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.426 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.676     8.102    mult_1/temp__2_0[4]
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  mult_1/S1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.405    sub_3/temp__450_carry__1_i_2[0]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.918 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.918    sub_3/S1_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.241 r  sub_3/S1_carry__1/O[1]
                         net (fo=14, routed)          1.016    10.257    mult_6/Qp_reg__25_0[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    10.989 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.989    mult_6/temp_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    mult_6/temp_carry__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.223    mult_6/temp_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  mult_6/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.340    mult_6/temp_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  mult_6/temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.457    mult_6/temp_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.772 r  mult_6/temp_carry__6/O[3]
                         net (fo=3, routed)           1.071    12.843    mult_6/temp_carry__6_n_4
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.307    13.150 r  mult_6/temp__335_carry__6_i_6/O
                         net (fo=1, routed)           0.000    13.150    mult_6/temp__335_carry__6_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.700 r  mult_6/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.700    mult_6/temp__335_carry__6_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.034 r  mult_6/temp__335_carry__7/O[1]
                         net (fo=3, routed)           0.474    14.508    mult_6/temp__335_carry__7_n_6
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.303    14.811 r  mult_6/temp__450_carry__6_i_9/O
                         net (fo=2, routed)           0.509    15.320    mult_6/temp__450_carry__6_i_9_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124    15.444 r  mult_6/temp__450_carry__6_i_1/O
                         net (fo=2, routed)           0.450    15.894    mult_6/temp__450_carry__6_i_1_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    16.018 r  mult_6/temp__450_carry__6_i_5/O
                         net (fo=1, routed)           0.000    16.018    mult_6/temp__450_carry__6_i_5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.419 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.419    mult_6/temp__450_carry__6_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  mult_6/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.533    mult_6/temp__450_carry__7_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.846 r  mult_6/temp__450_carry__8/O[3]
                         net (fo=1, routed)           0.000    16.846    mult_6/temp__450_carry__8_n_4
    SLICE_X5Y23          FDCE                                         r  mult_6/Qp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.502    16.843    mult_6/CLK_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  mult_6/Qp_reg/C
                         clock pessimism              0.260    17.103    
                         clock uncertainty           -0.035    17.068    
    SLICE_X5Y23          FDCE (Setup_fdce_C_D)        0.062    17.130    mult_6/Qp_reg
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 temp_carry_i_7__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_6/Qp_reg__6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.693ns  (logic 6.462ns (55.265%)  route 5.231ns (44.735%))
  Logic Levels:           21  (CARRY4=15 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 16.843 - 12.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.558     5.079    CLK_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  temp_carry_i_7__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  temp_carry_i_7__1/Q
                         net (fo=71, routed)          1.035     6.570    mult_1/temp_carry__8_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.694 r  mult_1/temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.694    mult_1/temp_carry__0_i_6_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.092 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    mult_1/temp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.426 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.676     8.102    mult_1/temp__2_0[4]
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  mult_1/S1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.405    sub_3/temp__450_carry__1_i_2[0]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.918 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.918    sub_3/S1_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.241 r  sub_3/S1_carry__1/O[1]
                         net (fo=14, routed)          1.016    10.257    mult_6/Qp_reg__25_0[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    10.989 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.989    mult_6/temp_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    mult_6/temp_carry__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.223    mult_6/temp_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  mult_6/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.340    mult_6/temp_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  mult_6/temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.457    mult_6/temp_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.772 r  mult_6/temp_carry__6/O[3]
                         net (fo=3, routed)           1.071    12.843    mult_6/temp_carry__6_n_4
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.307    13.150 r  mult_6/temp__335_carry__6_i_6/O
                         net (fo=1, routed)           0.000    13.150    mult_6/temp__335_carry__6_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.700 r  mult_6/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.700    mult_6/temp__335_carry__6_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.034 r  mult_6/temp__335_carry__7/O[1]
                         net (fo=3, routed)           0.474    14.508    mult_6/temp__335_carry__7_n_6
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.303    14.811 r  mult_6/temp__450_carry__6_i_9/O
                         net (fo=2, routed)           0.509    15.320    mult_6/temp__450_carry__6_i_9_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124    15.444 r  mult_6/temp__450_carry__6_i_1/O
                         net (fo=2, routed)           0.450    15.894    mult_6/temp__450_carry__6_i_1_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    16.018 r  mult_6/temp__450_carry__6_i_5/O
                         net (fo=1, routed)           0.000    16.018    mult_6/temp__450_carry__6_i_5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.419 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.419    mult_6/temp__450_carry__6_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  mult_6/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.533    mult_6/temp__450_carry__7_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.772 r  mult_6/temp__450_carry__8/O[2]
                         net (fo=1, routed)           0.000    16.772    mult_6/temp__450_carry__8_n_5
    SLICE_X5Y23          FDCE                                         r  mult_6/Qp_reg__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.502    16.843    mult_6/CLK_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  mult_6/Qp_reg__6/C
                         clock pessimism              0.260    17.103    
                         clock uncertainty           -0.035    17.068    
    SLICE_X5Y23          FDCE (Setup_fdce_C_D)        0.062    17.130    mult_6/Qp_reg__6
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                         -16.772    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 temp_carry_i_7__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_7/Qp_reg__7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.679ns  (logic 6.858ns (58.722%)  route 4.821ns (41.278%))
  Logic Levels:           21  (CARRY4=14 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 16.856 - 12.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X12Y0          FDCE                                         r  temp_carry_i_7__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDCE (Prop_fdce_C_Q)         0.518     5.609 r  temp_carry_i_7__0/Q
                         net (fo=103, routed)         0.754     6.363    mult_2/S1_carry__6_4
    SLICE_X12Y1          LUT3 (Prop_lut3_I0_O)        0.124     6.487 r  mult_2/temp_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.487    mult_2/temp_carry__0_i_7__0_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.020 r  mult_2/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.020    mult_2/temp_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.343 r  mult_2/temp_carry__1/O[1]
                         net (fo=2, routed)           0.709     8.053    mult_2/temp__2_0[4]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.306     8.359 r  mult_2/S1_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.359    sub_4/temp__450_carry__1_i_2__0[0]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.891 r  sub_4/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.891    sub_4/S1_carry__0_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.204 r  sub_4/S1_carry__1/O[3]
                         net (fo=14, routed)          0.987    10.190    sub_4/temp_carry_i_7__0_0[3]
    SLICE_X2Y3           LUT2 (Prop_lut2_I1_O)        0.306    10.496 r  sub_4/temp_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000    10.496    mult_7/temp__335_carry__1_0[0]
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.009 r  mult_7/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.009    mult_7/temp_carry__2_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.228 r  mult_7/temp_carry__3/O[0]
                         net (fo=3, routed)           0.806    12.034    mult_7/temp_carry__3_n_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.295    12.329 r  mult_7/temp__335_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    12.329    mult_7/temp__335_carry__2_i_7__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.969 r  mult_7/temp__335_carry__2/O[3]
                         net (fo=3, routed)           0.535    13.504    mult_7/temp__335_carry__2_n_4
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.306    13.810 r  mult_7/temp__450_carry__2_i_11__0/O
                         net (fo=2, routed)           0.578    14.388    mult_7/temp__450_carry__2_i_11__0_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I1_O)        0.150    14.538 r  mult_7/temp__450_carry__2_i_3__0/O
                         net (fo=2, routed)           0.452    14.990    mult_7/temp__450_carry__2_i_3__0_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.326    15.316 r  mult_7/temp__450_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    15.316    mult_7/temp__450_carry__2_i_7__0_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.866 r  mult_7/temp__450_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.866    mult_7/temp__450_carry__2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  mult_7/temp__450_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.980    mult_7/temp__450_carry__3_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  mult_7/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.094    mult_7/temp__450_carry__4_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mult_7/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.208    mult_7/temp__450_carry__5_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mult_7/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.322    mult_7/temp__450_carry__6_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mult_7/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.436    mult_7/temp__450_carry__7_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.770 r  mult_7/temp__450_carry__8/O[1]
                         net (fo=1, routed)           0.000    16.770    mult_7/temp__450_carry__8_n_6
    SLICE_X4Y9           FDCE                                         r  mult_7/Qp_reg__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.515    16.856    mult_7/CLK_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  mult_7/Qp_reg__7/C
                         clock pessimism              0.260    17.116    
                         clock uncertainty           -0.035    17.081    
    SLICE_X4Y9           FDCE (Setup_fdce_C_D)        0.062    17.143    mult_7/Qp_reg__7
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.770    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 temp_carry_i_7__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_6/Qp_reg__8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.677ns  (logic 6.446ns (55.204%)  route 5.231ns (44.796%))
  Logic Levels:           21  (CARRY4=15 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 16.843 - 12.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.558     5.079    CLK_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  temp_carry_i_7__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  temp_carry_i_7__1/Q
                         net (fo=71, routed)          1.035     6.570    mult_1/temp_carry__8_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.694 r  mult_1/temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.694    mult_1/temp_carry__0_i_6_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.092 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    mult_1/temp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.426 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.676     8.102    mult_1/temp__2_0[4]
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  mult_1/S1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.405    sub_3/temp__450_carry__1_i_2[0]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.918 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.918    sub_3/S1_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.241 r  sub_3/S1_carry__1/O[1]
                         net (fo=14, routed)          1.016    10.257    mult_6/Qp_reg__25_0[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    10.989 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.989    mult_6/temp_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    mult_6/temp_carry__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.223    mult_6/temp_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  mult_6/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.340    mult_6/temp_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  mult_6/temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.457    mult_6/temp_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.772 r  mult_6/temp_carry__6/O[3]
                         net (fo=3, routed)           1.071    12.843    mult_6/temp_carry__6_n_4
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.307    13.150 r  mult_6/temp__335_carry__6_i_6/O
                         net (fo=1, routed)           0.000    13.150    mult_6/temp__335_carry__6_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.700 r  mult_6/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.700    mult_6/temp__335_carry__6_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.034 r  mult_6/temp__335_carry__7/O[1]
                         net (fo=3, routed)           0.474    14.508    mult_6/temp__335_carry__7_n_6
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.303    14.811 r  mult_6/temp__450_carry__6_i_9/O
                         net (fo=2, routed)           0.509    15.320    mult_6/temp__450_carry__6_i_9_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124    15.444 r  mult_6/temp__450_carry__6_i_1/O
                         net (fo=2, routed)           0.450    15.894    mult_6/temp__450_carry__6_i_1_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    16.018 r  mult_6/temp__450_carry__6_i_5/O
                         net (fo=1, routed)           0.000    16.018    mult_6/temp__450_carry__6_i_5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.419 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.419    mult_6/temp__450_carry__6_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  mult_6/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.533    mult_6/temp__450_carry__7_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.756 r  mult_6/temp__450_carry__8/O[0]
                         net (fo=1, routed)           0.000    16.756    mult_6/temp__450_carry__8_n_7
    SLICE_X5Y23          FDCE                                         r  mult_6/Qp_reg__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.502    16.843    mult_6/CLK_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  mult_6/Qp_reg__8/C
                         clock pessimism              0.260    17.103    
                         clock uncertainty           -0.035    17.068    
    SLICE_X5Y23          FDCE (Setup_fdce_C_D)        0.062    17.130    mult_6/Qp_reg__8
  -------------------------------------------------------------------
                         required time                         17.130    
                         arrival time                         -16.756    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 temp_carry_i_7__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_6/Qp_reg__11/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.674ns  (logic 6.443ns (55.193%)  route 5.231ns (44.807%))
  Logic Levels:           20  (CARRY4=14 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 16.844 - 12.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.558     5.079    CLK_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  temp_carry_i_7__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  temp_carry_i_7__1/Q
                         net (fo=71, routed)          1.035     6.570    mult_1/temp_carry__8_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.694 r  mult_1/temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.694    mult_1/temp_carry__0_i_6_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.092 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    mult_1/temp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.426 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.676     8.102    mult_1/temp__2_0[4]
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  mult_1/S1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.405    sub_3/temp__450_carry__1_i_2[0]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.918 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.918    sub_3/S1_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.241 r  sub_3/S1_carry__1/O[1]
                         net (fo=14, routed)          1.016    10.257    mult_6/Qp_reg__25_0[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    10.989 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.989    mult_6/temp_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    mult_6/temp_carry__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.223    mult_6/temp_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  mult_6/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.340    mult_6/temp_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  mult_6/temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.457    mult_6/temp_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.772 r  mult_6/temp_carry__6/O[3]
                         net (fo=3, routed)           1.071    12.843    mult_6/temp_carry__6_n_4
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.307    13.150 r  mult_6/temp__335_carry__6_i_6/O
                         net (fo=1, routed)           0.000    13.150    mult_6/temp__335_carry__6_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.700 r  mult_6/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.700    mult_6/temp__335_carry__6_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.034 r  mult_6/temp__335_carry__7/O[1]
                         net (fo=3, routed)           0.474    14.508    mult_6/temp__335_carry__7_n_6
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.303    14.811 r  mult_6/temp__450_carry__6_i_9/O
                         net (fo=2, routed)           0.509    15.320    mult_6/temp__450_carry__6_i_9_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124    15.444 r  mult_6/temp__450_carry__6_i_1/O
                         net (fo=2, routed)           0.450    15.894    mult_6/temp__450_carry__6_i_1_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    16.018 r  mult_6/temp__450_carry__6_i_5/O
                         net (fo=1, routed)           0.000    16.018    mult_6/temp__450_carry__6_i_5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.419 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.419    mult_6/temp__450_carry__6_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.753 r  mult_6/temp__450_carry__7/O[1]
                         net (fo=1, routed)           0.000    16.753    mult_6/temp__450_carry__7_n_6
    SLICE_X5Y22          FDCE                                         r  mult_6/Qp_reg__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.503    16.844    mult_6/CLK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  mult_6/Qp_reg__11/C
                         clock pessimism              0.260    17.104    
                         clock uncertainty           -0.035    17.069    
    SLICE_X5Y22          FDCE (Setup_fdce_C_D)        0.062    17.131    mult_6/Qp_reg__11
  -------------------------------------------------------------------
                         required time                         17.131    
                         arrival time                         -16.753    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 reg_1/Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_4/temp_carry__2_i_3__4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.334ns  (logic 7.359ns (64.926%)  route 3.975ns (35.074%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 16.788 - 12.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.632     5.153    reg_1/CLK_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  reg_1/Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  reg_1/Qp_reg[0]/Q
                         net (fo=4, routed)           1.111     6.782    reg_2/temp[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.906 r  reg_2/S1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.906    sub_2/temp__1[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.419 r  sub_2/S1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    sub_2/S1_carry_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.536 r  sub_2/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    sub_2/S1_carry__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.653 r  sub_2/S1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.653    sub_2/S1_carry__1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.892 r  sub_2/S1_carry__2/O[2]
                         net (fo=1, routed)           1.768     9.660    mult_4/temp__1_0[14]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    13.873 r  mult_4/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.875    mult_4/temp__1_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    15.393 r  mult_4/temp__2/P[12]
                         net (fo=1, routed)           1.095    16.488    mult_4/temp_carry__2_i_3__4_psdsp_n
    SLICE_X45Y7          FDRE                                         r  mult_4/temp_carry__2_i_3__4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.447    16.788    mult_4/CLK_IBUF_BUFG
    SLICE_X45Y7          FDRE                                         r  mult_4/temp_carry__2_i_3__4_psdsp/C
                         clock pessimism              0.188    16.976    
                         clock uncertainty           -0.035    16.941    
    SLICE_X45Y7          FDRE (Setup_fdre_C_D)       -0.067    16.874    mult_4/temp_carry__2_i_3__4_psdsp
  -------------------------------------------------------------------
                         required time                         16.874    
                         arrival time                         -16.488    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 reg_1/Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_4/temp_carry__0_i_3__4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.334ns  (logic 7.359ns (64.926%)  route 3.975ns (35.074%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 16.789 - 12.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.632     5.153    reg_1/CLK_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  reg_1/Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  reg_1/Qp_reg[0]/Q
                         net (fo=4, routed)           1.111     6.782    reg_2/temp[0]
    SLICE_X12Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.906 r  reg_2/S1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.906    sub_2/temp__1[0]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.419 r  sub_2/S1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.419    sub_2/S1_carry_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.536 r  sub_2/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    sub_2/S1_carry__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.653 r  sub_2/S1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.653    sub_2/S1_carry__1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.892 r  sub_2/S1_carry__2/O[2]
                         net (fo=1, routed)           1.768     9.660    mult_4/temp__1_0[14]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    13.873 r  mult_4/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.875    mult_4/temp__1_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.393 r  mult_4/temp__2/P[4]
                         net (fo=1, routed)           1.095    16.488    mult_4/temp_carry__0_i_3__4_psdsp_n
    SLICE_X45Y5          FDRE                                         r  mult_4/temp_carry__0_i_3__4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.448    16.789    mult_4/CLK_IBUF_BUFG
    SLICE_X45Y5          FDRE                                         r  mult_4/temp_carry__0_i_3__4_psdsp/C
                         clock pessimism              0.188    16.977    
                         clock uncertainty           -0.035    16.942    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)       -0.067    16.875    mult_4/temp_carry__0_i_3__4_psdsp
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                         -16.488    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 temp_carry_i_7__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_7/Qp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 6.837ns (58.648%)  route 4.821ns (41.352%))
  Logic Levels:           21  (CARRY4=14 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 16.856 - 12.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X12Y0          FDCE                                         r  temp_carry_i_7__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDCE (Prop_fdce_C_Q)         0.518     5.609 r  temp_carry_i_7__0/Q
                         net (fo=103, routed)         0.754     6.363    mult_2/S1_carry__6_4
    SLICE_X12Y1          LUT3 (Prop_lut3_I0_O)        0.124     6.487 r  mult_2/temp_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.487    mult_2/temp_carry__0_i_7__0_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.020 r  mult_2/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.020    mult_2/temp_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.343 r  mult_2/temp_carry__1/O[1]
                         net (fo=2, routed)           0.709     8.053    mult_2/temp__2_0[4]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.306     8.359 r  mult_2/S1_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     8.359    sub_4/temp__450_carry__1_i_2__0[0]
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.891 r  sub_4/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.891    sub_4/S1_carry__0_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.204 r  sub_4/S1_carry__1/O[3]
                         net (fo=14, routed)          0.987    10.190    sub_4/temp_carry_i_7__0_0[3]
    SLICE_X2Y3           LUT2 (Prop_lut2_I1_O)        0.306    10.496 r  sub_4/temp_carry__2_i_4__0/O
                         net (fo=1, routed)           0.000    10.496    mult_7/temp__335_carry__1_0[0]
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.009 r  mult_7/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.009    mult_7/temp_carry__2_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.228 r  mult_7/temp_carry__3/O[0]
                         net (fo=3, routed)           0.806    12.034    mult_7/temp_carry__3_n_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.295    12.329 r  mult_7/temp__335_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    12.329    mult_7/temp__335_carry__2_i_7__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.969 r  mult_7/temp__335_carry__2/O[3]
                         net (fo=3, routed)           0.535    13.504    mult_7/temp__335_carry__2_n_4
    SLICE_X7Y3           LUT3 (Prop_lut3_I1_O)        0.306    13.810 r  mult_7/temp__450_carry__2_i_11__0/O
                         net (fo=2, routed)           0.578    14.388    mult_7/temp__450_carry__2_i_11__0_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I1_O)        0.150    14.538 r  mult_7/temp__450_carry__2_i_3__0/O
                         net (fo=2, routed)           0.452    14.990    mult_7/temp__450_carry__2_i_3__0_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.326    15.316 r  mult_7/temp__450_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000    15.316    mult_7/temp__450_carry__2_i_7__0_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.866 r  mult_7/temp__450_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.866    mult_7/temp__450_carry__2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.980 r  mult_7/temp__450_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.980    mult_7/temp__450_carry__3_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.094 r  mult_7/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.094    mult_7/temp__450_carry__4_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.208 r  mult_7/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.208    mult_7/temp__450_carry__5_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.322 r  mult_7/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.322    mult_7/temp__450_carry__6_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.436 r  mult_7/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.436    mult_7/temp__450_carry__7_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.749 r  mult_7/temp__450_carry__8/O[3]
                         net (fo=1, routed)           0.000    16.749    mult_7/temp__450_carry__8_n_4
    SLICE_X4Y9           FDCE                                         r  mult_7/Qp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.515    16.856    mult_7/CLK_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  mult_7/Qp_reg/C
                         clock pessimism              0.260    17.116    
                         clock uncertainty           -0.035    17.081    
    SLICE_X4Y9           FDCE (Setup_fdce_C_D)        0.062    17.143    mult_7/Qp_reg
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.749    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 temp_carry_i_7__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mult_6/Qp_reg__9/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 6.422ns (55.112%)  route 5.231ns (44.888%))
  Logic Levels:           20  (CARRY4=14 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 16.844 - 12.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.558     5.079    CLK_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  temp_carry_i_7__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  temp_carry_i_7__1/Q
                         net (fo=71, routed)          1.035     6.570    mult_1/temp_carry__8_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.694 r  mult_1/temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.694    mult_1/temp_carry__0_i_6_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.092 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    mult_1/temp_carry__0_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.426 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.676     8.102    mult_1/temp__2_0[4]
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  mult_1/S1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.405    sub_3/temp__450_carry__1_i_2[0]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.918 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.918    sub_3/S1_carry__0_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.241 r  sub_3/S1_carry__1/O[1]
                         net (fo=14, routed)          1.016    10.257    mult_6/Qp_reg__25_0[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.732    10.989 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.989    mult_6/temp_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.106 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.106    mult_6/temp_carry__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.223 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.223    mult_6/temp_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.340 r  mult_6/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.340    mult_6/temp_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.457 r  mult_6/temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.457    mult_6/temp_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.772 r  mult_6/temp_carry__6/O[3]
                         net (fo=3, routed)           1.071    12.843    mult_6/temp_carry__6_n_4
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.307    13.150 r  mult_6/temp__335_carry__6_i_6/O
                         net (fo=1, routed)           0.000    13.150    mult_6/temp__335_carry__6_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.700 r  mult_6/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.700    mult_6/temp__335_carry__6_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.034 r  mult_6/temp__335_carry__7/O[1]
                         net (fo=3, routed)           0.474    14.508    mult_6/temp__335_carry__7_n_6
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.303    14.811 r  mult_6/temp__450_carry__6_i_9/O
                         net (fo=2, routed)           0.509    15.320    mult_6/temp__450_carry__6_i_9_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124    15.444 r  mult_6/temp__450_carry__6_i_1/O
                         net (fo=2, routed)           0.450    15.894    mult_6/temp__450_carry__6_i_1_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    16.018 r  mult_6/temp__450_carry__6_i_5/O
                         net (fo=1, routed)           0.000    16.018    mult_6/temp__450_carry__6_i_5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.419 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.419    mult_6/temp__450_carry__6_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.732 r  mult_6/temp__450_carry__7/O[3]
                         net (fo=1, routed)           0.000    16.732    mult_6/temp__450_carry__7_n_4
    SLICE_X5Y22          FDCE                                         r  mult_6/Qp_reg__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  CLK (IN)
                         net (fo=0)                   0.000    12.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.503    16.844    mult_6/CLK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  mult_6/Qp_reg__9/C
                         clock pessimism              0.260    17.104    
                         clock uncertainty           -0.035    17.069    
    SLICE_X5Y22          FDCE (Setup_fdce_C_D)        0.062    17.131    mult_6/Qp_reg__9
  -------------------------------------------------------------------
                         required time                         17.131    
                         arrival time                         -16.732    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_3/Qp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.190ns (42.973%)  route 0.252ns (57.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.476    cu_mod/CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/Q
                         net (fo=96, routed)          0.252     1.869    cu_mod/FSM_sequential_Qp_reg[2]_rep__1_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.049     1.918 r  cu_mod/Qp[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.918    reg_3/D[5]
    SLICE_X6Y10          FDCE                                         r  reg_3/Qp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.862     1.989    reg_3/CLK_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  reg_3/Qp_reg[5]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131     1.642    reg_3/Qp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_1/Qp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.452%)  route 0.252ns (57.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.476    cu_mod/CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/Q
                         net (fo=96, routed)          0.252     1.869    cu_mod/FSM_sequential_Qp_reg[2]_rep__1_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.914 r  cu_mod/Qp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.914    reg_1/D[7]
    SLICE_X6Y10          FDCE                                         r  reg_1/Qp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.862     1.989    reg_1/CLK_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  reg_1/Qp_reg[7]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.121     1.632    reg_1/Qp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_3/Qp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.183ns (44.077%)  route 0.232ns (55.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.476    cu_mod/CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/Q
                         net (fo=96, routed)          0.232     1.849    cu_mod/FSM_sequential_Qp_reg[2]_rep__1_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.042     1.891 r  cu_mod/Qp[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.891    reg_3/D[0]
    SLICE_X3Y10          FDCE                                         r  reg_3/Qp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.864     1.991    reg_3/CLK_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  reg_3/Qp_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.105     1.597    reg_3/Qp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_3/Qp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.184ns (33.586%)  route 0.364ns (66.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.476    cu_mod/CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/Q
                         net (fo=96, routed)          0.364     1.981    cu_mod/FSM_sequential_Qp_reg[2]_rep__1_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.043     2.024 r  cu_mod/Qp[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.024    reg_3/D[3]
    SLICE_X6Y10          FDCE                                         r  reg_3/Qp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.862     1.989    reg_3/CLK_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  reg_3/Qp_reg[3]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131     1.642    reg_3/Qp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_3/Qp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.184ns (33.586%)  route 0.364ns (66.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.476    cu_mod/CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/Q
                         net (fo=96, routed)          0.364     1.981    cu_mod/FSM_sequential_Qp_reg[2]_rep__1_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.043     2.024 r  cu_mod/Qp[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.024    reg_3/D[6]
    SLICE_X6Y10          FDCE                                         r  reg_3/Qp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.862     1.989    reg_3/CLK_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  reg_3/Qp_reg[6]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131     1.642    reg_3/Qp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_3/Qp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.212ns (38.198%)  route 0.343ns (61.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.565     1.448    cu_mod/CLK_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164     1.612 r  cu_mod/FSM_sequential_Qp_reg[1]/Q
                         net (fo=103, routed)         0.343     1.955    cu_mod/Qp[1]
    SLICE_X10Y15         LUT4 (Prop_lut4_I2_O)        0.048     2.003 r  cu_mod/Qp[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.003    reg_3/D[11]
    SLICE_X10Y15         FDCE                                         r  reg_3/Qp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.830     1.957    reg_3/CLK_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  reg_3/Qp_reg[11]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     1.610    reg_3/Qp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_1/Qp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.828%)  route 0.364ns (66.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.476    cu_mod/CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/Q
                         net (fo=96, routed)          0.364     1.981    cu_mod/FSM_sequential_Qp_reg[2]_rep__1_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.045     2.026 r  cu_mod/Qp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.026    reg_1/D[4]
    SLICE_X6Y10          FDCE                                         r  reg_1/Qp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.862     1.989    reg_1/CLK_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  reg_1/Qp_reg[4]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.121     1.632    reg_1/Qp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_1/Qp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.828%)  route 0.364ns (66.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.593     1.476    cu_mod/CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cu_mod/FSM_sequential_Qp_reg[2]_rep__1/Q
                         net (fo=96, routed)          0.364     1.981    cu_mod/FSM_sequential_Qp_reg[2]_rep__1_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I0_O)        0.045     2.026 r  cu_mod/Qp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.026    reg_1/D[2]
    SLICE_X6Y10          FDCE                                         r  reg_1/Qp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.862     1.989    reg_1/CLK_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  reg_1/Qp_reg[2]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.120     1.631    reg_1/Qp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_2/Qp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.212ns (37.925%)  route 0.347ns (62.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.565     1.448    cu_mod/CLK_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164     1.612 r  cu_mod/FSM_sequential_Qp_reg[1]/Q
                         net (fo=103, routed)         0.347     1.959    cu_mod/Qp[1]
    SLICE_X10Y15         LUT4 (Prop_lut4_I2_O)        0.048     2.007 r  cu_mod/Qp[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.007    reg_2/D[6]
    SLICE_X10Y15         FDCE                                         r  reg_2/Qp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.830     1.957    reg_2/CLK_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  reg_2/Qp_reg[6]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.131     1.610    reg_2/Qp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            reg_2/Qp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.862%)  route 0.343ns (62.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.565     1.448    cu_mod/CLK_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164     1.612 r  cu_mod/FSM_sequential_Qp_reg[1]/Q
                         net (fo=103, routed)         0.343     1.955    cu_mod/Qp[1]
    SLICE_X10Y15         LUT4 (Prop_lut4_I2_O)        0.045     2.000 r  cu_mod/Qp[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.000    reg_2/D[11]
    SLICE_X10Y15         FDCE                                         r  reg_2/Qp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.830     1.957    reg_2/CLK_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  reg_2/Qp_reg[11]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120     1.599    reg_2/Qp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.401    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         12.000      9.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X0Y5     mult_3/temp__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X1Y5     mult_4/temp__0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         12.000      11.000     SLICE_X45Y4    mult_4/Qp_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         12.000      11.000     SLICE_X47Y6    mult_4/Qp_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         12.000      11.000     SLICE_X47Y8    mult_4/Qp_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         12.000      11.000     SLICE_X47Y8    mult_4/Qp_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         12.000      11.000     SLICE_X47Y8    mult_4/Qp_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         12.000      11.000     SLICE_X47Y8    mult_4/Qp_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         12.000      11.000     SLICE_X47Y10   mult_4/Qp_reg[15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X11Y21   reg_1/Qp_reg[25]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X11Y21   reg_1/Qp_reg[26]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X11Y21   reg_2/Qp_reg[16]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X11Y21   reg_2/Qp_reg[25]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X11Y21   reg_2/Qp_reg[26]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X11Y21   reg_2/Qp_reg[31]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X11Y21   reg_3/Qp_reg[16]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X11Y21   reg_3/Qp_reg[31]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X47Y8    mult_4/Qp_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.000       5.500      SLICE_X47Y8    mult_4/Qp_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X13Y19   mult_1/temp_carry__0_i_1__3_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X13Y19   mult_1/temp_carry__0_i_2__3_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X13Y19   mult_1/temp_carry__0_i_3__3_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X12Y20   mult_1/temp_carry__0_i_4__3_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X12Y20   mult_1/temp_carry__1_i_1__3_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X12Y20   mult_1/temp_carry__1_i_2__3_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X13Y20   mult_1/temp_carry__1_i_4__3_psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X15Y1    mult_2/temp_carry__0_i_1__2_psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X13Y1    mult_2/temp_carry__0_i_2__2_psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X15Y1    mult_2/temp_carry__0_i_3__2_psdsp/C



