# BabySoC Functional Modelling

## ðŸ“Œ Objective

To understand **System-on-Chip (SoC) fundamentals** and practice **functional modelling** of the BabySoC using simulation tools:

-   **Icarus Verilog (iverilog)** for compiling and simulating Verilog modules.
    
-   **GTKWave** for analyzing waveforms (.vcd).

## ðŸ“‚ Project Structure
VSDBabySoC/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ include/             # Header files and parameter definitions
â”‚   â”œâ”€â”€ module/              # RTL source files
â”‚   â”‚   â”œâ”€â”€ vsdbabysoc.v     # Top-level SoC
â”‚   â”‚   â”œâ”€â”€ rvmyth.v         # RISC-V core
â”‚   â”‚   â”œâ”€â”€ avsdpll.v        # PLL module
â”‚   â”‚   â”œâ”€â”€ avsddac.v        # DAC module
â”‚   â”‚   â”œâ”€â”€ clk_gate.v       # Clock gating logic
â”‚   â”‚   â”œâ”€â”€ pseudo_rand.sv   # Random generator
â”‚   â”‚   â”œâ”€â”€ pseudo_rand_gen.sv
â”‚   â”‚   â””â”€â”€ testbench.v      # Main testbench
â””â”€â”€ output/                  # Simulation outputs
