\documentclass[9pt,letterpaper]{article}
\usepackage[left=1.5cm, right=1.5cm, top=2cm]{geometry}
\usepackage{ltablex}
\usepackage{makecell}
\usepackage{tabularx}
\renewcommand\familydefault{\sfdefault}
\usepackage[T1]{fontenc}
\usepackage[usenames, dvipsnames]{color}
\definecolor{parentcolor}{rgb}{0.325, 0.408, 0.584}
\definecolor{modulecolor}{rgb}{1.000, 1.000, 1.000}

\date{}

\renewcommand{\contentsname}{Modules}

\usepackage{hyperref}
\setcounter{tocdepth}{4}
\hypersetup{
    colorlinks=true, %set true if you want colored links
    linktoc=all,     %set to all if you want both sections and subsections linked
    linkcolor=black, %choose some color if you want links to stand out
}

\title{UCLA DRS DAQ Address Table}
% START: ADDRESS_TABLE_VERSION :: DO NOT EDIT
    \author{\\ v03.02.05.0C \\ 20190611}
% END: ADDRESS_TABLE_VERSION :: DO NOT EDIT
\begin{document}

\maketitle
%tableofcontents

% START: ADDRESS_TABLE :: DO NOT EDIT

    \pagebreak
    \section{Module: MT \hfill \texttt{0x0}}

    Implements various control and monitoring functions of the DRS Logic\\

    \renewcommand{\arraystretch}{1.3}
    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{MT}}}

    \vspace{4mm}
    \noindent
    Implements various control and monitoring functions of the DRS Logic
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    LOOPBACK & \texttt{0x0} & \texttt{[31:0]} & rw & \texttt{0x0} & Loopback register \\\hline
    CLOCK\_RATE & \texttt{0x1} & \texttt{[31:0]} & r & \texttt{} & System clock frequency \\\hline
    FB\_CLOCK\_RATE\_0 & \texttt{0x2} & \texttt{[31:0]} & r & \texttt{} & Feedback clock frequency \\\hline
    FB\_CLOCK\_RATE\_1 & \texttt{0x3} & \texttt{[31:0]} & r & \texttt{} & Feedback clock frequency \\\hline
    FB\_CLOCK\_RATE\_2 & \texttt{0x4} & \texttt{[31:0]} & r & \texttt{} & Feedback clock frequency \\\hline
    FB\_CLOCK\_RATE\_3 & \texttt{0x5} & \texttt{[31:0]} & r & \texttt{} & Feedback clock frequency \\\hline
    FB\_CLOCK\_RATE\_4 & \texttt{0x6} & \texttt{[31:0]} & r & \texttt{} & Feedback clock frequency \\\hline
    DSI\_ON & \texttt{0x7} & \texttt{[4:0]} & rw & \texttt{0x1F} & Bitmask 1 = enable DSI \\\hline
    FORCE\_TRIGGER & \texttt{0x8} & \texttt{[0:0]} & w & Pulse & Write 1 to generate a trigger \\\hline
    TRIG\_GEN\_RATE & \texttt{0x9} & \texttt{[31:0]} & rw & \texttt{0x0} & Rate of generated triggers f\_trig =(2\^32-1) * clk\_period * rate \\\hline
    RESYNC & \texttt{0xa} & \texttt{[0:0]} & w & Pulse & Write 1 to resync \\\hline
    UCLA\_TRIG\_EN & \texttt{0xb} & \texttt{[0:0]} & rw & \texttt{0x0} & 1 to enable the ucla trigger \\\hline
    SSL\_TRIG\_EN & \texttt{0xb} & \texttt{[1:1]} & rw & \texttt{0x0} & 1 to enable the ucla trigger \\\hline
    ANY\_TRIG\_EN & \texttt{0xb} & \texttt{[2:2]} & rw & \texttt{0x0} & 1 to enable the ucla trigger \\\hline
    EVENT\_CNT\_RESET & \texttt{0xc} & \texttt{[0:0]} & w & Pulse & Write 1 to reset the event counter \\\hline
    EVENT\_CNT & \texttt{0xd} & \texttt{[31:0]} & r & \texttt{} & Event Counter \\\hline
    TIU\_EMULATION\_MODE & \texttt{0xe} & \texttt{[0:0]} & rw & \texttt{0x1} & 1 to emulate the TIU \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{MT.EVENT\_QUEUE}}}

    \vspace{4mm}
    \noindent
    DAQ Buffer
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    RESET & \texttt{0x10} & \texttt{[0:0]} & w & Pulse & DAQ Buffer Reset \\\hline
    DATA & \texttt{0x11} & \texttt{[31:0]} & r & \texttt{} & DAQ Read Data \\\hline
    FULL & \texttt{0x12} & \texttt{[0:0]} & r & \texttt{} & DAQ Buffer Full \\\hline
    EMPTY & \texttt{0x12} & \texttt{[1:1]} & r & \texttt{} & DAQ Buffer Empty \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{MT}}}

    \vspace{4mm}
    \noindent
    Implements various control and monitoring functions of the DRS Logic
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    TRIG\_MASK\_A & \texttt{0x15} & \texttt{[31:0]} & rw & \texttt{0x0} & Bitmask for the A trigger \\\hline
    TRIG\_MASK\_B & \texttt{0x16} & \texttt{[31:0]} & rw & \texttt{0x0} & Bitmask for the B trigger \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{MT.HIT\_COUNTERS}}}

    \vspace{4mm}
    \noindent
    Counters
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    RB0 & \texttt{0x20} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=0 \\\hline
    RB1 & \texttt{0x21} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=1 \\\hline
    RB2 & \texttt{0x22} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=2 \\\hline
    RB3 & \texttt{0x23} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=3 \\\hline
    RB4 & \texttt{0x24} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=4 \\\hline
    RB5 & \texttt{0x25} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=5 \\\hline
    RB6 & \texttt{0x26} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=6 \\\hline
    RB7 & \texttt{0x27} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=7 \\\hline
    RB8 & \texttt{0x28} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=8 \\\hline
    RB9 & \texttt{0x29} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=9 \\\hline
    RB10 & \texttt{0x2a} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=10 \\\hline
    RB11 & \texttt{0x2b} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=11 \\\hline
    RB12 & \texttt{0x2c} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=12 \\\hline
    RB13 & \texttt{0x2d} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=13 \\\hline
    RB14 & \texttt{0x2e} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=14 \\\hline
    RB15 & \texttt{0x2f} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=15 \\\hline
    RB16 & \texttt{0x30} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=16 \\\hline
    RB17 & \texttt{0x31} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=17 \\\hline
    RB18 & \texttt{0x32} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=18 \\\hline
    RB19 & \texttt{0x33} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=19 \\\hline
    RB20 & \texttt{0x34} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=20 \\\hline
    RB21 & \texttt{0x35} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=21 \\\hline
    RB22 & \texttt{0x36} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=22 \\\hline
    RB23 & \texttt{0x37} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=23 \\\hline
    RB24 & \texttt{0x38} & \texttt{[15:0]} & r & \texttt{} & hit count on LT=24 \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{MT}}}

    \vspace{4mm}
    \noindent
    Implements various control and monitoring functions of the DRS Logic
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    ETH\_RX\_BAD\_FRAME\_CNT & \texttt{0x3d} & \texttt{[15:0]} & r & \texttt{} & Ethernet MAC bad frame error \\\hline
    ETH\_RX\_BAD\_FCS\_CNT & \texttt{0x3d} & \texttt{[31:16]} & r & \texttt{} & Ethernet MAC bad fcs \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{MT.CHANNEL\_MASK}}}

    \vspace{4mm}
    \noindent
    1 to mask a channel
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    LT0 & \texttt{0x40} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=0 \\\hline
    LT1 & \texttt{0x41} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=1 \\\hline
    LT2 & \texttt{0x42} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=2 \\\hline
    LT3 & \texttt{0x43} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=3 \\\hline
    LT4 & \texttt{0x44} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=4 \\\hline
    LT5 & \texttt{0x45} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=5 \\\hline
    LT6 & \texttt{0x46} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=6 \\\hline
    LT7 & \texttt{0x47} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=7 \\\hline
    LT8 & \texttt{0x48} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=8 \\\hline
    LT9 & \texttt{0x49} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=9 \\\hline
    LT10 & \texttt{0x4a} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=10 \\\hline
    LT11 & \texttt{0x4b} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=11 \\\hline
    LT12 & \texttt{0x4c} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=12 \\\hline
    LT13 & \texttt{0x4d} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=13 \\\hline
    LT14 & \texttt{0x4e} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=14 \\\hline
    LT15 & \texttt{0x4f} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=15 \\\hline
    LT16 & \texttt{0x50} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=16 \\\hline
    LT17 & \texttt{0x51} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=17 \\\hline
    LT18 & \texttt{0x52} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=18 \\\hline
    LT19 & \texttt{0x53} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=19 \\\hline
    LT20 & \texttt{0x54} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=20 \\\hline
    LT21 & \texttt{0x55} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=21 \\\hline
    LT22 & \texttt{0x56} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=22 \\\hline
    LT23 & \texttt{0x57} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=23 \\\hline
    LT24 & \texttt{0x58} & \texttt{[7:0]} & rw & \texttt{0x0} & 1 to mask a channel of LT=24 \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{MT.COARSE\_DELAYS}}}

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    LT0 & \texttt{0xc0} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 0 \\\hline
    LT1 & \texttt{0xc1} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 1 \\\hline
    LT2 & \texttt{0xc2} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 2 \\\hline
    LT3 & \texttt{0xc3} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 3 \\\hline
    LT4 & \texttt{0xc4} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 4 \\\hline
    LT5 & \texttt{0xc5} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 5 \\\hline
    LT6 & \texttt{0xc6} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 6 \\\hline
    LT7 & \texttt{0xc7} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 7 \\\hline
    LT8 & \texttt{0xc8} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 8 \\\hline
    LT9 & \texttt{0xc9} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 9 \\\hline
    LT10 & \texttt{0xca} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 10 \\\hline
    LT11 & \texttt{0xcb} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 11 \\\hline
    LT12 & \texttt{0xcc} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 12 \\\hline
    LT13 & \texttt{0xcd} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 13 \\\hline
    LT14 & \texttt{0xce} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 14 \\\hline
    LT15 & \texttt{0xcf} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 15 \\\hline
    LT16 & \texttt{0xd0} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 16 \\\hline
    LT17 & \texttt{0xd1} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 17 \\\hline
    LT18 & \texttt{0xd2} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 18 \\\hline
    LT19 & \texttt{0xd3} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 19 \\\hline
    LT20 & \texttt{0xd4} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 20 \\\hline
    LT21 & \texttt{0xd5} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 21 \\\hline
    LT22 & \texttt{0xd6} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 22 \\\hline
    LT23 & \texttt{0xd7} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 23 \\\hline
    LT24 & \texttt{0xd8} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 24 \\\hline
    LT25 & \texttt{0xd9} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 25 \\\hline
    LT26 & \texttt{0xda} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 26 \\\hline
    LT27 & \texttt{0xdb} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 27 \\\hline
    LT28 & \texttt{0xdc} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 28 \\\hline
    LT29 & \texttt{0xdd} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 29 \\\hline
    LT30 & \texttt{0xde} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 30 \\\hline
    LT31 & \texttt{0xdf} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 31 \\\hline
    LT32 & \texttt{0xe0} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 32 \\\hline
    LT33 & \texttt{0xe1} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 33 \\\hline
    LT34 & \texttt{0xe2} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 34 \\\hline
    LT35 & \texttt{0xe3} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 35 \\\hline
    LT36 & \texttt{0xe4} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 36 \\\hline
    LT37 & \texttt{0xe5} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 37 \\\hline
    LT38 & \texttt{0xe6} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 38 \\\hline
    LT39 & \texttt{0xe7} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 39 \\\hline
    LT40 & \texttt{0xe8} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 40 \\\hline
    LT41 & \texttt{0xe9} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 41 \\\hline
    LT42 & \texttt{0xea} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 42 \\\hline
    LT43 & \texttt{0xeb} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 43 \\\hline
    LT44 & \texttt{0xec} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 44 \\\hline
    LT45 & \texttt{0xed} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 45 \\\hline
    LT46 & \texttt{0xee} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 46 \\\hline
    LT47 & \texttt{0xef} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 47 \\\hline
    LT48 & \texttt{0xf0} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 48 \\\hline
    LT49 & \texttt{0xf1} & \texttt{[3:0]} & rw & \texttt{0x0} & Integer clock delay of LT LINK 49 \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{MT.XADC}}}

    \vspace{4mm}
    \noindent
    Zynq XADC
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    CALIBRATION & \texttt{0x120} & \texttt{[11:0]} & r & \texttt{} & XADC Calibration \\\hline
    VCCPINT & \texttt{0x120} & \texttt{[27:16]} & r & \texttt{} & XADC vccpint \\\hline
    VCCPAUX & \texttt{0x121} & \texttt{[11:0]} & r & \texttt{} & XADC Calibration \\\hline
    VCCODDR & \texttt{0x121} & \texttt{[27:16]} & r & \texttt{} & XADC vccoddr \\\hline
    TEMP & \texttt{0x122} & \texttt{[11:0]} & r & \texttt{} & XADC Temperature \\\hline
    VCCINT & \texttt{0x122} & \texttt{[27:16]} & r & \texttt{} & XADC vccint \\\hline
    VCCAUX & \texttt{0x123} & \texttt{[11:0]} & r & \texttt{} & XADC VCCAUX \\\hline
    VCCBRAM & \texttt{0x123} & \texttt{[27:16]} & r & \texttt{} & XADC vccbram \\\hline
    \end{tabularx}
    \vspace{5mm}


    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{MT.HOG}}}

    \vspace{4mm}
    \noindent
    HOG Parameters
    \noindent

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    GLOBAL\_DATE & \texttt{0x200} & \texttt{[31:0]} & r & \texttt{} & HOG Global Date \\\hline
    GLOBAL\_TIME & \texttt{0x201} & \texttt{[31:0]} & r & \texttt{} & HOG Global Time \\\hline
    GLOBAL\_VER & \texttt{0x202} & \texttt{[31:0]} & r & \texttt{} & HOG Global Version \\\hline
    GLOBAL\_SHA & \texttt{0x203} & \texttt{[31:0]} & r & \texttt{} & HOG Global SHA \\\hline
    TOP\_SHA & \texttt{0x204} & \texttt{[31:0]} & r & \texttt{} & HOG Top SHA \\\hline
    TOP\_VER & \texttt{0x205} & \texttt{[31:0]} & r & \texttt{} & HOG Top Version \\\hline
    HOG\_SHA & \texttt{0x206} & \texttt{[31:0]} & r & \texttt{} & HOG SHA \\\hline
    HOG\_VER & \texttt{0x207} & \texttt{[31:0]} & r & \texttt{} & HOG Version \\\hline
    \end{tabularx}
    \vspace{5mm}



    \pagebreak
    \section{Module: SPI \hfill \texttt{0x1000}}

    \\

    \renewcommand{\arraystretch}{1.3}
    \noindent
    \subsection*{\textcolor{parentcolor}{\textbf{SPI}}}

    \keepXColumns
    \begin{tabularx}{\linewidth}{ | l | l | r | c | l | X | }
    \hline
    \textbf{Node} & \textbf{Adr} & \textbf{Bits} & \textbf{Perm} & \textbf{Def} & \textbf{Description} \\\hline
    \nopagebreak
    d0 & \texttt{0x1000} & \texttt{[31:0]} & rw & \texttt{} & Data reg 0 \\\hline
    d1 & \texttt{0x1001} & \texttt{[31:0]} & rw & \texttt{} & Data reg 1 \\\hline
    d2 & \texttt{0x1002} & \texttt{[31:0]} & rw & \texttt{} & Data reg 2 \\\hline
    d3 & \texttt{0x1003} & \texttt{[31:0]} & rw & \texttt{} & Data reg 3 \\\hline
    ctrl & \texttt{0x1004} & \texttt{[31:0]} & rw & \texttt{} & Control reg \\\hline
    divider & \texttt{0x1005} & \texttt{[31:0]} & rw & \texttt{} & Clock divider reg \\\hline
    ss & \texttt{0x1006} & \texttt{[31:0]} & rw & \texttt{} & Slave select reg \\\hline
    \end{tabularx}
    \vspace{5mm}


% END: ADDRESS_TABLE :: DO NOT EDIT

\end{document}


