// Seed: 4224295890
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  reg id_5;
  always id_2 <= 1;
  initial id_5 <= id_1;
  logic id_6 (
      id_1,
      id_2
  );
  always id_4 = 1;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri id_0
);
  assign id_3 = id_0;
  always id_4.id_4.id_1[""] = id_0[1];
  integer id_6;
  assign id_3 = id_4;
  logic id_7, id_8;
endmodule
`timescale 1ps / 1ps
