

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Thu Apr 19 10:53:11 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  21504|  21504|      1536|          -|          -|    14|    no    |
        | + Loop 1.1              |   1534|   1534|       767|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1          |    756|    756|        54|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1      |     52|     52|        26|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     24|     24|         3|          -|          -|     8|    no    |
        |  ++ Loop 1.1.2          |      8|      8|         1|          -|          -|     8|    no    |
        |- Loop 2                 |      ?|      ?|         1|          -|          -|     ?|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    347|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    800|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        -|      -|    3710|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    3776|   1269|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       3|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+----------------------+---------+-------+----+-----+
    |pool_fcmp_32ns_32bkb_U1  |pool_fcmp_32ns_32bkb  |        0|      0|  66|  239|
    |pool_mux_1127_32_cud_U2  |pool_mux_1127_32_cud  |        0|      0|   0|  561|
    +-------------------------+----------------------+---------+-------+----+-----+
    |Total                    |                      |        0|      0|  66|  800|
    +-------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |channel_1_fu_2167_p2             |     +    |      0|  0|  13|           4|           1|
    |i_1_fu_841_p2                    |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_875_p2                    |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_927_p2                    |     +    |      0|  0|  13|           4|           1|
    |l_1_fu_857_p2                    |     +    |      0|  0|  10|           1|           2|
    |m_1_fu_899_p2                    |     +    |      0|  0|  10|           1|           2|
    |tmp_120_fu_1278_p113             |     +    |      0|  0|  15|           7|           7|
    |ap_block_state10                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state6                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state8                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9                  |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_916_p2                |    and   |      0|  0|   8|           1|           1|
    |sel_tmp2_fu_1590_p2              |    and   |      0|  0|   8|           1|           1|
    |tmp_127_fu_1578_p2               |    and   |      0|  0|   8|           1|           1|
    |tmp_129_fu_1584_p2               |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_835_p2              |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_851_p2              |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_869_p2              |   icmp   |      0|  0|   9|           4|           3|
    |exitcond5_fu_893_p2              |   icmp   |      0|  0|   9|           2|           3|
    |exitcond6_fu_921_p2              |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_2161_p2              |   icmp   |      0|  0|  11|           4|           5|
    |notlhs8_fu_1560_p2               |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_1542_p2                |   icmp   |      0|  0|  11|           8|           2|
    |notrhs9_fu_1566_p2               |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_1548_p2                |   icmp   |      0|  0|  18|          23|           1|
    |tmp_3_fu_863_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_9_fu_910_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |ap_predicate_op531_write_state8  |    or    |      0|  0|   8|           1|           1|
    |tmp_125_fu_1554_p2               |    or    |      0|  0|   8|           1|           1|
    |tmp_126_fu_1572_p2               |    or    |      0|  0|   8|           1|           1|
    |tmp_7_fu_905_p2                  |    or    |      0|  0|   8|           1|           1|
    |out_V_din                        |  select  |      0|  0|  32|           1|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 347|         124|          89|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  50|         11|    1|         11|
    |channel_reg_820  |   9|          2|    4|          8|
    |i_reg_765        |   9|          2|    4|          8|
    |in_V_blk_n       |   9|          2|    1|          2|
    |j_reg_787        |   9|          2|    4|          8|
    |k_reg_809        |   9|          2|    4|          8|
    |l_reg_776        |   9|          2|    2|          4|
    |m_reg_798        |   9|          2|    2|          4|
    |out_V_blk_n      |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 122|         27|   23|         55|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  10|   0|   10|          0|
    |channel_reg_820    |   4|   0|    4|          0|
    |i_1_reg_2848       |   4|   0|    4|          0|
    |i_reg_765          |   4|   0|    4|          0|
    |j_1_reg_2874       |   4|   0|    4|          0|
    |j_reg_787          |   4|   0|    4|          0|
    |k_1_reg_2904       |   4|   0|    4|          0|
    |k_reg_809          |   4|   0|    4|          0|
    |l_1_reg_2861       |   2|   0|    2|          0|
    |l_reg_776          |   2|   0|    2|          0|
    |m_1_reg_2887       |   2|   0|    2|          0|
    |m_reg_798          |   2|   0|    2|          0|
    |or_cond_reg_2897   |   1|   0|    1|          0|
    |sel_tmp2_reg_2927  |   1|   0|    1|          0|
    |tmp_100_fu_380     |  32|   0|   32|          0|
    |tmp_101_fu_376     |  32|   0|   32|          0|
    |tmp_102_fu_372     |  32|   0|   32|          0|
    |tmp_103_fu_368     |  32|   0|   32|          0|
    |tmp_104_fu_364     |  32|   0|   32|          0|
    |tmp_105_fu_360     |  32|   0|   32|          0|
    |tmp_106_fu_356     |  32|   0|   32|          0|
    |tmp_107_fu_352     |  32|   0|   32|          0|
    |tmp_108_fu_348     |  32|   0|   32|          0|
    |tmp_109_fu_344     |  32|   0|   32|          0|
    |tmp_110_fu_340     |  32|   0|   32|          0|
    |tmp_111_fu_336     |  32|   0|   32|          0|
    |tmp_112_fu_332     |  32|   0|   32|          0|
    |tmp_113_fu_328     |  32|   0|   32|          0|
    |tmp_114_fu_324     |  32|   0|   32|          0|
    |tmp_115_fu_320     |  32|   0|   32|          0|
    |tmp_116_fu_316     |  32|   0|   32|          0|
    |tmp_117_fu_312     |  32|   0|   32|          0|
    |tmp_118_reg_2853   |   1|   0|    1|          0|
    |tmp_11_fu_732      |  32|   0|   32|          0|
    |tmp_120_reg_2920   |  32|   0|   32|          0|
    |tmp_12_fu_728      |  32|   0|   32|          0|
    |tmp_130_reg_2909   |  32|   0|   32|          0|
    |tmp_13_fu_308      |  32|   0|   32|          0|
    |tmp_14_fu_724      |  32|   0|   32|          0|
    |tmp_15_fu_720      |  32|   0|   32|          0|
    |tmp_16_fu_716      |  32|   0|   32|          0|
    |tmp_17_fu_712      |  32|   0|   32|          0|
    |tmp_18_fu_708      |  32|   0|   32|          0|
    |tmp_19_fu_704      |  32|   0|   32|          0|
    |tmp_1_fu_296       |  32|   0|   32|          0|
    |tmp_20_fu_700      |  32|   0|   32|          0|
    |tmp_21_fu_696      |  32|   0|   32|          0|
    |tmp_22_fu_692      |  32|   0|   32|          0|
    |tmp_23_fu_688      |  32|   0|   32|          0|
    |tmp_24_fu_684      |  32|   0|   32|          0|
    |tmp_25_fu_680      |  32|   0|   32|          0|
    |tmp_26_fu_676      |  32|   0|   32|          0|
    |tmp_27_fu_672      |  32|   0|   32|          0|
    |tmp_28_fu_668      |  32|   0|   32|          0|
    |tmp_29_fu_664      |  32|   0|   32|          0|
    |tmp_2_fu_300       |  32|   0|   32|          0|
    |tmp_30_fu_660      |  32|   0|   32|          0|
    |tmp_31_fu_656      |  32|   0|   32|          0|
    |tmp_32_fu_652      |  32|   0|   32|          0|
    |tmp_33_fu_648      |  32|   0|   32|          0|
    |tmp_34_fu_644      |  32|   0|   32|          0|
    |tmp_35_fu_640      |  32|   0|   32|          0|
    |tmp_36_fu_636      |  32|   0|   32|          0|
    |tmp_37_fu_632      |  32|   0|   32|          0|
    |tmp_38_fu_628      |  32|   0|   32|          0|
    |tmp_39_fu_624      |  32|   0|   32|          0|
    |tmp_3_reg_2866     |   1|   0|    1|          0|
    |tmp_40_fu_620      |  32|   0|   32|          0|
    |tmp_41_fu_616      |  32|   0|   32|          0|
    |tmp_42_fu_612      |  32|   0|   32|          0|
    |tmp_43_fu_608      |  32|   0|   32|          0|
    |tmp_44_fu_604      |  32|   0|   32|          0|
    |tmp_45_fu_600      |  32|   0|   32|          0|
    |tmp_46_fu_596      |  32|   0|   32|          0|
    |tmp_47_fu_592      |  32|   0|   32|          0|
    |tmp_48_fu_588      |  32|   0|   32|          0|
    |tmp_49_fu_584      |  32|   0|   32|          0|
    |tmp_4_fu_736       |  32|   0|   32|          0|
    |tmp_50_fu_580      |  32|   0|   32|          0|
    |tmp_51_fu_576      |  32|   0|   32|          0|
    |tmp_52_fu_572      |  32|   0|   32|          0|
    |tmp_53_fu_568      |  32|   0|   32|          0|
    |tmp_54_fu_564      |  32|   0|   32|          0|
    |tmp_55_fu_560      |  32|   0|   32|          0|
    |tmp_56_fu_556      |  32|   0|   32|          0|
    |tmp_57_fu_552      |  32|   0|   32|          0|
    |tmp_58_fu_548      |  32|   0|   32|          0|
    |tmp_59_fu_544      |  32|   0|   32|          0|
    |tmp_5_fu_304       |  32|   0|   32|          0|
    |tmp_60_fu_540      |  32|   0|   32|          0|
    |tmp_61_fu_536      |  32|   0|   32|          0|
    |tmp_62_fu_532      |  32|   0|   32|          0|
    |tmp_63_fu_528      |  32|   0|   32|          0|
    |tmp_64_fu_524      |  32|   0|   32|          0|
    |tmp_65_fu_520      |  32|   0|   32|          0|
    |tmp_66_fu_516      |  32|   0|   32|          0|
    |tmp_67_fu_512      |  32|   0|   32|          0|
    |tmp_68_fu_508      |  32|   0|   32|          0|
    |tmp_69_fu_504      |  32|   0|   32|          0|
    |tmp_70_fu_500      |  32|   0|   32|          0|
    |tmp_71_fu_496      |  32|   0|   32|          0|
    |tmp_72_fu_492      |  32|   0|   32|          0|
    |tmp_73_fu_488      |  32|   0|   32|          0|
    |tmp_74_fu_484      |  32|   0|   32|          0|
    |tmp_75_fu_480      |  32|   0|   32|          0|
    |tmp_76_fu_476      |  32|   0|   32|          0|
    |tmp_77_fu_472      |  32|   0|   32|          0|
    |tmp_78_fu_468      |  32|   0|   32|          0|
    |tmp_79_fu_464      |  32|   0|   32|          0|
    |tmp_7_reg_2892     |   1|   0|    1|          0|
    |tmp_80_fu_460      |  32|   0|   32|          0|
    |tmp_81_fu_456      |  32|   0|   32|          0|
    |tmp_82_fu_452      |  32|   0|   32|          0|
    |tmp_83_fu_448      |  32|   0|   32|          0|
    |tmp_84_fu_444      |  32|   0|   32|          0|
    |tmp_85_fu_440      |  32|   0|   32|          0|
    |tmp_86_fu_436      |  32|   0|   32|          0|
    |tmp_87_fu_432      |  32|   0|   32|          0|
    |tmp_88_fu_428      |  32|   0|   32|          0|
    |tmp_89_fu_424      |  32|   0|   32|          0|
    |tmp_8_fu_740       |  32|   0|   32|          0|
    |tmp_90_fu_420      |  32|   0|   32|          0|
    |tmp_91_fu_416      |  32|   0|   32|          0|
    |tmp_92_fu_412      |  32|   0|   32|          0|
    |tmp_93_fu_408      |  32|   0|   32|          0|
    |tmp_94_fu_404      |  32|   0|   32|          0|
    |tmp_95_fu_400      |  32|   0|   32|          0|
    |tmp_96_fu_396      |  32|   0|   32|          0|
    |tmp_97_fu_392      |  32|   0|   32|          0|
    |tmp_98_fu_388      |  32|   0|   32|          0|
    |tmp_99_fu_384      |  32|   0|   32|          0|
    |tmp_s_reg_2879     |   4|   0|    7|          3|
    |tmp_t_reg_2916     |   7|   0|    7|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |3710|   0| 3713|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_done       | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     pool     | return value |
|out_V_din     | out |   32|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n  |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write   | out |    1|   ap_fifo  |     out_V    |    pointer   |
|in_V_dout     |  in |   32|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n  |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read     | out |    1|   ap_fifo  |     in_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

