set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {8-bit_p-in_s-out_r-s_regiser.vho 8-bit_p-in_s-out_r-s_regiser_vhd.sdo}}
	{{"Fast Model"} {8-bit_p-in_s-out_r-s_regiser_fast.vho 8-bit_p-in_s-out_r-s_regiser_vhd_fast.sdo}}
}
