
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.468380                       # Number of seconds simulated
sim_ticks                                2468379757000                       # Number of ticks simulated
final_tick                               2468379757000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111504                       # Simulator instruction rate (inst/s)
host_op_rate                                   111504                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3112112053                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458476                       # Number of bytes of host memory used
host_seconds                                   793.15                       # Real time elapsed on the host
sim_insts                                    88439290                       # Number of instructions simulated
sim_ops                                      88439290                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        90191936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       184962752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          275158784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     90191936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      90191936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30561280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33393664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1409249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2890043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4299356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        477520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             521776                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           36538922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           74932859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111473441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      36538922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36538922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12381109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1147467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13528576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12381109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          36538922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          74932859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1149126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125002017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4299356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     521776                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4299356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   521776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              272651328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2507456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32957376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               275158784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33393664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  39179                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6799                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          146                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            414694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            434839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            192718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            203049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            225892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            193341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            216985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            238917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            280467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            241255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           261748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           327162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           326584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           264655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           198849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           239022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             61553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            56948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30489                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2468379679000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4299356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               521776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3024202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  982268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  205037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   45123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     70                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1036422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.866022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.282896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.441082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       414371     39.98%     39.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       265689     25.64%     65.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85290      8.23%     73.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51020      4.92%     78.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36816      3.55%     82.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22666      2.19%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17927      1.73%     86.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15364      1.48%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       127279     12.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1036422                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     136.289718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5838.479474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31257    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31258                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.474471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.219094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         30982     99.12%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           106      0.34%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            12      0.04%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            59      0.19%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            11      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             5      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             2      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            46      0.15%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31258                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  40329375251                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            120207694001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21300885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9466.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28216.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       110.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    111.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3386507                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  352191                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     511991.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2168439117250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     82424420000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    217510358000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3297225960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4537784160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1799081625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2475973500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16539034200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            16689488400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1498512960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1838097360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        161222165520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        161222165520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        177048734265                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        180964198215                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1325718422250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1322283804750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1687123176780                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1690011511905                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           683.495798                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           684.665935                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             3993993                       # Transaction distribution
system.membus.trans_dist::ReadResp            3993677                       # Transaction distribution
system.membus.trans_dist::WriteReq              10433                       # Transaction distribution
system.membus.trans_dist::WriteResp             10433                       # Transaction distribution
system.membus.trans_dist::Writeback            477520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              133                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             13                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             146                       # Transaction distribution
system.membus.trans_dist::ReadExReq            313567                       # Transaction distribution
system.membus.trans_dist::ReadExResp           313567                       # Transaction distribution
system.membus.trans_dist::BadAddressError          316                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2818769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      2818769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        35808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6257898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio          632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6294338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9201893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2836480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2836480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     90191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     90191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        46759                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    215524032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    215570791                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               308599207                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              417                       # Total snoops (count)
system.membus.snoop_fanout::samples           4822036                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4822036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4822036                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28337000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8995938997                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              316000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46366287                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        13165466121                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        26772461590                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.iocache.tags.replacements                44450                       # number of replacements
system.iocache.tags.tagsinuse                0.258322                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44450                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2428527610000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.258322                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.016145                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.016145                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400250                       # Number of tag accesses
system.iocache.tags.data_accesses              400250                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            7                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            7                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          210                       # number of demand (read+write) misses
system.iocache.demand_misses::total               210                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          210                       # number of overall misses
system.iocache.overall_misses::total              210                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     30116854                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     30116854                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     30116854                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     30116854                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     30116854                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     30116854                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44263                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44263                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          210                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             210                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          210                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            210                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000158                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000158                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 143413.590476                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 143413.590476                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 143413.590476                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 143413.590476                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 143413.590476                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 143413.590476                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           437                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.711111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          210                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          210                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          210                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          210                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     19195854                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19195854                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3019537180                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3019537180                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     19195854                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     19195854                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     19195854                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     19195854                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999842                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999842                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 91408.828571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 91408.828571                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 68228.876988                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 68228.876988                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 91408.828571                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 91408.828571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 91408.828571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 91408.828571                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                26953376                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22827915                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            601662                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17916949                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10206557                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.965932                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1696180                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              39597                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17673954                       # DTB read hits
system.cpu.dtb.read_misses                      82072                       # DTB read misses
system.cpu.dtb.read_acv                           231                       # DTB read access violations
system.cpu.dtb.read_accesses                  1215537                       # DTB read accesses
system.cpu.dtb.write_hits                     8680724                       # DTB write hits
system.cpu.dtb.write_misses                     12944                       # DTB write misses
system.cpu.dtb.write_acv                          506                       # DTB write access violations
system.cpu.dtb.write_accesses                  420637                       # DTB write accesses
system.cpu.dtb.data_hits                     26354678                       # DTB hits
system.cpu.dtb.data_misses                      95016                       # DTB misses
system.cpu.dtb.data_acv                           737                       # DTB access violations
system.cpu.dtb.data_accesses                  1636174                       # DTB accesses
system.cpu.itb.fetch_hits                     2167693                       # ITB hits
system.cpu.itb.fetch_misses                     26324                       # ITB misses
system.cpu.itb.fetch_acv                          653                       # ITB acv
system.cpu.itb.fetch_accesses                 2194017                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        214478283                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           50498512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      119838088                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    26953376                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11902737                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     127838587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1774022                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       1343                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                51311                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        989397                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       423135                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          242                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  15645344                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                427006                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                      16                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          180689564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.663226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.912308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                155804704     86.23%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2842889      1.57%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3525642      1.95%     89.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2030650      1.12%     90.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4957783      2.74%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1201578      0.66%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1870870      1.04%     95.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   855861      0.47%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7599587      4.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            180689564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.125669                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.558742                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 39698859                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             121847455                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14395026                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3936777                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 811446                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               915573                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 76073                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              107269809                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                209331                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 811446                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 41378648                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                78188044                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       29789160                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  16378765                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              14143499                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              104107244                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                238569                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7862918                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1272602                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2614144                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            75045216                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             133744531                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        133544900                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            185445                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              65973296                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9071912                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1963001                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         313092                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  26234228                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18082956                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9089707                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2306827                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1578360                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   97661707                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2668518                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  95563692                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             80310                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11355278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5671094                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1687844                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     180689564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.528883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.239061                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           138814632     76.82%     76.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            19863653     10.99%     87.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7702288      4.26%     92.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5095305      2.82%     94.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4673907      2.59%     97.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2264747      1.25%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1283500      0.71%     99.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              643071      0.36%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              348461      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       180689564                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  386462     22.93%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 786989     46.70%     69.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                511731     30.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8373      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67027449     70.14%     70.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               159285      0.17%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86096      0.09%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4185      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18345961     19.20%     89.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8855359      9.27%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1076984      1.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               95563692                       # Type of FU issued
system.cpu.iq.rate                           0.445563                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1685183                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017634                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          372716002                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         111305878                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     93381611                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              866438                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             413026                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       403470                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               96778741                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  461761                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           834530                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2193232                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3222                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        34041                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       860759                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        20257                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        522112                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 811446                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                68395038                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1781614                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           102270624                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            196775                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18082956                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9089707                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2163036                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 402239                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                844768                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          34041                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         255193                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       558754                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               813947                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              94772194                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17786790                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            791497                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1940399                       # number of nop insts executed
system.cpu.iew.exec_refs                     26497364                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15706905                       # Number of branches executed
system.cpu.iew.exec_stores                    8710574                       # Number of stores executed
system.cpu.iew.exec_rate                     0.441873                       # Inst execution rate
system.cpu.iew.wb_sent                       94001855                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      93785081                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  49937046                       # num instructions producing a value
system.cpu.iew.wb_consumers                  68339677                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.437271                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.730718                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        12134269                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          980674                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            761999                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    178600527                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.504089                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.485504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    146404114     81.97%     81.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14812626      8.29%     90.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6083534      3.41%     93.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2686095      1.50%     95.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2108331      1.18%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1196367      0.67%     97.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       605205      0.34%     97.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       687931      0.39%     97.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4016324      2.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    178600527                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             90030477                       # Number of instructions committed
system.cpu.commit.committedOps               90030477                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       24118672                       # Number of memory references committed
system.cpu.commit.loads                      15889724                       # Number of loads committed
system.cpu.commit.membars                      388679                       # Number of memory barriers committed
system.cpu.commit.branches                   14797532                       # Number of branches committed
system.cpu.commit.fp_insts                     393215                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  87055417                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1395971                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1599558      1.78%      1.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62530964     69.46%     71.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          152434      0.17%     71.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          84955      0.09%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4185      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16278403     18.08%     89.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8302999      9.22%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1076979      1.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          90030477                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4016324                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    276448845                       # The number of ROB reads
system.cpu.rob.rob_writes                   206417667                       # The number of ROB writes
system.cpu.timesIdled                         1151226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        33788719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                   2253901475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    88439290                       # Number of Instructions Simulated
system.cpu.committedOps                      88439290                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.425147                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.425147                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.412346                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.412346                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                125727039                       # number of integer regfile reads
system.cpu.int_regfile_writes                69973728                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    183457                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   183854                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2405666                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1134541                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7681                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7681                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54682                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54689                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            7                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5578                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1906                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        35808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  124740                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        22312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7604                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        46759                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2884407                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5457000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15607000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1889000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398843321                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            25375000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45134713                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1408676                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.906849                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14095757                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1408676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.006387                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       66361967500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.906849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.993959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32700202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32700202                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     14137243                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14137243                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14137243                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14137243                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14137243                       # number of overall hits
system.cpu.icache.overall_hits::total        14137243                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1508098                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1508098                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1508098                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1508098                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1508098                       # number of overall misses
system.cpu.icache.overall_misses::total       1508098                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  81474180866                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  81474180866                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  81474180866                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  81474180866                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  81474180866                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  81474180866                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15645341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15645341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15645341                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15645341                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15645341                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15645341                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.096393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.096393                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.096393                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.096393                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.096393                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.096393                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54024.460523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54024.460523                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54024.460523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54024.460523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54024.460523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54024.460523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3838                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               214                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.934579                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        98578                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        98578                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        98578                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        98578                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        98578                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        98578                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1409520                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1409520                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1409520                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1409520                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1409520                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1409520                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  71242272874                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  71242272874                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  71242272874                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  71242272874                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  71242272874                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  71242272874                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.090092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.090092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.090092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.090092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.090092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.090092                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50543.641008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50543.641008                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50543.641008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50543.641008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50543.641008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50543.641008                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2888879                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.965456                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18746635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2888879                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.489242                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          32393000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.965456                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          877                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52113457                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52113457                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     12269673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12269673                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5988037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5988037                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       229218                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       229218                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       280592                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       280592                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      18257710                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18257710                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18257710                       # number of overall hits
system.cpu.dcache.overall_hits::total        18257710                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3871833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3871833                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1943794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1943794                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        28547                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        28547                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           13                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5815627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5815627                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5815627                       # number of overall misses
system.cpu.dcache.overall_misses::total       5815627                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 209845370456                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 209845370456                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 116530650751                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 116530650751                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   1744592499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1744592499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       104987                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       104987                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 326376021207                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 326376021207                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 326376021207                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 326376021207                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16141506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16141506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7931831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7931831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       257765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       257765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       280605                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       280605                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24073337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24073337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24073337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24073337                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.239868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.239868                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.245062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.245062                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.110748                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.110748                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000046                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000046                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.241580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.241580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.241580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.241580                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54197.939440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54197.939440                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59950.103124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59950.103124                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 61112.989071                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 61112.989071                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data  8075.923077                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total  8075.923077                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56120.521692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56120.521692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56120.521692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56120.521692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2848821                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            144345                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.736195                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       477520                       # number of writebacks
system.cpu.dcache.writebacks::total            477520                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1309330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1309330                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1638940                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1638940                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         5412                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         5412                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2948270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2948270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2948270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2948270                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2562503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2562503                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       304854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       304854                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        23135                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        23135                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2867357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2867357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2867357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2867357                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 127662426280                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 127662426280                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17777256234                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17777256234                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1308621001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1308621001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        27013                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        27013                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 145439682514                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 145439682514                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 145439682514                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 145439682514                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1389952000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1389952000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   1995255998                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1995255998                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3385207998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3385207998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.158752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.158752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.038434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.089752                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.089752                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000046                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.119109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.119109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.119109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.119109                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49819.425101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49819.425101                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58314.000256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58314.000256                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 56564.555911                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56564.555911                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data  2077.923077                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total  2077.923077                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50722.558270                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50722.558270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50722.558270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50722.558270                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7196                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     235902                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    82202     40.21%     40.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     120      0.06%     40.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2464      1.21%     41.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  119659     58.53%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               204445                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     80665     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      120      0.07%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2464      1.50%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    80665     49.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                163914                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2359065829000     95.57%     95.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               129205000      0.01%     95.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1171360000      0.05%     95.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            108011342000      4.38%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2468377736000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981302                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.674124                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.801751                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4497      2.11%      2.11% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.14% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.15% # number of callpals executed
system.cpu.kern.callpal::swpipl                195782     91.88%     94.02% # number of callpals executed
system.cpu.kern.callpal::rdps                    5832      2.74%     96.76% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::rti                     6078      2.85%     99.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  565      0.27%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      237      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 213088                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6711                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1981                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2370                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2045                      
system.cpu.kern.mode_good::user                  1981                      
system.cpu.kern.mode_good::idle                    64                      
system.cpu.kern.mode_switch_good::kernel     0.304724                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.027004                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.369734                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       158438327000      6.42%      6.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           7191822000      0.29%      6.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2302747571000     93.29%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4498                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034472                       # Number of seconds simulated
sim_ticks                                 34471934000                       # Number of ticks simulated
final_tick                               2502851691000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 454703                       # Simulator instruction rate (inst/s)
host_op_rate                                   454703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105469822                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460524                       # Number of bytes of host memory used
host_seconds                                   326.84                       # Real time elapsed on the host
sim_insts                                   148615969                       # Number of instructions simulated
sim_ops                                     148615969                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5367616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         9627584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14995200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5367616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5367616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4400832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1433600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5834432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            83869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           150431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              234300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         68763                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91163                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          155709743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          279287608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             434997352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     155709743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        155709743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       127664204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       41587455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169251658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       127664204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         155709743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         279287608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       41587455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            604249010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      234300                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91163                       # Number of write requests accepted
system.mem_ctrls.readBursts                    234300                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14714624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  280576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5809984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14995200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5834432                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4384                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   368                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9246                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        33                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   34471959000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                234300                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                91163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  148450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     74                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        74641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    275.011964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.693757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.625266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27411     36.72%     36.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20663     27.68%     64.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8507     11.40%     75.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4441      5.95%     81.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2951      3.95%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1901      2.55%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1392      1.86%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1156      1.55%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6219      8.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        74641                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.312719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.525402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5133     94.48%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          208      3.83%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           49      0.90%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           24      0.44%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            9      0.17%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5433                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.709185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.583983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.230370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          4288     78.93%     78.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1046     19.25%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            36      0.66%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            13      0.24%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.09%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             5      0.09%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             8      0.15%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             9      0.17%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.11%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             2      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5433                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3147921249                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7458846249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1149580000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13691.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32441.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       426.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    435.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   171820                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74251                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     105916.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     8708618500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1151280000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     24617611250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3540151440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4859484840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1931630250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2651504625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            17339540400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            17683122600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1757959200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2167236000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        163474069200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        163474069200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        191030377410                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        196278628185                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1334140328250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1329536599500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1713214056150                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1716650644950                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           684.504906                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           685.877975                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              198694                       # Transaction distribution
system.membus.trans_dist::ReadResp             198692                       # Transaction distribution
system.membus.trans_dist::WriteReq                970                       # Transaction distribution
system.membus.trans_dist::WriteResp               970                       # Transaction distribution
system.membus.trans_dist::Writeback             68763                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22400                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22400                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36652                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36652                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       167754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       167754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       369655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       373523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 586143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1433600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1433600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5367616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5367616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3595                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     14028416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     14032011                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20833227                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               82                       # Total snoops (count)
system.membus.snoop_fanout::samples            325595                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  325595    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              325595                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2902000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1054905749                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23129619                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          783439334                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1396407475                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.1                       # Layer utilization (%)
system.iocache.tags.replacements                22465                       # number of replacements
system.iocache.tags.tagsinuse               15.998018                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22465                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.998018                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999876                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999876                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202298                       # Number of tag accesses
system.iocache.tags.data_accesses              202298                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22400                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22400                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           13                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           13                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           66                       # number of demand (read+write) misses
system.iocache.demand_misses::total                66                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           66                       # number of overall misses
system.iocache.overall_misses::total               66                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6918959                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6918959                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6918959                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6918959                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6918959                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6918959                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22413                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22413                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           66                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           66                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000580                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000580                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104832.712121                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104832.712121                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104832.712121                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104832.712121                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104832.712121                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104832.712121                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22400                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           66                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           66                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3486959                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3486959                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1583481325                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1583481325                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3486959                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3486959                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3486959                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3486959                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999420                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999420                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52832.712121                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52832.712121                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70691.130580                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70691.130580                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52832.712121                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52832.712121                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52832.712121                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52832.712121                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1433600                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        179                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 9745252                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8093936                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            406665                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7526490                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7059923                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.801002                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  331519                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3140                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13416673                       # DTB read hits
system.cpu.dtb.read_misses                       9183                       # DTB read misses
system.cpu.dtb.read_acv                            72                       # DTB read access violations
system.cpu.dtb.read_accesses                 12806069                       # DTB read accesses
system.cpu.dtb.write_hits                     4486526                       # DTB write hits
system.cpu.dtb.write_misses                      3147                       # DTB write misses
system.cpu.dtb.write_acv                          219                       # DTB write access violations
system.cpu.dtb.write_accesses                 4020314                       # DTB write accesses
system.cpu.dtb.data_hits                     17903199                       # DTB hits
system.cpu.dtb.data_misses                      12330                       # DTB misses
system.cpu.dtb.data_acv                           291                       # DTB access violations
system.cpu.dtb.data_accesses                 16826383                       # DTB accesses
system.cpu.itb.fetch_hits                     9822610                       # ITB hits
system.cpu.itb.fetch_misses                     12107                       # ITB misses
system.cpu.itb.fetch_acv                          393                       # ITB acv
system.cpu.itb.fetch_accesses                 9834717                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         34373657                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12464639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       76953522                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     9745252                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7391442                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      18762233                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  861714                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 3092                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        696855                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles        10060                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10345847                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                172381                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           32367800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.377471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.069433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17654573     54.54%     54.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   920085      2.84%     57.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1358682      4.20%     61.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2588872      8.00%     69.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1414206      4.37%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   965974      2.98%     76.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1797734      5.55%     82.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1065033      3.29%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4602641     14.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             32367800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.283509                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.238735                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10773794                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7661156                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12388930                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1119833                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 424087                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1154724                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  6884                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               74902030                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20528                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 424087                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11304032                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3273000                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2065658                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12904857                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2396166                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               73555668                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                201976                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 971348                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 714237                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 250959                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            59453074                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             105072531                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        104972375                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             91047                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              49002296                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10450778                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             163868                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          15978                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4964230                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             14012241                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4880130                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1840196                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           954309                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   70989286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              134514                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  66667707                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             25194                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10702960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8139592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          88421                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      32367800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.059692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.005403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10880636     33.62%     33.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3738791     11.55%     45.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5804518     17.93%     63.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4264520     13.18%     76.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3054483      9.44%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2493077      7.70%     93.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1342385      4.15%     97.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              526427      1.63%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              262963      0.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        32367800                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  472423     48.20%     48.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  11793      1.20%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 386724     39.46%     88.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                109094     11.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16733      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              47731203     71.60%     71.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               612607      0.92%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42627      0.06%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                8361      0.01%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             13636276     20.45%     93.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4541170      6.81%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              78730      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               66667707                       # Type of FU issued
system.cpu.iq.rate                           1.939500                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      980034                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014700                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          166431987                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          81697224                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65344484                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              276455                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             136799                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       134009                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               67488738                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  142270                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1842161                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2244203                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8601                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7689                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       699194                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1390                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        185535                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 424087                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2110357                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                449293                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            71230943                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            110143                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              14012241                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4880130                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             106589                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  12830                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                428066                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7689                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         235124                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       205772                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               440896                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              66106977                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13429703                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            560730                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        107143                       # number of nop insts executed
system.cpu.iew.exec_refs                     17920785                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  7967821                       # Number of branches executed
system.cpu.iew.exec_stores                    4491082                       # Number of stores executed
system.cpu.iew.exec_rate                     1.923187                       # Inst execution rate
system.cpu.iew.wb_sent                       65641132                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      65478493                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43983049                       # num instructions producing a value
system.cpu.iew.wb_consumers                  55704871                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.904903                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.789573                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        10949126                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           46093                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            413321                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     30743750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.960095                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.684975                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12588535     40.95%     40.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8421753     27.39%     68.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1940324      6.31%     74.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1190793      3.87%     78.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       919523      2.99%     81.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       685683      2.23%     83.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       822779      2.68%     86.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1052181      3.42%     89.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3122179     10.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     30743750                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             60260660                       # Number of instructions committed
system.cpu.commit.committedOps               60260660                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       15948974                       # Number of memory references committed
system.cpu.commit.loads                      11768038                       # Number of loads committed
system.cpu.commit.membars                       22005                       # Number of memory barriers committed
system.cpu.commit.branches                    7153055                       # Number of branches committed
system.cpu.commit.fp_insts                     128937                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  59481818                       # Number of committed integer instructions.
system.cpu.commit.function_calls               234195                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       100713      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43568169     72.30%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          489584      0.81%     73.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          42533      0.07%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           8360      0.01%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11790043     19.57%     92.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4182528      6.94%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         78730      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          60260660                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3122179                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     98774496                       # The number of ROB reads
system.cpu.rob.rob_writes                   144050433                       # The number of ROB writes
system.cpu.timesIdled                           64183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2005857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        98277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    60176679                       # Number of Instructions Simulated
system.cpu.committedOps                      60176679                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.571212                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.571212                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.750663                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.750663                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 93714376                       # number of integer regfile reads
system.cpu.int_regfile_writes                53300090                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90256                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    84845                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  321846                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  73428                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1028                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1028                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23357                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23370                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           13                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3595                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1434128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1434128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1437723                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               285000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1599000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           201788903                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2894000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22541381                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements             83873                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.990466                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10254032                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             83873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            122.256650                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.990466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20775579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20775579                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     10252964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10252964                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10252964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10252964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10252964                       # number of overall hits
system.cpu.icache.overall_hits::total        10252964                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        92883                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         92883                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        92883                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          92883                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        92883                       # number of overall misses
system.cpu.icache.overall_misses::total         92883                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5149136035                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5149136035                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5149136035                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5149136035                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5149136035                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5149136035                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10345847                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10345847                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10345847                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10345847                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10345847                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10345847                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008978                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008978                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008978                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008978                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008978                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008978                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55436.797207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55436.797207                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55436.797207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55436.797207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55436.797207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55436.797207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1715                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                70                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8998                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8998                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8998                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8998                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8998                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8998                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        83885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        83885                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        83885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        83885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        83885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        83885                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4417108664                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4417108664                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4417108664                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4417108664                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4417108664                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4417108664                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008108                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008108                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008108                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008108                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52656.716505                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52656.716505                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52656.716505                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52656.716505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52656.716505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52656.716505                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            150388                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.205294                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15085626                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            150388                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.311368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.205294                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          881                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31313449                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31313449                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     11150484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11150484                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3908397                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3908397                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        11612                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11612                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        11759                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11759                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      15058881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15058881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     15058881                       # number of overall hits
system.cpu.dcache.overall_hits::total        15058881                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       238647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        238647                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       259093                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       259093                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1514                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1514                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       497740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       497740                       # number of overall misses
system.cpu.dcache.overall_misses::total        497740                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  12670756242                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12670756242                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16708466825                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16708466825                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     98847250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     98847250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        23997                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        23997                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  29379223067                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29379223067                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  29379223067                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29379223067                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     11389131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11389131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4167490                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4167490                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        13126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        13126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        11762                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11762                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     15556621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15556621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     15556621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15556621                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.020954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020954                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.062170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062170                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.115344                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.115344                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000255                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000255                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031995                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031995                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031995                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031995                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53094.135866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53094.135866                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64488.298893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64488.298893                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65288.804491                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65288.804491                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         7999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         7999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59025.240220                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59025.240220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59025.240220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59025.240220                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       539481                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2363                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31558                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.094905                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   107.409091                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        68763                       # number of writebacks
system.cpu.dcache.writebacks::total             68763                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       125799                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       125799                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       222438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       222438                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          572                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          572                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       348237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       348237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       348237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       348237                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       112848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       112848                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        36655                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36655                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          942                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          942                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       149503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       149503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       149503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       149503                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6006372758                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6006372758                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2379631970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2379631970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     59266750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     59266750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         6003                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         6003                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8386004728                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8386004728                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8386004728                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8386004728                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    168494000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    168494000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    152897000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    152897000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    321391000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    321391000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.071766                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071766                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000255                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000255                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009610                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009610                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009610                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53225.336364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53225.336364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64919.709999                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64919.709999                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 62915.870488                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62915.870488                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56092.551507                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56092.551507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56092.551507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56092.551507                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      123                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      13426                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3308     40.05%     40.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.62%     40.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      35      0.42%     41.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4866     58.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8260                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3299     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.76%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       35      0.52%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3299     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6684                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              32144556000     93.25%     93.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                56688000      0.16%     93.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                27742000      0.08%     93.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2242512000      6.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          34471498000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997279                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.677970                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.809201                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      3.49%      3.49% # number of syscalls executed
system.cpu.kern.syscall::3                         13     15.12%     18.60% # number of syscalls executed
system.cpu.kern.syscall::4                         16     18.60%     37.21% # number of syscalls executed
system.cpu.kern.syscall::6                          8      9.30%     46.51% # number of syscalls executed
system.cpu.kern.syscall::17                        12     13.95%     60.47% # number of syscalls executed
system.cpu.kern.syscall::19                         3      3.49%     63.95% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.16%     65.12% # number of syscalls executed
system.cpu.kern.syscall::45                         7      8.14%     73.26% # number of syscalls executed
system.cpu.kern.syscall::48                         3      3.49%     76.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      3.49%     80.23% # number of syscalls executed
system.cpu.kern.syscall::71                         8      9.30%     89.53% # number of syscalls executed
system.cpu.kern.syscall::73                         4      4.65%     94.19% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.16%     95.35% # number of syscalls executed
system.cpu.kern.syscall::256                        2      2.33%     97.67% # number of syscalls executed
system.cpu.kern.syscall::257                        2      2.33%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     86                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   359      3.96%      3.96% # number of callpals executed
system.cpu.kern.callpal::tbi                       29      0.32%      4.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7460     82.35%     86.63% # number of callpals executed
system.cpu.kern.callpal::rdps                     300      3.31%     89.94% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     89.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     90.01% # number of callpals executed
system.cpu.kern.callpal::rti                      714      7.88%     97.89% # number of callpals executed
system.cpu.kern.callpal::callsys                  182      2.01%     99.90% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.10%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9059                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1073                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 653                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 653                      
system.cpu.kern.mode_good::user                   653                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.608574                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.756663                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6344835000     18.41%     18.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          28126663000     81.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      359                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.205836                       # Number of seconds simulated
sim_ticks                                205835885000                       # Number of ticks simulated
final_tick                               2708687576000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224518                       # Simulator instruction rate (inst/s)
host_op_rate                                   224518                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              153368685                       # Simulator tick rate (ticks/s)
host_mem_usage                                 462572                       # Number of bytes of host memory used
host_seconds                                  1342.10                       # Real time elapsed on the host
sim_insts                                   301325462                       # Number of instructions simulated
sim_ops                                     301325462                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5177792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       192376064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          197553856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5177792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5177792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     83017664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        83857344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            80903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3005876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3086779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1297151                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1310271                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           25154953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          934608968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             959763921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      25154953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25154953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       403319684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        4079366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            407399050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       403319684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          25154953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         934608968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        4079366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1367162971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3086779                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1310271                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3086779                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1310271                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              194500416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3053440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                82700032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               197553856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83857344                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  47710                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18086                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           28                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            225973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            175950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            180135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            181662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            185291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            184756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            184053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            191304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            185737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           186945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           190435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           195337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           199616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           189022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           189944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             76811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             79532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             78818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             80716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            79560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            87013                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  205835860000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3086779                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1310271                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1415210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1105635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  405682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  110940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  86475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  86495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  85948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  86168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  87869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  85413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  83021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  83675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  79237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     44                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       948236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    292.330061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.298258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.347873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       470472     49.62%     49.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       174530     18.41%     68.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        70786      7.47%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26341      2.78%     78.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20736      2.19%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18122      1.91%     82.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11361      1.20%     83.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11290      1.19%     84.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       144598     15.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       948236                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        78785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.574348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.773367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          73756     93.62%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         4637      5.89%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          278      0.35%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           55      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           19      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           11      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78785                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.401447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.377626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.956196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         65318     82.91%     82.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         12658     16.07%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           766      0.97%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            20      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78785                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  45315948500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            102298492250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15195345000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14911.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33661.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       944.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       401.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    959.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    407.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2354789                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1028217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      46812.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     1708904500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      6873100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    197247539000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7116356520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8451550800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3882932625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4611461250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29122797600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            29603706600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            5885958960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6412290480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        176917852800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        176917852800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        321694410915                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        326806164360                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1343020481250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1338536487000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1887640790670                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1891339513290                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           696.885619                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           698.251126                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2385227                       # Transaction distribution
system.membus.trans_dist::ReadResp            2385227                       # Transaction distribution
system.membus.trans_dist::WriteReq               1918                       # Transaction distribution
system.membus.trans_dist::WriteResp              1918                       # Transaction distribution
system.membus.trans_dist::Writeback           1297151                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               28                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              28                       # Transaction distribution
system.membus.trans_dist::ReadExReq            705325                       # Transaction distribution
system.membus.trans_dist::ReadExResp           705325                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       161819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       161819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7308959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7320247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7508340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5177792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5177792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8389                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    275393728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    275402117                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               281419589                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               47                       # Total snoops (count)
system.membus.snoop_fanout::samples           4397144                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4397144    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4397144                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7562000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14879317000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13497933                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          758152271                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy        27742288967                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             13.5                       # Layer utilization (%)
system.iocache.tags.replacements                13154                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13154                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118482                       # Number of tag accesses
system.iocache.tags.data_accesses              118482                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           12                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           12                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           34                       # number of demand (read+write) misses
system.iocache.demand_misses::total                34                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           34                       # number of overall misses
system.iocache.overall_misses::total               34                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3555981                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3555981                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3555981                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3555981                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3555981                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3555981                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13132                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13132                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           34                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              34                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           34                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             34                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000914                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000914                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104587.676471                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104587.676471                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104587.676471                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104587.676471                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104587.676471                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104587.676471                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           34                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           34                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1787981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1787981                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    943040424                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    943040424                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1787981                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1787981                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1787981                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1787981                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999086                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999086                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52587.676471                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52587.676471                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 71878.081098                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 71878.081098                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52587.676471                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52587.676471                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52587.676471                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52587.676471                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                28318933                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27748915                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            144661                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12598138                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9494832                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.366947                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  152783                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2501                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     49913505                       # DTB read hits
system.cpu.dtb.read_misses                    8668965                       # DTB read misses
system.cpu.dtb.read_acv                            47                       # DTB read access violations
system.cpu.dtb.read_accesses                 57470304                       # DTB read accesses
system.cpu.dtb.write_hits                     8373633                       # DTB write hits
system.cpu.dtb.write_misses                    694491                       # DTB write misses
system.cpu.dtb.write_acv                          116                       # DTB write access violations
system.cpu.dtb.write_accesses                 7384996                       # DTB write accesses
system.cpu.dtb.data_hits                     58287138                       # DTB hits
system.cpu.dtb.data_misses                    9363456                       # DTB misses
system.cpu.dtb.data_acv                           163                       # DTB access violations
system.cpu.dtb.data_accesses                 64855300                       # DTB accesses
system.cpu.itb.fetch_hits                    26791158                       # ITB hits
system.cpu.itb.fetch_misses                     24286                       # ITB misses
system.cpu.itb.fetch_acv                          308                       # ITB acv
system.cpu.itb.fetch_accesses                26815444                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        205790345                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           31537686                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      308579531                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28318933                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9647615                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     168720963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3301746                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          3                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                13441                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       2057639                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         4706                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  27860130                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                236332                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          203985351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.512753                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.933300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                155359045     76.16%     76.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1090725      0.53%     76.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4884841      2.39%     79.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1268400      0.62%     79.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7465854      3.66%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   888940      0.44%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1838846      0.90%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   936868      0.46%     85.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 30251832     14.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            203985351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.137611                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.499485                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21737162                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             141951184                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  29961655                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               8689344                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1646006                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               117611                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4953                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              263476473                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15354                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1646006                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26219544                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                34837507                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       62554398                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  33867238                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              44860658                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              251365469                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                118058                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                8410517                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               25645456                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1989024                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           211772346                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             343742354                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        191116730                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         152622754                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             133650567                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 78121779                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            9179300                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          36037                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  56664378                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             56147463                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11380089                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1200314                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1781659                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  234360974                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             6598383                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 219289106                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             50119                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        88206398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     46691623                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        6490260                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     203985351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.075024                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.977256                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           132509096     64.96%     64.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26624969     13.05%     78.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11464910      5.62%     83.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7665735      3.76%     87.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7125823      3.49%     90.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6382412      3.13%     94.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3624431      1.78%     95.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4128626      2.02%     97.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4459349      2.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       203985351                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   89325      1.11%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1414016     17.53%     18.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    24      0.00%     18.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1750      0.02%     18.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1811131     22.45%     41.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               3176277     39.37%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1299405     16.11%     96.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                276216      3.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               570      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              88407652     40.32%     40.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12006      0.01%     40.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     40.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            39509861     18.02%     58.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             1826163      0.83%     59.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              310316      0.14%     59.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           11982618      5.46%     64.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             1821631      0.83%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  3      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             58849130     26.84%     92.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9095191      4.15%     96.59% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            7473965      3.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              219289106                       # Type of FU issued
system.cpu.iq.rate                           1.065595                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8068144                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036792                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          416741090                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         151754102                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    104866247                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           233940736                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          177421990                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    100492953                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              106643456                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               120713224                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            85945                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     21795442                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          364                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10522                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3082458                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4727                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       3265366                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1646006                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                14413442                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              16828488                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           243012565                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            102464                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              56147463                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11380089                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            6539105                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 554251                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              16206297                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10522                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         116368                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       850538                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               966906                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             218294481                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              58654950                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            994625                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2053208                       # number of nop insts executed
system.cpu.iew.exec_refs                     67724219                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 10025954                       # Number of branches executed
system.cpu.iew.exec_stores                    9069269                       # Number of stores executed
system.cpu.iew.exec_rate                     1.060762                       # Inst execution rate
system.cpu.iew.wb_sent                      214990541                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     205359200                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 119317677                       # num instructions producing a value
system.cpu.iew.wb_consumers                 137223558                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.997905                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.869513                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        70602727                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          108123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            899754                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    194061841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.797061                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.038823                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    151163237     77.89%     77.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17842745      9.19%     87.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5854246      3.02%     90.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3026826      1.56%     91.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1221622      0.63%     92.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1474606      0.76%     93.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1516754      0.78%     93.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1007095      0.52%     94.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10954710      5.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    194061841                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            154679102                       # Number of instructions committed
system.cpu.commit.committedOps              154679102                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       42649652                       # Number of memory references committed
system.cpu.commit.loads                      34352021                       # Number of loads committed
system.cpu.commit.membars                       48512                       # Number of memory barriers committed
system.cpu.commit.branches                    7081177                       # Number of branches committed
system.cpu.commit.fp_insts                   79047315                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 106927443                       # Number of committed integer instructions.
system.cpu.commit.function_calls               121775                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1970179      1.27%      1.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57325616     37.06%     38.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           11462      0.01%     38.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     38.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       31870275     20.60%     58.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp        1823778      1.18%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         297354      0.19%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       9385360      6.07%     66.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        1820596      1.18%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34400533     22.24%     89.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8299984      5.37%     95.17% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       7473964      4.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         154679102                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10954710                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    398810395                       # The number of ROB reads
system.cpu.rob.rob_writes                   460488560                       # The number of ROB writes
system.cpu.timesIdled                           58406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1804994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        45543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   152709493                       # Number of Instructions Simulated
system.cpu.committedOps                     152709493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.347594                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.347594                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.742063                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.742063                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                187235967                       # number of integer regfile reads
system.cpu.int_regfile_writes                89369541                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 118404469                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 94180097                       # number of floating regfile writes
system.cpu.misc_regfile_reads               156416324                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3109271                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3760                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3760                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15026                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15038                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           12                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37596                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8389                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   848341                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               567000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5880000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              741000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118178338                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9370000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13195067                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             80886                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.827418                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27773728                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             80886                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            343.368791                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.827418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55801174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55801174                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     27773389                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27773389                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      27773389                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27773389                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     27773389                       # number of overall hits
system.cpu.icache.overall_hits::total        27773389                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        86740                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86740                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        86740                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86740                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        86740                       # number of overall misses
system.cpu.icache.overall_misses::total         86740                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5032652503                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5032652503                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5032652503                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5032652503                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5032652503                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5032652503                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     27860129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27860129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     27860129                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27860129                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     27860129                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27860129                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003113                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003113                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003113                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58019.973519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58019.973519                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58019.973519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58019.973519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58019.973519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58019.973519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          619                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.344828                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         5824                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5824                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         5824                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5824                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         5824                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5824                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        80916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        80916                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        80916                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        80916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        80916                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        80916                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4420896729                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4420896729                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4420896729                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4420896729                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4420896729                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4420896729                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002904                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002904                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002904                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002904                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54635.631136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54635.631136                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54635.631136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54635.631136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54635.631136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54635.631136                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           3005868                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.985454                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42495733                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3005868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.137591                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.985454                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          878                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         113589998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        113589998                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     37596543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37596543                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4844414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4844414                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        27458                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        27458                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        28815                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        28815                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      42440957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42440957                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     42440957                       # number of overall hits
system.cpu.dcache.overall_hits::total        42440957                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9371241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9371241                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3419906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3419906                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         3684                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3684                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     12791147                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12791147                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12791147                       # number of overall misses
system.cpu.dcache.overall_misses::total      12791147                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 449312657245                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 449312657245                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 202841899538                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 202841899538                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    249902250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    249902250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 652154556783                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 652154556783                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 652154556783                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 652154556783                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     46967784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     46967784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8264320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8264320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        31142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        31142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        28815                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        28815                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     55232104                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55232104                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     55232104                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55232104                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.199525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.199525                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.413816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.413816                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.118297                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118297                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.231589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.231589                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.231589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.231589                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47945.907831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47945.907831                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59312.127157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59312.127157                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67834.486971                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67834.486971                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50984.837934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50984.837934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50984.837934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50984.837934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     12730062                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            765560                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.628431                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1297151                       # number of writebacks
system.cpu.dcache.writebacks::total           1297151                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      7073397                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7073397                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2714556                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2714556                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          974                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          974                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      9787953                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9787953                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      9787953                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9787953                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2297844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2297844                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       705350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       705350                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         2710                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2710                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3003194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3003194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3003194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3003194                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 131261619754                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 131261619754                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  41426674561                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41426674561                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    178999250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    178999250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 172688294315                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 172688294315                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 172688294315                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 172688294315                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    740682000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    740682000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    367486000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    367486000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1108168000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1108168000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.048924                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048924                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.085349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.087021                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.087021                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.054374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054374                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.054374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054374                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57123.816827                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57123.816827                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58732.082740                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58732.082740                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66051.383764                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66051.383764                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57501.544794                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57501.544794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57501.544794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57501.544794                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     759960                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     9042     42.69%     42.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.33%     43.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     211      1.00%     44.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11860     55.99%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21182                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9039     49.24%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.38%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      211      1.15%     50.76% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9039     49.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18358                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             201314105000     97.80%     97.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                66299000      0.03%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               165552000      0.08%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4290236000      2.08%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         205836192000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.762142                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.866679                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.70%      2.70% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.05%      6.76% # number of syscalls executed
system.cpu.kern.syscall::4                         29     39.19%     45.95% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.05%     50.00% # number of syscalls executed
system.cpu.kern.syscall::17                         5      6.76%     56.76% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.70%     59.46% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.35%     60.81% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.05%     64.86% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.70%     67.57% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.35%     68.92% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.70%     71.62% # number of syscalls executed
system.cpu.kern.syscall::71                        17     22.97%     94.59% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.35%     95.95% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.35%     97.30% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.35%     98.65% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.35%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     74                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   260      1.12%      1.12% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.06%      1.18% # number of callpals executed
system.cpu.kern.callpal::swpipl                 18324     79.08%     80.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     567      2.45%     82.70% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     82.71% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     82.72% # number of callpals executed
system.cpu.kern.callpal::rti                     2578     11.13%     93.85% # number of callpals executed
system.cpu.kern.callpal::callsys                 1052      4.54%     98.39% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.03%     98.41% # number of callpals executed
system.cpu.kern.callpal::rdunique                 367      1.58%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  23172                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2838                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2498                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2498                      
system.cpu.kern.mode_good::user                  2498                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.880197                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.936282                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        11881860000      5.77%      5.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         193954332000     94.23%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      260                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041150                       # Number of seconds simulated
sim_ticks                                 41150042000                       # Number of ticks simulated
final_tick                               2749837618000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1016928                       # Simulator instruction rate (inst/s)
host_op_rate                                  1016928                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              113264911                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463596                       # Number of bytes of host memory used
host_seconds                                   363.31                       # Real time elapsed on the host
sim_insts                                   369458116                       # Number of instructions simulated
sim_ops                                     369458116                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6011520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13338176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19349696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6011520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6011520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7178176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8558528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            93930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           208409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              302339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        112159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             133727                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          146087822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          324135173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             470222995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     146087822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        146087822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       174439093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       33544364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207983457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       174439093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         146087822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         324135173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       33544364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            678206452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      302339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     133727                       # Number of write requests accepted
system.mem_ctrls.readBursts                    302339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   133727                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19218176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  131520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8542528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19349696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8558528                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2055                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   251                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           33                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9212                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   41150067000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                302339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               133727                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  192063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     64                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        85640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    324.160299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.758484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.477183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        30749     35.90%     35.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21687     25.32%     61.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7955      9.29%     70.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4399      5.14%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2962      3.46%     79.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2370      2.77%     81.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1886      2.20%     84.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1385      1.62%     85.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12247     14.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        85640                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.094256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.087747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.023876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7739     95.60%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          252      3.11%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           43      0.53%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           29      0.36%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           16      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            6      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8095                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.488820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.443202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.525775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6410     79.18%     79.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              151      1.87%     81.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1341     16.57%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              110      1.36%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.43%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.06%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.06%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.05%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8095                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4398384500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10028709500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1501420000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14647.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33397.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       467.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       207.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    470.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   233644                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114478                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      94366.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     7433230750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1374100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     32342975750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7389212040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8826133680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4031812125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4815846750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            30193792200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            30874958400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6302350800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6860816640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        179605592400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        179605592400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        339711729300                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        345983720310                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1351905999750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1346404253250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1919140488615                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1923371321430                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           697.912097                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.450676                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              225643                       # Transaction distribution
system.membus.trans_dist::ReadResp             225641                       # Transaction distribution
system.membus.trans_dist::WriteReq               2010                       # Transaction distribution
system.membus.trans_dist::WriteResp              2010                       # Transaction distribution
system.membus.trans_dist::Writeback            112159                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             16                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              33                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80273                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80273                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       187891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       187891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        10980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       529043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       540027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 771118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6011520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6011520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     20516352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     20524244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27916116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               95                       # Total snoops (count)
system.membus.snoop_fanout::samples            436218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  436218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              436218                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7500000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1506037750                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22288610                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          877986588                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1936958955                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.7                       # Layer utilization (%)
system.iocache.tags.replacements                21632                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21632                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194776                       # Number of tag accesses
system.iocache.tags.data_accesses              194776                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           11                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           11                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6695960                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6695960                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6695960                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6695960                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6695960                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6695960                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21579                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21579                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000510                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000510                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104624.375000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104624.375000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104624.375000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104624.375000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104624.375000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104624.375000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3367960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3367960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1533007194                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1533007194                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3367960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3367960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3367960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3367960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999490                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999490                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52624.375000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52624.375000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 71077.855805                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 71077.855805                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52624.375000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52624.375000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52624.375000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52624.375000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                13541962                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12040562                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            439594                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8357024                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7072749                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.632388                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  442115                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3351                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     11747251                       # DTB read hits
system.cpu.dtb.read_misses                      11361                       # DTB read misses
system.cpu.dtb.read_acv                            76                       # DTB read access violations
system.cpu.dtb.read_accesses                 10923806                       # DTB read accesses
system.cpu.dtb.write_hits                     3461396                       # DTB write hits
system.cpu.dtb.write_misses                      5684                       # DTB write misses
system.cpu.dtb.write_acv                          204                       # DTB write access violations
system.cpu.dtb.write_accesses                 2681727                       # DTB write accesses
system.cpu.dtb.data_hits                     15208647                       # DTB hits
system.cpu.dtb.data_misses                      17045                       # DTB misses
system.cpu.dtb.data_acv                           280                       # DTB access violations
system.cpu.dtb.data_accesses                 13605533                       # DTB accesses
system.cpu.itb.fetch_hits                     8203309                       # ITB hits
system.cpu.itb.fetch_misses                     17569                       # ITB misses
system.cpu.itb.fetch_acv                          548                       # ITB acv
system.cpu.itb.fetch_accesses                 8220878                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         41054162                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11318360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       96203642                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13541962                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7514864                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25670135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  943388                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1335949                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         9946                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   8965237                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                106382                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           38810520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.478803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.273342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22035288     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   385235      0.99%     57.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2952647      7.61%     65.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   970044      2.50%     67.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1609286      4.15%     72.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   457572      1.18%     73.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2228502      5.74%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   468603      1.21%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7703343     19.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             38810520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.329856                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.343335                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  9671382                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              13360256                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14056527                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1257204                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 465151                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               602027                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  6648                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               93324945                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 19264                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 465151                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 10311689                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4525877                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5957069                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14558641                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2992093                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               91394973                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                129769                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1479597                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 235354                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 506698                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            65265424                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             116556911                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         99174923                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          17315627                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              54450546                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10814878                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             435655                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21298                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6412419                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12601728                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3932079                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1419873                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           994076                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   78656087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              198767                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  74936921                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             65788                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10571642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6763675                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         129701                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      38810520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.930840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.144636                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14929843     38.47%     38.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5940482     15.31%     53.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4370633     11.26%     65.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5308013     13.68%     78.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2179844      5.62%     84.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3643919      9.39%     93.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              830902      2.14%     95.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              448321      1.16%     97.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1158563      2.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        38810520                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  163833     15.44%     15.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     43      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 39446      3.72%     19.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                 32031      3.02%     22.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                27981      2.64%     24.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                516295     48.67%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 176325     16.62%     90.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                104828      9.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            130714      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50986167     68.04%     68.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               298537      0.40%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4443761      5.93%     74.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              347709      0.46%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            2677201      3.57%     78.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              275641      0.37%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12172450     16.24%     95.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3496543      4.67%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             108198      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               74936921                       # Type of FU issued
system.cpu.iq.rate                           1.825318                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1060782                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014156                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          159050161                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          71642326                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     58833288                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30760771                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17792885                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14530772                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               60166038                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15700951                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           853086                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1800712                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2146                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8900                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       598728                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3712                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         81365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 465151                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2740100                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                766919                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            88091108                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            325407                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12601728                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3932079                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             154898                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  24481                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                662784                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8900                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         378891                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       170759                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               549650                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              73795223                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              11763120                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1141698                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       9236254                       # number of nop insts executed
system.cpu.iew.exec_refs                     15231657                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11489105                       # Number of branches executed
system.cpu.iew.exec_stores                    3468537                       # Number of stores executed
system.cpu.iew.exec_rate                     1.797509                       # Inst execution rate
system.cpu.iew.wb_sent                       73485621                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      73364060                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43119064                       # num instructions producing a value
system.cpu.iew.wb_consumers                  50179239                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.787007                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.859301                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        11574364                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           69066                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            452186                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     37145402                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.058764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.886081                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18879140     50.82%     50.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3936166     10.60%     61.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4261799     11.47%     72.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1167410      3.14%     76.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1785108      4.81%     80.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       567349      1.53%     82.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       651145      1.75%     84.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       550704      1.48%     85.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5346581     14.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     37145402                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             76473617                       # Number of instructions committed
system.cpu.commit.committedOps               76473617                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       14134367                       # Number of memory references committed
system.cpu.commit.loads                      10801016                       # Number of loads committed
system.cpu.commit.membars                       34559                       # Number of memory barriers committed
system.cpu.commit.branches                   10542997                       # Number of branches committed
system.cpu.commit.fp_insts                   14200714                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60070107                       # Number of committed integer instructions.
system.cpu.commit.function_calls               405833                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      8471674     11.08%     11.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         45913231     60.04%     71.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          288532      0.38%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4320352      5.65%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         327687      0.43%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       2676755      3.50%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         196413      0.26%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        10835575     14.17%     95.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3335200      4.36%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        108198      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          76473617                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5346581                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    119779193                       # The number of ROB reads
system.cpu.rob.rob_writes                   177767901                       # The number of ROB writes
system.cpu.timesIdled                           71622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2243642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        95880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    68132654                       # Number of Instructions Simulated
system.cpu.committedOps                      68132654                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.602562                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.602562                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.659580                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.659580                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 89898327                       # number of integer regfile reads
system.cpu.int_regfile_writes                45140869                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  15000060                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13515966                       # number of floating regfile writes
system.cpu.misc_regfile_reads                21102636                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 156556                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3544                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3544                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23567                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23578                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           11                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10980                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4018                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7892                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1388756                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               346000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              434000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5100000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194289764                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.5                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8970000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21703390                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements             93929                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.907114                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8863762                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             93929                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             94.366617                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.907114                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18024433                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18024433                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      8862077                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8862077                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8862077                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8862077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8862077                       # number of overall hits
system.cpu.icache.overall_hits::total         8862077                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       103159                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        103159                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       103159                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         103159                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       103159                       # number of overall misses
system.cpu.icache.overall_misses::total        103159                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5736625822                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5736625822                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5736625822                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5736625822                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5736625822                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5736625822                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8965236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8965236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8965236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8965236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8965236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8965236                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011507                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011507                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011507                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011507                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011507                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55609.552458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55609.552458                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55609.552458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55609.552458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55609.552458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55609.552458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1401                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.944444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         9198                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9198                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         9198                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9198                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         9198                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9198                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        93961                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        93961                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        93961                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        93961                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        93961                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        93961                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4948420661                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4948420661                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4948420661                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4948420661                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4948420661                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4948420661                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010481                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010481                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010481                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010481                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52664.623205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52664.623205                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52664.623205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52664.623205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52664.623205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52664.623205                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            208379                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.707832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13147029                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            208379                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.091909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.707832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28530757                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28530757                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     10330551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10330551                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2786319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2786319                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        16796                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        16796                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        16486                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16486                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13116870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13116870                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13116870                       # number of overall hits
system.cpu.dcache.overall_hits::total        13116870                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       481490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        481490                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       527536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       527536                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1980                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1980                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           16                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      1009026                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1009026                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1009026                       # number of overall misses
system.cpu.dcache.overall_misses::total       1009026                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  24314605737                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24314605737                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  33979358651                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  33979358651                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    127727750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    127727750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       127984                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       127984                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  58293964388                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58293964388                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  58293964388                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58293964388                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     10812041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10812041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3313855                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3313855                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        18776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        18776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        16502                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16502                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     14125896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14125896                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     14125896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14125896                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044533                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.159191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.159191                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.105454                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105454                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000970                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000970                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.071431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071431                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071431                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50498.672323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50498.672323                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64411.449931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64411.449931                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64508.964646                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64508.964646                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         7999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         7999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57772.509715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57772.509715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 57772.509715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57772.509715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       716095                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             34529                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.738944                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       112159                       # number of writebacks
system.cpu.dcache.writebacks::total            112159                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       354636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       354636                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       447257                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       447257                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          685                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          685                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       801893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       801893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       801893                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       801893                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       126854                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       126854                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        80279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80279                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1295                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1295                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           16                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       207133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       207133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       207133                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       207133                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6959319012                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6959319012                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5125253976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5125253976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     80634500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     80634500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        32016                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        32016                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12084572988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12084572988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12084572988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12084572988                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    677760000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    677760000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    364020000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    364020000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1041780000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1041780000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.011733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.068971                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068971                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000970                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000970                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014663                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014663                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014663                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54860.855882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54860.855882                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63843.022160                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63843.022160                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 62266.023166                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62266.023166                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58342.094152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58342.094152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58342.094152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58342.094152                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      120                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      19135                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5497     41.92%     41.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     102      0.78%     42.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      42      0.32%     43.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7471     56.98%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13112                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5487     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      102      0.92%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       42      0.38%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5487     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11118                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              37608240000     91.39%     91.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               103718000      0.25%     91.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                33195000      0.08%     91.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3404915000      8.27%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          41150068000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998181                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.734440                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.847926                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         24     17.39%     19.57% # number of syscalls executed
system.cpu.kern.syscall::4                         43     31.16%     50.72% # number of syscalls executed
system.cpu.kern.syscall::6                          7      5.07%     55.80% # number of syscalls executed
system.cpu.kern.syscall::17                         9      6.52%     62.32% # number of syscalls executed
system.cpu.kern.syscall::19                         5      3.62%     65.94% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.72%     66.67% # number of syscalls executed
system.cpu.kern.syscall::45                         7      5.07%     71.74% # number of syscalls executed
system.cpu.kern.syscall::48                         3      2.17%     73.91% # number of syscalls executed
system.cpu.kern.syscall::54                         2      1.45%     75.36% # number of syscalls executed
system.cpu.kern.syscall::59                         3      2.17%     77.54% # number of syscalls executed
system.cpu.kern.syscall::71                        15     10.87%     88.41% # number of syscalls executed
system.cpu.kern.syscall::73                        11      7.97%     96.38% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.72%     97.10% # number of syscalls executed
system.cpu.kern.syscall::256                        2      1.45%     98.55% # number of syscalls executed
system.cpu.kern.syscall::257                        2      1.45%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    138                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   371      2.66%      2.66% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.19%      2.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                 11985     85.93%     88.78% # number of callpals executed
system.cpu.kern.callpal::rdps                     374      2.68%     91.46% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     91.48% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     91.50% # number of callpals executed
system.cpu.kern.callpal::rti                      983      7.05%     98.55% # number of callpals executed
system.cpu.kern.callpal::callsys                  195      1.40%     99.95% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.05%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  13948                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1354                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 862                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 862                      
system.cpu.kern.mode_good::user                   862                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.636632                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.777978                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         9036827000     21.96%     21.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          32113241000     78.04%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      371                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011854                       # Number of seconds simulated
sim_ticks                                 11854082000                       # Number of ticks simulated
final_tick                               2761691700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4190254                       # Simulator instruction rate (inst/s)
host_op_rate                                  4190253                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              128835141                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464620                       # Number of bytes of host memory used
host_seconds                                    92.01                       # Real time elapsed on the host
sim_insts                                   385543756                       # Number of instructions simulated
sim_ops                                     385543756                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3014336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5435456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8449792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3014336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3014336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3431040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4168320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            47099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            84929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         53610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          254286751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          458530319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             712817070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     254286751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        254286751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       289439537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       62196297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            351635833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       289439537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         254286751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         458530319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       62196297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1064452903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      132028                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65130                       # Number of write requests accepted
system.mem_ctrls.readBursts                    132028                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8370048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   79744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4159936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8449792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4168320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4223                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11854082000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                132028                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     39                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.129821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.398735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.377319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13622     31.65%     31.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14135     32.84%     64.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4520     10.50%     74.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2358      5.48%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1523      3.54%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          880      2.04%     86.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          608      1.41%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          618      1.44%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4780     11.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.768730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.286217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3869     96.94%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           89      2.23%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           18      0.45%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            6      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.286394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.233581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3747     93.89%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           198      4.96%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            16      0.40%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             6      0.15%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.13%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.05%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.03%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             8      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3991                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2408694500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4860857000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  653910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18417.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37167.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       706.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       350.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    712.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    351.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    97658                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   55087                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      60124.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     3788830000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       395980000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      7673648750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7548622200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8992514160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4118791875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4906629750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            30702999600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            31386490200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6522035760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7062662160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        180380129280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        180380129280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        344776359420                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        350908503210                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1354578417000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1349199343500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1928627355135                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1932836272260                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.350490                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.874527                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               93974                       # Transaction distribution
system.membus.trans_dist::ReadResp              93973                       # Transaction distribution
system.membus.trans_dist::WriteReq               1546                       # Transaction distribution
system.membus.trans_dist::WriteResp              1546                       # Transaction distribution
system.membus.trans_dist::Writeback             53610                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41373                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41373                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        94218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        94218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       223502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       233128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 350418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3014336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3014336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8866496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8872633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12624249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               52                       # Total snoops (count)
system.membus.snoop_fanout::samples            197241                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  197241    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              197241                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6358000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           718285249                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11883179                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          440377425                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          791858978                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.7                       # Layer utilization (%)
system.iocache.tags.replacements                11552                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11552                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               104008                       # Number of tag accesses
system.iocache.tags.data_accesses              104008                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           32                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               32                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            5                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            5                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           32                       # number of demand (read+write) misses
system.iocache.demand_misses::total                32                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           32                       # number of overall misses
system.iocache.overall_misses::total               32                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3344983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3344983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3344983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3344983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3344983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3344983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           32                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             32                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11525                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11525                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           32                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              32                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           32                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             32                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000434                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000434                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104530.718750                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104530.718750                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104530.718750                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104530.718750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104530.718750                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104530.718750                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           32                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           32                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           32                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1680983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1680983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    825406128                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    825406128                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1680983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1680983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1680983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1680983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999566                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999566                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52530.718750                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52530.718750                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 71649.837500                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 71649.837500                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52530.718750                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52530.718750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52530.718750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52530.718750                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 2246493                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1625547                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50210                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1599253                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1274631                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.701648                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  237687                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1718                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      3244494                       # DTB read hits
system.cpu.dtb.read_misses                       9087                       # DTB read misses
system.cpu.dtb.read_acv                            44                       # DTB read access violations
system.cpu.dtb.read_accesses                  2750525                       # DTB read accesses
system.cpu.dtb.write_hits                     1825343                       # DTB write hits
system.cpu.dtb.write_misses                      4878                       # DTB write misses
system.cpu.dtb.write_acv                          108                       # DTB write access violations
system.cpu.dtb.write_accesses                 1399131                       # DTB write accesses
system.cpu.dtb.data_hits                      5069837                       # DTB hits
system.cpu.dtb.data_misses                      13965                       # DTB misses
system.cpu.dtb.data_acv                           152                       # DTB access violations
system.cpu.dtb.data_accesses                  4149656                       # DTB accesses
system.cpu.itb.fetch_hits                     2172760                       # ITB hits
system.cpu.itb.fetch_misses                     11806                       # ITB misses
system.cpu.itb.fetch_acv                          306                       # ITB acv
system.cpu.itb.fetch_accesses                 2184566                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         11813333                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3797641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20097886                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2246493                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1512318                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5810551                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  138954                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         63                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1904                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1032262                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         4097                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2624423                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 28610                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           10716057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.875493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.942078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7057033     65.85%     65.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   190266      1.78%     67.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   242003      2.26%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   431928      4.03%     73.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   682450      6.37%     80.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   190563      1.78%     82.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   332101      3.10%     85.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   265095      2.47%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1324618     12.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10716057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190166                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.701288                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3059624                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4317082                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2882504                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                391230                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  65617                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               311430                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3909                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               19452087                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 11238                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  65617                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3223849                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1459057                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1809669                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3089621                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1068244                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19217423                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 70619                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 390299                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  34259                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 389079                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14753142                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26509677                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18280736                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           8226288                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              12778819                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1974329                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             114712                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          12586                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2109303                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3127574                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1886484                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            382654                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           181487                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   18255777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              124075                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17879868                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8341                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2262482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1177785                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          79894                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10716057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.668512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.057154                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4953771     46.23%     46.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1399352     13.06%     59.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1060451      9.90%     69.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1295316     12.09%     81.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              743620      6.94%     88.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              594790      5.55%     93.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              343531      3.21%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              137758      1.29%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              187468      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10716057                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13962      2.76%      2.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 19346      3.83%      6.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  1789      0.35%      6.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  3257      0.64%      7.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               132670     26.24%     33.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3035      0.60%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 254568     50.36%     84.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 76918     15.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4109      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9125759     51.04%     51.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36670      0.21%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1935587     10.83%     62.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              110589      0.62%     62.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              180369      1.01%     63.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1227763      6.87%     70.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               46897      0.26%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3306509     18.49%     89.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1836817     10.27%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              68799      0.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17879868                       # Type of FU issued
system.cpu.iq.rate                           1.513533                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      505545                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028275                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           33785144                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13045512                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11338265                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            13204535                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            7600870                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6176461                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11598168                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6783136                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           358425                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       417532                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1496                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4128                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       164738                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3445                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        252066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  65617                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  788989                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                469342                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            18995865                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             24672                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3127574                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1886484                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              94279                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  10091                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                454408                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4128                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          24768                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        36559                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                61327                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17797093                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3256466                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             82775                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        616013                       # number of nop insts executed
system.cpu.iew.exec_refs                      5087569                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1901639                       # Number of branches executed
system.cpu.iew.exec_stores                    1831103                       # Number of stores executed
system.cpu.iew.exec_rate                     1.506526                       # Inst execution rate
system.cpu.iew.wb_sent                       17543917                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17514726                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10480894                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14082209                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.482624                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.744265                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2335036                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           44181                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             58557                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10385643                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.602146                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.635352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6092898     58.67%     58.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1316362     12.67%     71.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       619869      5.97%     77.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       551440      5.31%     82.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       279344      2.69%     85.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       186755      1.80%     87.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       103495      1.00%     88.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       127067      1.22%     89.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1108413     10.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10385643                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             16639314                       # Number of instructions committed
system.cpu.commit.committedOps               16639314                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4431788                       # Number of memory references committed
system.cpu.commit.loads                       2710042                       # Number of loads committed
system.cpu.commit.membars                       23148                       # Number of memory barriers committed
system.cpu.commit.branches                    1729178                       # Number of branches committed
system.cpu.commit.fp_insts                    5633945                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  12885595                       # Number of committed integer instructions.
system.cpu.commit.function_calls               201606                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       557783      3.35%      3.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8321750     50.01%     53.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           36388      0.22%     53.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1785030     10.73%     64.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          97454      0.59%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         142624      0.86%     65.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1138410      6.84%     72.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          35072      0.21%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2733190     16.43%     89.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1722814     10.35%     99.59% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         68799      0.41%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16639314                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1108413                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     28208504                       # The number of ROB reads
system.cpu.rob.rob_writes                    38279987                       # The number of ROB writes
system.cpu.timesIdled                           34869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1097276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        40749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    16085640                       # Number of Instructions Simulated
system.cpu.committedOps                      16085640                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.734402                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.734402                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.361651                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.361651                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17791451                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8914128                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7471853                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5045553                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 9414292                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  59151                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3298                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3298                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13061                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13066                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            5                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          461                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6137                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   743673                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5145000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              665000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103765290                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8078000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11590821                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements             47106                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.982211                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2572524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             47106                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.611387                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.982211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5295961                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5295961                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2572755                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2572755                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2572755                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2572755                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2572755                       # number of overall hits
system.cpu.icache.overall_hits::total         2572755                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        51666                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         51666                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        51666                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          51666                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        51666                       # number of overall misses
system.cpu.icache.overall_misses::total         51666                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2876184169                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2876184169                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2876184169                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2876184169                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2876184169                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2876184169                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2624421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2624421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2624421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2624421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2624421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2624421                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019687                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019687                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55668.798997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55668.798997                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55668.798997                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55668.798997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55668.798997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55668.798997                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          508                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.814815                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4547                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4547                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4547                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4547                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4547                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4547                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        47119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        47119                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        47119                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        47119                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        47119                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        47119                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2481741573                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2481741573                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2481741573                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2481741573                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2481741573                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2481741573                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017954                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017954                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017954                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017954                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52669.657102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52669.657102                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52669.657102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52669.657102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52669.657102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52669.657102                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             84927                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.986330                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3950686                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             84927                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.518610                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.986330                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8836113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8836113                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2462626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2462626                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1469462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1469462                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10502                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10502                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         9769                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9769                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3932088                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3932088                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3932088                       # number of overall hits
system.cpu.dcache.overall_hits::total         3932088                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       181870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        181870                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       240378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       240378                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          984                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          984                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       422248                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         422248                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       422248                       # number of overall misses
system.cpu.dcache.overall_misses::total        422248                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10709976246                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10709976246                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16169322831                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16169322831                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     63487750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63487750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data         7999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total         7999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  26879299077                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26879299077                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  26879299077                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26879299077                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2644496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2644496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1709840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1709840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         9770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4354336                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4354336                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4354336                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4354336                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.068773                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068773                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.140585                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.140585                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.085670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.085670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000102                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000102                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.096972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.096972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096972                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58888.086248                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58888.086248                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67266.234144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67266.234144                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64520.071138                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64520.071138                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         7999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         7999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63657.611349                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63657.611349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63657.611349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63657.611349                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       703308                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             35513                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.804241                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        53610                       # number of writebacks
system.cpu.dcache.writebacks::total             53610                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       138883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       138883                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       198993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       198993                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          410                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          410                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       337876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       337876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       337876                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       337876                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        42987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42987                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        41385                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41385                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        84372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        84372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        84372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        84372                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2660032754                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2660032754                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2884535586                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2884535586                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     35621000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     35621000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         2001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         2001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5544568340                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5544568340                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5544568340                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5544568340                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    648882000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    648882000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    294444000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    294444000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    943326000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    943326000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.049974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.049974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000102                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019377                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61879.934724                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61879.934724                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69700.026241                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69700.026241                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 62057.491289                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62057.491289                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65715.739108                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65715.739108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65715.739108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65715.739108                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      12207                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3612     43.53%     43.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      71      0.86%     44.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.14%     44.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4603     55.47%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8298                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3609     49.42%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       71      0.97%     50.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.16%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3610     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7302                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               9600358000     80.99%     80.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                64373000      0.54%     81.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10120000      0.09%     81.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2179108000     18.38%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11853959000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999169                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.784271                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.879971                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.03%      3.03% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.55%      7.58% # number of syscalls executed
system.cpu.kern.syscall::4                         30     45.45%     53.03% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.55%     57.58% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.58%     65.15% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.03%     68.18% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.52%     69.70% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.55%     74.24% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.03%     77.27% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.52%     78.79% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.03%     81.82% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.12%     93.94% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.52%     95.45% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.52%     96.97% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.52%     98.48% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.52%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     66                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   245      2.75%      2.75% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.15%      2.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7626     85.57%     88.46% # number of callpals executed
system.cpu.kern.callpal::rdps                     161      1.81%     90.27% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     90.29% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     90.32% # number of callpals executed
system.cpu.kern.callpal::rti                      590      6.62%     96.94% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      1.47%     98.41% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.07%     98.47% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.51%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   8912                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               835                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 511                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 511                      
system.cpu.kern.mode_good::user                   511                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.611976                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.759287                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5217951000     44.02%     44.02% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           6636008000     55.98%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      245                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.143310                       # Number of seconds simulated
sim_ticks                                143309633000                       # Number of ticks simulated
final_tick                               2905001333000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 471374                       # Simulator instruction rate (inst/s)
host_op_rate                                   471374                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               81883205                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465644                       # Number of bytes of host memory used
host_seconds                                  1750.17                       # Real time elapsed on the host
sim_insts                                   824985628                       # Number of instructions simulated
sim_ops                                     824985628                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        15837504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4960576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20798272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     15837504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15837504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2393984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2914176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           247461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            77509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              324973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         37406                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45534                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          110512487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           34614393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             145128220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     110512487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110512487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16704976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        3629847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20334823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16704976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         110512487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          34614393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        3631186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            165463043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      324974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45534                       # Number of write requests accepted
system.mem_ctrls.readBursts                    324974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45534                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20641024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  157312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2886784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20798336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2914176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2458                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   441                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           35                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3919                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  143309682000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                324974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45534                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  257676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.250607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.879874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.202617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        30764     33.64%     33.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26927     29.44%     63.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13039     14.26%     77.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5729      6.26%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4886      5.34%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2401      2.63%     91.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1940      2.12%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          979      1.07%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4785      5.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     116.615329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    273.886030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2214     80.04%     80.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          293     10.59%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           80      2.89%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           36      1.30%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           30      1.08%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           29      1.05%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           22      0.80%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           16      0.58%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.07%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           21      0.76%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            7      0.25%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.14%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2766                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.307303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.348236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2523     91.21%     91.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           224      8.10%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21             4      0.14%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             4      0.14%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.14%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2766                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3295968250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9343143250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1612580000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10219.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28969.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       144.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   241252                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34913                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     386792.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    90046203750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      4785300000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     48474453000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7883862840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9348287760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4301710875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5100752250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            31913317800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32691258600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6668924400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7207749360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        189740176080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        189740176080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        367782168465                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        381672023940                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1420381457250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1408197373500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2028671617710                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2033957621490                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.338950                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           700.158576                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              296961                       # Transaction distribution
system.membus.trans_dist::ReadResp             296959                       # Transaction distribution
system.membus.trans_dist::WriteReq                875                       # Transaction distribution
system.membus.trans_dist::WriteResp               875                       # Transaction distribution
system.membus.trans_dist::Writeback             37406                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               33                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              35                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28769                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28769                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       494979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       494979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       192494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       195576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 706851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       520384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       520384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     15837504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     15837504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3823                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7358383                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23716271                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               90                       # Total snoops (count)
system.membus.snoop_fanout::samples            370642                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  370642    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              370642                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2415999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           734916000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8573392                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2307111626                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy          723024466                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.5                       # Layer utilization (%)
system.iocache.tags.replacements                 8165                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8165                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                74941                       # Number of tag accesses
system.iocache.tags.data_accesses               74941                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           37                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               37                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          182                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          182                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           37                       # number of demand (read+write) misses
system.iocache.demand_misses::total                37                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           37                       # number of overall misses
system.iocache.overall_misses::total               37                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4123467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4123467                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4123467                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4123467                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4123467                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4123467                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           37                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             37                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8310                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8310                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           37                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              37                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           37                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             37                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.021901                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.021901                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 111445.054054                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 111445.054054                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 111445.054054                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 111445.054054                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 111445.054054                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 111445.054054                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           37                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           37                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           37                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2196467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2196467                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    631481956                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    631481956                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2196467                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2196467                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2196467                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2196467                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.978099                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.978099                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 59363.972973                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 59363.972973                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 77692.169783                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 77692.169783                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 59363.972973                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 59363.972973                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 59363.972973                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 59363.972973                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                20186074                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19168468                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            542322                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14154457                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12484174                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.199597                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  383108                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3773                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     64366180                       # DTB read hits
system.cpu.dtb.read_misses                      12495                       # DTB read misses
system.cpu.dtb.read_acv                            82                       # DTB read access violations
system.cpu.dtb.read_accesses                 63583184                       # DTB read accesses
system.cpu.dtb.write_hits                    30728410                       # DTB write hits
system.cpu.dtb.write_misses                      2983                       # DTB write misses
system.cpu.dtb.write_acv                          199                       # DTB write access violations
system.cpu.dtb.write_accesses                30212011                       # DTB write accesses
system.cpu.dtb.data_hits                     95094590                       # DTB hits
system.cpu.dtb.data_misses                      15478                       # DTB misses
system.cpu.dtb.data_acv                           281                       # DTB access violations
system.cpu.dtb.data_accesses                 93795195                       # DTB accesses
system.cpu.itb.fetch_hits                    37517488                       # ITB hits
system.cpu.itb.fetch_misses                     15170                       # ITB misses
system.cpu.itb.fetch_acv                          975                       # ITB acv
system.cpu.itb.fetch_accesses                37532658                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        143230533                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           44341036                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      487631924                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20186074                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12867282                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      91702849                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1177140                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        348                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 6503                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        694470                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         7800                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  38250026                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                252239                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       4                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          137341621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.550504                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.703208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 65061919     47.37%     47.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1562257      1.14%     48.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5058809      3.68%     52.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1263640      0.92%     53.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7321643      5.33%     58.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1585292      1.15%     59.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3984485      2.90%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   987421      0.72%     63.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 50516155     36.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            137341621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.140934                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.404525                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 38962987                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              32116098                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  54917580                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10766713                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 578243                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               321036                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 10471                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              483864319                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 32629                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 578243                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42902665                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4080988                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1990779                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  61654649                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              26134297                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              481792888                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 88390                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               24087178                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  41616                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 209790                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           408599298                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             677383207                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        677369746                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11630                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             391890946                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16708352                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             167612                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          19084                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  52397961                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             64673818                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            30944835                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8475176                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3766312                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  454858369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              171179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 448312908                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            105430                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15487793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11074203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         113284                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     137341621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.264217                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.199460                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14619498     10.64%     10.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16849925     12.27%     22.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27785426     20.23%     43.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21789402     15.87%     59.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15338430     11.17%     70.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            14065326     10.24%     80.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15021328     10.94%     91.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6262681      4.56%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5609605      4.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       137341621                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5397152     47.10%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 915259      7.99%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2947373     25.72%     80.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2199895     19.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1673      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             333428867     74.37%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             19459724      4.34%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4591      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 796      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             64564389     14.40%     93.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            30747456      6.86%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             105412      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              448312908                       # Type of FU issued
system.cpu.iq.rate                           3.130009                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11459679                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025562                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1045495009                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         470523059                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    447200329                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               37537                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              19188                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        17623                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              459751210                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   19704                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6963243                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1376746                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1709                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        25357                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       339997                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        13345                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         67049                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 578243                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1886123                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                219388                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           477836853                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            345433                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              64673818                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             30944835                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             137037                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5832                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                211681                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          25357                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         366035                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       247873                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               613908                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             447535804                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              64383802                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            777104                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      22807305                       # number of nop insts executed
system.cpu.iew.exec_refs                     95117061                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18028512                       # Number of branches executed
system.cpu.iew.exec_stores                   30733259                       # Number of stores executed
system.cpu.iew.exec_rate                     3.124584                       # Inst execution rate
system.cpu.iew.wb_sent                      447350302                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     447217952                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 308584673                       # num instructions producing a value
system.cpu.iew.wb_consumers                 372299375                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       3.122365                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.828862                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16193329                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           57895                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            549565                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    135065329                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.417679                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.096336                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25621134     18.97%     18.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26668781     19.75%     38.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     21868839     16.19%     54.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9646238      7.14%     62.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6148510      4.55%     66.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4569633      3.38%     69.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3496439      2.59%     72.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2522049      1.87%     74.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     34523706     25.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    135065329                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            461610003                       # Number of instructions committed
system.cpu.commit.committedOps              461610003                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       93901910                       # Number of memory references committed
system.cpu.commit.loads                      63297072                       # Number of loads committed
system.cpu.commit.membars                       28380                       # Number of memory barriers committed
system.cpu.commit.branches                   17187650                       # Number of branches committed
system.cpu.commit.fp_insts                      16623                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 439218973                       # Number of committed integer instructions.
system.cpu.commit.function_calls               318031                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     22169804      4.80%      4.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        326033916     70.63%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        19363572      4.19%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4552      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            796      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        63325452     13.72%     93.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       30606500      6.63%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        105411      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         461610003                       # Class of committed instruction
system.cpu.commit.bw_lim_events              34523706                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    578263385                       # The number of ROB reads
system.cpu.rob.rob_writes                   957886255                       # The number of ROB writes
system.cpu.timesIdled                          216577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         5888912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        79100                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   439441872                       # Number of Instructions Simulated
system.cpu.committedOps                     439441872                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.325937                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.325937                       # CPI: Total CPI of All Threads
system.cpu.ipc                               3.068074                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.068074                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                660402282                       # number of integer regfile reads
system.cpu.int_regfile_writes               398819269                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     11183                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9855                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  156829                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  85125                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  702                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 702                       # Transaction distribution
system.iobus.trans_dist::WriteReq                8821                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9003                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq          182                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           92                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3080                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   19410                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3823                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   524311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               469000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                69000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              520000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73553815                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2205000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8208608                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            247448                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.976462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            37983214                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            247448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            153.499782                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.976462                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          76747567                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         76747567                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     37983195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        37983195                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      37983195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         37983195                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     37983195                       # number of overall hits
system.cpu.icache.overall_hits::total        37983195                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       266830                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        266830                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       266830                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         266830                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       266830                       # number of overall misses
system.cpu.icache.overall_misses::total        266830                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  13789911847                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13789911847                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  13789911847                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13789911847                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  13789911847                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13789911847                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     38250025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     38250025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     38250025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     38250025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     38250025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     38250025                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006976                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006976                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006976                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006976                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006976                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51680.515111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51680.515111                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51680.515111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51680.515111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51680.515111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51680.515111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          730                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        19312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19312                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        19312                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19312                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        19312                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19312                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       247518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       247518                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       247518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       247518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       247518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       247518                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  11968493123                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11968493123                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  11968493123                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11968493123                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  11968493123                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11968493123                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006471                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006471                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006471                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006471                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48354.031315                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48354.031315                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48354.031315                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48354.031315                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48354.031315                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48354.031315                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             77463                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.938776                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            87576378                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             77463                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1130.557531                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.938776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          874                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175957251                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175957251                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     57164598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57164598                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     30379344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30379344                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        14173                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        14173                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        14303                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14303                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      87543942                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         87543942                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     87543942                       # number of overall hits
system.cpu.dcache.overall_hits::total        87543942                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       156311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        156311                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       209295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       209295                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1845                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1845                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       365606                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         365606                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       365606                       # number of overall misses
system.cpu.dcache.overall_misses::total        365606                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8929206494                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8929206494                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12454984328                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12454984328                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    119352000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    119352000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        15998                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        15998                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  21384190822                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21384190822                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  21384190822                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21384190822                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     57320909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57320909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     30588639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30588639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        16018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        16018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        14305                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14305                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     87909548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     87909548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     87909548                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     87909548                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002727                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006842                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.115183                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.115183                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000140                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000140                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004159                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57124.620110                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57124.620110                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59509.230168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59509.230168                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64689.430894                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64689.430894                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         7999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         7999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58489.715218                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58489.715218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58489.715218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58489.715218                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       316532                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17969                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.615449                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        37406                       # number of writebacks
system.cpu.dcache.writebacks::total             37406                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       108559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       108559                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       180547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       180547                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          802                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          802                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       289106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       289106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       289106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       289106                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        47752                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        47752                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        28748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28748                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1043                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1043                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        76500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        76500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        76500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        76500                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2885843255                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2885843255                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1736877884                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1736877884                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     64015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         4002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         4002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4622721139                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4622721139                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4622721139                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4622721139                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    113540000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    113540000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    142103000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    142103000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    255643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.065114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000140                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000140                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000870                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000870                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000870                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000870                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60433.976692                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60433.976692                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60417.346737                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60417.346737                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 61376.318313                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61376.318313                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60427.727307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60427.727307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60427.727307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60427.727307                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      100                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      17570                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3737     37.37%     37.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      43      0.43%     37.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     147      1.47%     39.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6073     60.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                10000                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3727     48.76%     48.76% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       43      0.56%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      147      1.92%     51.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3727     48.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7644                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             140534218000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                47883000      0.03%     98.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               113416000      0.08%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2614148000      1.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         143309665000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997324                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.613700                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764400                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      1.21%      1.21% # number of syscalls executed
system.cpu.kern.syscall::3                         89     35.89%     37.10% # number of syscalls executed
system.cpu.kern.syscall::4                         89     35.89%     72.98% # number of syscalls executed
system.cpu.kern.syscall::6                         10      4.03%     77.02% # number of syscalls executed
system.cpu.kern.syscall::17                         7      2.82%     79.84% # number of syscalls executed
system.cpu.kern.syscall::19                         3      1.21%     81.05% # number of syscalls executed
system.cpu.kern.syscall::33                         3      1.21%     82.26% # number of syscalls executed
system.cpu.kern.syscall::45                        13      5.24%     87.50% # number of syscalls executed
system.cpu.kern.syscall::48                         3      1.21%     88.71% # number of syscalls executed
system.cpu.kern.syscall::59                         3      1.21%     89.92% # number of syscalls executed
system.cpu.kern.syscall::71                        16      6.45%     96.37% # number of syscalls executed
system.cpu.kern.syscall::73                         4      1.61%     97.98% # number of syscalls executed
system.cpu.kern.syscall::74                         3      1.21%     99.19% # number of syscalls executed
system.cpu.kern.syscall::90                         2      0.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    248                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   471      4.16%      4.16% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.22%      4.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8792     77.74%     82.12% # number of callpals executed
system.cpu.kern.callpal::rdps                     614      5.43%     87.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     87.58% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     87.60% # number of callpals executed
system.cpu.kern.callpal::rti                     1018      9.00%     96.60% # number of callpals executed
system.cpu.kern.callpal::callsys                  327      2.89%     99.50% # number of callpals executed
system.cpu.kern.callpal::imb                       57      0.50%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  11310                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1489                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 958                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 958                      
system.cpu.kern.mode_good::user                   958                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.643385                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.783000                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8404348000      5.86%      5.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         134905317000     94.14%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      471                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.062448                       # Number of seconds simulated
sim_ticks                                 62448337000                       # Number of ticks simulated
final_tick                               2967449670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1440855                       # Simulator instruction rate (inst/s)
host_op_rate                                  1440855                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               96325666                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465644                       # Number of bytes of host memory used
host_seconds                                   648.30                       # Real time elapsed on the host
sim_insts                                   934112127                       # Number of instructions simulated
sim_ops                                     934112127                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         2948160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13382336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16330496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2948160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2948160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7777088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8481600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            46065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           209099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        121517                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132525                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           47209584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          214294514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             261504097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      47209584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47209584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       124536351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       11281517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            135817868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       124536351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          47209584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         214294514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       11281517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            397321966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      255164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132525                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16257920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8469312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16330496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8481600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   181                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9137                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   62448337000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132525                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  192921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     56                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       106654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.869334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.955814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.618092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        38534     36.13%     36.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36050     33.80%     69.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11536     10.82%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5755      5.40%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3748      3.51%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3804      3.57%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2431      2.28%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          855      0.80%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3941      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       106654                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.065522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    115.545973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7914     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.654606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.623072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5704     72.01%     72.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2153     27.18%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            33      0.42%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             6      0.08%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             1      0.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             5      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             5      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7921                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3171398000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7934460500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1270150000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12484.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31234.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       260.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       135.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    261.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    135.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   191520                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88201                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     161078.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    15480645000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2085460000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     44887380750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8269158240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9769659480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4511941500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5330667375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            32876196600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            33710523600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7098749280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7635753360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        193819335840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        193819335840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        394208650395                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        407821057515                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1434672423750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1422731715750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2075456455605                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2080818712920                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           699.407591                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.214617                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              231253                       # Transaction distribution
system.membus.trans_dist::ReadResp             231252                       # Transaction distribution
system.membus.trans_dist::WriteReq               1548                       # Transaction distribution
system.membus.trans_dist::WriteResp              1548                       # Transaction distribution
system.membus.trans_dist::Writeback            121517                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27213                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27213                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        92147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        92147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       539735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       549345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 663536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2948160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2948160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     21159424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     21165760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24818432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               45                       # Total snoops (count)
system.membus.snoop_fanout::samples            387768                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  387768    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              387768                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1447975749                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11337678                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          430808662                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1948078735                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      2928984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      2928984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      2928984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      2928984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      2928984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      2928984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104606.571429                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104606.571429                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104606.571429                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104606.571429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104606.571429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104606.571429                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1472984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1472984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    777030947                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    777030947                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1472984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1472984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1472984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1472984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52606.571429                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52606.571429                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70587.840389                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70587.840389                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52606.571429                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52606.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52606.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52606.571429                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                14239655                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13466848                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            594672                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12645039                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12142034                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.022116                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  361429                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1967                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     23157087                       # DTB read hits
system.cpu.dtb.read_misses                      33366                       # DTB read misses
system.cpu.dtb.read_acv                            51                       # DTB read access violations
system.cpu.dtb.read_accesses                 22658820                       # DTB read accesses
system.cpu.dtb.write_hits                    10460803                       # DTB write hits
system.cpu.dtb.write_misses                      2082                       # DTB write misses
system.cpu.dtb.write_acv                          112                       # DTB write access violations
system.cpu.dtb.write_accesses                10028507                       # DTB write accesses
system.cpu.dtb.data_hits                     33617890                       # DTB hits
system.cpu.dtb.data_misses                      35448                       # DTB misses
system.cpu.dtb.data_acv                           163                       # DTB access violations
system.cpu.dtb.data_accesses                 32687327                       # DTB accesses
system.cpu.itb.fetch_hits                    22166090                       # ITB hits
system.cpu.itb.fetch_misses                     13155                       # ITB misses
system.cpu.itb.fetch_acv                          284                       # ITB acv
system.cpu.itb.fetch_accesses                22179245                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         62409985                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           23845493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      130181059                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14239655                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12503463                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      35678632                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1266770                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         60                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 6666                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1153930                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3973                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  22631454                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                107529                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           61322185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.122903                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.682788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 35420020     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   448285      0.73%     58.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1145541      1.87%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   771859      1.26%     61.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10186677     16.61%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   838976      1.37%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9809543     16.00%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   283003      0.46%     96.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2418281      3.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             61322185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.228163                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.085901                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17195682                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21671972                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17740083                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4084893                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 629555                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               341393                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3887                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              125585485                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 11303                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 629555                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19013243                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3445416                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2868132                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19840071                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15525768                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              122702593                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                276283                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 472757                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               13582468                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 189343                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            96836112                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             170290332                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        118220647                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          52065840                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              87006229                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9829883                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             232972                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          12634                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  22937478                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24301821                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11104978                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10168358                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9686610                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  117550955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              208729                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 114327454                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5773                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8604432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6199128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         162422                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      61322185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.864373                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.624117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15429764     25.16%     25.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13480185     21.98%     47.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12383809     20.19%     67.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10100405     16.47%     83.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6361232     10.37%     94.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2023872      3.30%     97.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              898859      1.47%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              331478      0.54%     99.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              312581      0.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        61322185                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16376      4.27%      4.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%      4.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               271228     70.68%     74.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3526      0.92%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  50256     13.10%     88.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 42371     11.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6162      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60903307     53.27%     53.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               279173      0.24%     53.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     53.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             9748790      8.53%     62.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  22      0.00%     62.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               98775      0.09%     62.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            9138275      7.99%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              138120      0.12%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23386455     20.46%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10469100      9.16%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             159274      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              114327454                       # Type of FU issued
system.cpu.iq.rate                           1.831878                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      383758                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003357                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          193826417                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          71710689                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65486241                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            96540207                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54658670                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     47182421                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               66297338                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                48407712                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           673453                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2231996                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          285                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5394                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       670646                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3475                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         44834                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 629555                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1299458                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1876882                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           118851299                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             60815                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24301821                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11104978                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             178322                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7317                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1866181                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5394                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         786718                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        40752                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               827470                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             113464789                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23194226                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            862665                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1091615                       # number of nop insts executed
system.cpu.iew.exec_refs                     33658044                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12327521                       # Number of branches executed
system.cpu.iew.exec_stores                   10463818                       # Number of stores executed
system.cpu.iew.exec_rate                     1.818055                       # Inst execution rate
system.cpu.iew.wb_sent                      112921834                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     112668662                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  60825277                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65967379                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.805299                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.922051                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8575485                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           46307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            612753                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     59926430                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.838673                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.543572                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     32029756     53.45%     53.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8428567     14.06%     67.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       432777      0.72%     68.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       376246      0.63%     68.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6677754     11.14%     80.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7481144     12.48%     92.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       106482      0.18%     92.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       143007      0.24%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4250697      7.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     59926430                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            110185112                       # Number of instructions committed
system.cpu.commit.committedOps              110185112                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32504157                       # Number of memory references committed
system.cpu.commit.loads                      22069825                       # Number of loads committed
system.cpu.commit.membars                       23553                       # Number of memory barriers committed
system.cpu.commit.branches                   11921378                       # Number of branches committed
system.cpu.commit.fp_insts                   46868457                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  90199028                       # Number of committed integer instructions.
system.cpu.commit.function_calls               341259                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1064775      0.97%      0.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57217838     51.93%     52.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          277111      0.25%     53.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        9745331      8.84%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             21      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          98634      0.09%     62.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       8955350      8.13%     70.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         137925      0.13%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        22093378     20.05%     90.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10435474      9.47%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        159274      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         110185112                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4250697                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    174282820                       # The number of ROB reads
system.cpu.rob.rob_writes                   238917564                       # The number of ROB writes
system.cpu.timesIdled                           34289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1087800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        38352                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   109126499                       # Number of Instructions Simulated
system.cpu.committedOps                     109126499                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.571905                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.571905                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.748542                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.748542                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                111530537                       # number of integer regfile reads
system.cpu.int_regfile_writes                52149749                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  46865398                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 38183732                       # number of floating regfile writes
system.cpu.misc_regfile_reads                67204888                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  98482                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3284                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3284                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12556                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12556                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4076                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   711072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               252000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              308000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5150000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99142609                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8060000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11071322                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             46068                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.460835                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22579120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             46068                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            490.125901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.460835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45308990                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45308990                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     22580922                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22580922                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      22580922                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22580922                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     22580922                       # number of overall hits
system.cpu.icache.overall_hits::total        22580922                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        50532                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         50532                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        50532                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          50532                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        50532                       # number of overall misses
system.cpu.icache.overall_misses::total         50532                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2839204653                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2839204653                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2839204653                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2839204653                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2839204653                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2839204653                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     22631454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22631454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     22631454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22631454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     22631454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22631454                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002233                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002233                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002233                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002233                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002233                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56186.271135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56186.271135                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56186.271135                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56186.271135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56186.271135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56186.271135                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          339                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.038462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4450                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4450                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4450                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4450                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4450                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        46082                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        46082                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        46082                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        46082                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        46082                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        46082                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2450940837                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2450940837                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2450940837                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2450940837                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2450940837                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2450940837                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53186.511805                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53186.511805                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53186.511805                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53186.511805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53186.511805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53186.511805                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            209063                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.748810                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32362480                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            209063                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            154.797740                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.748810                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          883                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          65964371                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         65964371                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     22121083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22121083                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10217519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10217519                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10406                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10406                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         9867                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9867                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32338602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32338602                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32338602                       # number of overall hits
system.cpu.dcache.overall_hits::total        32338602                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       312965                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        312965                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       204644                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       204644                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1152                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1152                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       517609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         517609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       517609                       # number of overall misses
system.cpu.dcache.overall_misses::total        517609                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  15968043494                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15968043494                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13723210843                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13723210843                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     77792500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     77792500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  29691254337                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29691254337                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  29691254337                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29691254337                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22434048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22434048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10422163                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10422163                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         9867                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9867                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32856211                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32856211                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32856211                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32856211                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013950                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019635                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019635                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.099671                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.099671                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015754                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015754                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015754                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51021.818715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51021.818715                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67058.945500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67058.945500                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67528.211806                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67528.211806                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57362.322404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57362.322404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 57362.322404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57362.322404                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       341596                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.152765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       121517                       # number of writebacks
system.cpu.dcache.writebacks::total            121517                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       131843                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       131843                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       177424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177424                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          384                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          384                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       309267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       309267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       309267                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       309267                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       181122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       181122                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        27220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27220                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          768                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          768                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       208342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       208342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       208342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       208342                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9437461755                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9437461755                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1871076476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1871076476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     50033500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     50033500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11308538231                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11308538231                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11308538231                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11308538231                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    647632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    647632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    295896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    295896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    943528000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    943528000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.066447                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066447                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006341                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52105.551810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52105.551810                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68739.032917                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68739.032917                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65147.786458                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65147.786458                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54278.725514                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54278.725514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54278.725514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54278.725514                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       48                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      21911                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3913     41.94%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      60      0.64%     42.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      64      0.69%     43.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5292     56.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9329                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3910     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       60      0.76%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       64      0.81%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3910     49.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7944                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              59965556000     96.02%     96.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                54351000      0.09%     96.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                49933000      0.08%     96.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2378476000      3.81%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          62448316000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999233                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.738851                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.851538                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         26     43.33%     51.67% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     56.67% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     65.00% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     68.33% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     70.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     75.00% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     78.33% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     83.33% # number of syscalls executed
system.cpu.kern.syscall::71                         6     10.00%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   241      2.38%      2.38% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.13%      2.50% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8451     83.34%     85.85% # number of callpals executed
system.cpu.kern.callpal::rdps                     252      2.49%     88.33% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     88.35% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     88.37% # number of callpals executed
system.cpu.kern.callpal::rti                      754      7.44%     95.81% # number of callpals executed
system.cpu.kern.callpal::callsys                  267      2.63%     98.44% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.06%     98.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      1.49%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10140                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               993                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 687                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 688                      
system.cpu.kern.mode_good::user                   687                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.692850                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.818074                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5394870000      8.64%      8.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          57028405000     91.32%     99.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             25041000      0.04%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      241                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018308                       # Number of seconds simulated
sim_ticks                                 18307638000                       # Number of ticks simulated
final_tick                               2985757308000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7650930                       # Simulator instruction rate (inst/s)
host_op_rate                                  7650928                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              146913624                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465644                       # Number of bytes of host memory used
host_seconds                                   124.62                       # Real time elapsed on the host
sim_insts                                   953420002                       # Number of instructions simulated
sim_ops                                     953420002                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         7089920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4068736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11158656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      7089920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7089920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2098688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3704320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           110780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            63574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              174354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         32792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57880                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          387265687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          222242542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             609508228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     387265687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        387265687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       114634559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       87702848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            202337407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       114634559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         387265687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         222242542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       87702848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            811845635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      174354                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      57880                       # Number of write requests accepted
system.mem_ctrls.readBursts                    174354                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    57880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11052416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  106240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3688320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11158656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3704320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1660                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   261                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4663                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   18307638000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                174354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                57880                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  118197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     77                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.571580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.636245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.683142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25240     41.88%     41.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16729     27.76%     69.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6125     10.16%     79.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3055      5.07%     84.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2182      3.62%     88.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1254      2.08%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          825      1.37%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          724      1.20%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4134      6.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60268                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.707914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.039488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2155     62.01%     62.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           407     11.71%     73.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           329      9.47%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          188      5.41%     88.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          122      3.51%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           99      2.85%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           44      1.27%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           34      0.98%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           19      0.55%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           10      0.29%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           14      0.40%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           12      0.35%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           10      0.29%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            7      0.20%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            6      0.17%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.09%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            5      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.584173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.405336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.983925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3165     91.08%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           220      6.33%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            24      0.69%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            13      0.37%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.20%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.20%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.09%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            16      0.46%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             5      0.14%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.03%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.03%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.03%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.03%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.06%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             4      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3475                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2435896250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5673908750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  863470000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14105.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32855.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       603.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    609.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    202.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   122991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47056                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      78832.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     6204426500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       611260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     11489787250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8464342320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10030033440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4618440750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5472736500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            33481414200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            34452100800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7279534800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7828306560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        195014960400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        195014960400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        401941905660                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        415650970530                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1438872150750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1426846655250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2089672748880                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2095295763480                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           699.880940                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.764221                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              149656                       # Transaction distribution
system.membus.trans_dist::ReadResp             149653                       # Transaction distribution
system.membus.trans_dist::WriteReq               1172                       # Transaction distribution
system.membus.trans_dist::WriteResp              1172                       # Transaction distribution
system.membus.trans_dist::Writeback             32792                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              7                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25906                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25906                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       159982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       164550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 436382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      7089920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      7089920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6167424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6171632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14867184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               96                       # Total snoops (count)
system.membus.snoop_fanout::samples            232386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  232386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              232386                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3453000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           695432999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25947832                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1034891373                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          594260226                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.iocache.tags.replacements                25164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226556                       # Number of tag accesses
system.iocache.tags.data_accesses              226556                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           76                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               76                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           10                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           10                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           76                       # number of demand (read+write) misses
system.iocache.demand_misses::total                76                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           76                       # number of overall misses
system.iocache.overall_misses::total               76                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7963948                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7963948                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7963948                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7963948                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7963948                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7963948                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           76                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             76                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25098                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25098                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           76                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              76                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           76                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             76                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000398                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000398                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104788.789474                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104788.789474                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104788.789474                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104788.789474                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104788.789474                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104788.789474                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           76                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           76                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           76                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4011948                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4011948                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1768313776                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1768313776                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4011948                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4011948                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4011948                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4011948                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999602                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999602                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52788.789474                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52788.789474                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70484.445791                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70484.445791                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52788.789474                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52788.789474                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52788.789474                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52788.789474                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 3592069                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3126812                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            403745                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2667934                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2331811                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.401375                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  122089                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2901                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2443877                       # DTB read hits
system.cpu.dtb.read_misses                       8619                       # DTB read misses
system.cpu.dtb.read_acv                            78                       # DTB read access violations
system.cpu.dtb.read_accesses                  1487846                       # DTB read accesses
system.cpu.dtb.write_hits                     1019106                       # DTB write hits
system.cpu.dtb.write_misses                      2517                       # DTB write misses
system.cpu.dtb.write_acv                          200                       # DTB write access violations
system.cpu.dtb.write_accesses                  359186                       # DTB write accesses
system.cpu.dtb.data_hits                      3462983                       # DTB hits
system.cpu.dtb.data_misses                      11136                       # DTB misses
system.cpu.dtb.data_acv                           278                       # DTB access violations
system.cpu.dtb.data_accesses                  1847032                       # DTB accesses
system.cpu.itb.fetch_hits                     2990465                       # ITB hits
system.cpu.itb.fetch_misses                     13019                       # ITB misses
system.cpu.itb.fetch_acv                          237                       # ITB acv
system.cpu.itb.fetch_accesses                 3003484                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         18182994                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6677310                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       32677073                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3592069                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2453900                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7693933                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  858130                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        176                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2753                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        755284                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles        12540                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3858541                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                143285                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       4                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           15571139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.098567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.031841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9291186     59.67%     59.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   539045      3.46%     63.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   697017      4.48%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   958842      6.16%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   700633      4.50%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   105873      0.68%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   728526      4.68%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   235721      1.51%     85.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2314296     14.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15571139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.197551                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.797123                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5742976                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3615197                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   5484330                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                306870                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 421766                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               246093                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7377                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               31232581                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20140                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 421766                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6029601                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1217194                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1938924                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5393471                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                570183                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               30238285                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  8718                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  47884                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  24665                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 237067                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            25683178                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              46712190                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         46706483                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4249                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16143041                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9540137                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             148124                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          25262                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1352081                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2772269                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1185336                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            262541                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           139650                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   27023697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              173294                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24037684                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9794                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7808411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6333491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          99451                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15571139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.543733                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.882899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7397697     47.51%     47.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1951555     12.53%     60.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1613202     10.36%     70.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1809768     11.62%     82.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1536610      9.87%     91.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              601417      3.86%     95.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              427594      2.75%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              155036      1.00%     99.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               78260      0.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15571139                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  146964     50.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  87187     29.67%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 59750     20.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               476      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20366329     84.73%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6310      0.03%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2118      0.01%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 236      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2541747     10.57%     95.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1031551      4.29%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              88917      0.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24037684                       # Type of FU issued
system.cpu.iq.rate                           1.321987                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      293903                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012227                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63934269                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          35003782                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     23067003                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15935                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               8448                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7468                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24322727                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8384                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            88440                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       712621                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6792                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6958                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       200548                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1210                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         50733                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 421766                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  995955                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                190060                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            27273829                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            195209                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2772269                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1185336                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             125944                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5184                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                183634                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6958                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         261087                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       215729                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               476816                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              23345120                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2456523                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            692564                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         76838                       # number of nop insts executed
system.cpu.iew.exec_refs                      3479645                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2688468                       # Number of branches executed
system.cpu.iew.exec_stores                    1023122                       # Number of stores executed
system.cpu.iew.exec_rate                     1.283899                       # Inst execution rate
system.cpu.iew.wb_sent                       23198233                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      23074471                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15545802                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21784197                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.269014                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.713627                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         7896449                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           73843                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            411999                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14348442                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.349259                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.235491                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7806965     54.41%     54.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2836416     19.77%     74.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1138285      7.93%     82.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       712933      4.97%     87.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       336550      2.35%     89.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       311097      2.17%     91.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       155416      1.08%     92.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       132435      0.92%     93.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       918345      6.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14348442                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             19359771                       # Number of instructions committed
system.cpu.commit.committedOps               19359771                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3044436                       # Number of memory references committed
system.cpu.commit.loads                       2059648                       # Number of loads committed
system.cpu.commit.membars                       39240                       # Number of memory barriers committed
system.cpu.commit.branches                    2189730                       # Number of branches committed
system.cpu.commit.fp_insts                       7010                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19132527                       # Number of committed integer instructions.
system.cpu.commit.function_calls                85481                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        52372      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16124709     83.29%     83.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6004      0.03%     83.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     83.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2062      0.01%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            236      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2098888     10.84%     94.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         986583      5.10%     99.54% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         88917      0.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19359771                       # Class of committed instruction
system.cpu.commit.bw_lim_events                918345                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     40632154                       # The number of ROB reads
system.cpu.rob.rob_writes                    55756377                       # The number of ROB writes
system.cpu.timesIdled                           85858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2611855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                       124644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    19307875                       # Number of Instructions Simulated
system.cpu.committedOps                      19307875                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.941740                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.941740                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.061864                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.061864                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 35287568                       # number of integer regfile reads
system.cpu.int_regfile_writes                19489561                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4118                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3677                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  167740                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  87539                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1185                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1185                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26250                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26260                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          378                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54890                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          738                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1610448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               312000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                75000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               98000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              940000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2028000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           226008556                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3390000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25255168                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements            110783                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.695992                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3739053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            110783                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.751144                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.695992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7827876                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7827876                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      3737121                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3737121                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3737121                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3737121                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3737121                       # number of overall hits
system.cpu.icache.overall_hits::total         3737121                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       121417                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        121417                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       121417                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         121417                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       121417                       # number of overall misses
system.cpu.icache.overall_misses::total        121417                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6644319114                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6644319114                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6644319114                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6644319114                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6644319114                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6644319114                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3858538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3858538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3858538                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3858538                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3858538                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3858538                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.031467                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031467                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.031467                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031467                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.031467                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031467                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54723.136908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54723.136908                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54723.136908                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54723.136908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54723.136908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54723.136908                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1011                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.442308                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        10617                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10617                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        10617                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10617                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        10617                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10617                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       110800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       110800                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       110800                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       110800                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       110800                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       110800                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5732383875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5732383875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5732383875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5732383875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5732383875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5732383875                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.028716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.028716                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028716                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.028716                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028716                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51736.316561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51736.316561                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51736.316561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51736.316561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51736.316561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51736.316561                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             63516                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.766581                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2972923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             63516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.805891                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.766581                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          879                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6659382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6659382                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2168139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2168139                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       773669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         773669                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        19576                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        19576                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        18719                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        18719                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2941808                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2941808                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2941808                       # number of overall hits
system.cpu.dcache.overall_hits::total         2941808                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       126170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        126170                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       190038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       190038                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1586                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1586                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            7                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       316208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         316208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       316208                       # number of overall misses
system.cpu.dcache.overall_misses::total        316208                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7195734248                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7195734248                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  11686822550                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11686822550                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    101660000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    101660000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        55993                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        55993                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18882556798                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18882556798                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18882556798                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18882556798                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2294309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2294309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       963707                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       963707                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        21162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        18726                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        18726                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3258016                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3258016                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3258016                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3258016                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054993                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.197195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.197195                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.074946                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.074946                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000374                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000374                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.097055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.097055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.097055                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.097055                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57032.053959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57032.053959                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61497.292910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61497.292910                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64098.360656                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64098.360656                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         7999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         7999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59715.620092                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59715.620092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59715.620092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59715.620092                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       286976                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             15937                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.006902                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        32792                       # number of writebacks
system.cpu.dcache.writebacks::total             32792                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        89477                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        89477                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       164134                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       164134                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          593                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          593                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       253611                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       253611                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       253611                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       253611                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        36693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        36693                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25904                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          993                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          993                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            7                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        62597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        62597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        62597                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        62597                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2274871252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2274871252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1601950198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1601950198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     61438250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61438250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        14007                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        14007                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3876821450                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3876821450                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3876821450                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3876821450                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    191258000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    191258000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    182144000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    182144000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    373402000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373402000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026880                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026880                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.046924                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.046924                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000374                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000374                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019213                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019213                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019213                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019213                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61997.417818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61997.417818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61841.808138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61841.808138                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 61871.349446                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61871.349446                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         2001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61933.023148                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61933.023148                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61933.023148                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61933.023148                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      156                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      15553                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4038     40.82%     40.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      66      0.67%     41.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      19      0.19%     41.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5770     58.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9893                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4028     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       66      0.81%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       19      0.23%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4028     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8141                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              15629070000     85.37%     85.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                73101000      0.40%     85.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                14667000      0.08%     85.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2590799000     14.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          18307637000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997524                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.698094                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.822905                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      0.46%      0.46% # number of syscalls executed
system.cpu.kern.syscall::3                        302     46.18%     46.64% # number of syscalls executed
system.cpu.kern.syscall::4                        306     46.79%     93.43% # number of syscalls executed
system.cpu.kern.syscall::6                          8      1.22%     94.65% # number of syscalls executed
system.cpu.kern.syscall::17                         5      0.76%     95.41% # number of syscalls executed
system.cpu.kern.syscall::19                         3      0.46%     95.87% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.15%     96.02% # number of syscalls executed
system.cpu.kern.syscall::45                         7      1.07%     97.09% # number of syscalls executed
system.cpu.kern.syscall::48                         3      0.46%     97.55% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.46%     98.01% # number of syscalls executed
system.cpu.kern.syscall::71                         4      0.61%     98.62% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.15%     98.78% # number of syscalls executed
system.cpu.kern.syscall::90                         4      0.61%     99.39% # number of syscalls executed
system.cpu.kern.syscall::256                        2      0.31%     99.69% # number of syscalls executed
system.cpu.kern.syscall::257                        2      0.31%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    654                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   373      3.27%      3.27% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.24%      3.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8625     75.64%     79.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     483      4.24%     83.38% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     83.41% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     83.43% # number of callpals executed
system.cpu.kern.callpal::rti                     1183     10.37%     93.81% # number of callpals executed
system.cpu.kern.callpal::callsys                  699      6.13%     99.94% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  11403                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1556                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1104                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1104                      
system.cpu.kern.mode_good::user                  1104                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.709512                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.830075                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8825127000     48.20%     48.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9482510000     51.80%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      373                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.302731                       # Number of seconds simulated
sim_ticks                                302731236000                       # Number of ticks simulated
final_tick                               3288488544000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 739885                       # Simulator instruction rate (inst/s)
host_op_rate                                   739884                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              210853434                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466668                       # Number of bytes of host memory used
host_seconds                                  1435.74                       # Real time elapsed on the host
sim_insts                                  1062283597                       # Number of instructions simulated
sim_ops                                    1062283597                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4209024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        60726976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64936000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4209024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4209024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     40216704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40917120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            65766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           948859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1014625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        628386                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             639330                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           13903501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          200596994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             214500495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      13903501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13903501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       132846232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2313656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            135159888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       132846232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          13903501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         200596994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2313656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            349660383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1014625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     639330                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1014625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   639330                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               62875328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2060672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40731968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                64936000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40917120                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  32198                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2880                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             74792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             69082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             52319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             56235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            69050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            56338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            57332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            64936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            56490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             38925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             77872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36149                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  302731236000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1014625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               639330                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  751983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  161673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   51483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       992758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    104.362320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.613116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.260165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       847396     85.36%     85.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        90299      9.10%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17194      1.73%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7237      0.73%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3326      0.34%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1791      0.18%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1403      0.14%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1385      0.14%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22727      2.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       992758                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.842724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.942861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         36564     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           16      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36598                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.389939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.352243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.219095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         13360     36.50%     36.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         22969     62.76%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           236      0.64%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             7      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36598                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  20235648750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             38656155000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4912135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20597.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39347.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       207.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       134.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    214.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    135.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   414115                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  211989                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     183034.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    38.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   109339683750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     10108800000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    183280918750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12328772400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             13670717760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6727008750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              7459221000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            37425702600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            38170438800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9464415840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9767537280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        214787773200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        214787773200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        527041707750                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        539523941670                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1510773123750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1499823795750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2318548504290                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2323203425460                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.050866                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.466388                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              438793                       # Transaction distribution
system.membus.trans_dist::ReadResp             438793                       # Transaction distribution
system.membus.trans_dist::WriteReq               1701                       # Transaction distribution
system.membus.trans_dist::WriteResp              1701                       # Transaction distribution
system.membus.trans_dist::Writeback            628386                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            578737                       # Transaction distribution
system.membus.trans_dist::ReadExResp           578737                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       131555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       131555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2526132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2535240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2688712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4209024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      4209024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    100943680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    100951620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               105861060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               52                       # Total snoops (count)
system.membus.snoop_fanout::samples           1654033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 1654033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             1654033                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6255000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6768677500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11296413                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          616941339                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         8934596984                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98813                       # Number of tag accesses
system.iocache.tags.data_accesses               98813                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            7                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            7                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3034982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3034982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3034982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3034982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3034982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3034982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10951                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10951                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000639                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000639                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 104654.551724                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 104654.551724                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 104654.551724                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 104654.551724                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 104654.551724                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 104654.551724                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1526982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1526982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    790807717                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    790807717                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1526982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1526982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1526982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1526982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999361                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999361                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 52654.551724                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 52654.551724                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 72259.477065                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 72259.477065                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 52654.551724                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 52654.551724                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 52654.551724                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 52654.551724                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                33230575                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32835028                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             41404                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9791864                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8786154                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.729126                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  136647                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3142                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     45947246                       # DTB read hits
system.cpu.dtb.read_misses                     519310                       # DTB read misses
system.cpu.dtb.read_acv                            52                       # DTB read access violations
system.cpu.dtb.read_accesses                 45410779                       # DTB read accesses
system.cpu.dtb.write_hits                     9389481                       # DTB write hits
system.cpu.dtb.write_misses                   3264578                       # DTB write misses
system.cpu.dtb.write_acv                          108                       # DTB write access violations
system.cpu.dtb.write_accesses                10928053                       # DTB write accesses
system.cpu.dtb.data_hits                     55336727                       # DTB hits
system.cpu.dtb.data_misses                    3783888                       # DTB misses
system.cpu.dtb.data_acv                           160                       # DTB access violations
system.cpu.dtb.data_accesses                 56338832                       # DTB accesses
system.cpu.itb.fetch_hits                    23067656                       # ITB hits
system.cpu.itb.fetch_misses                     27419                       # ITB misses
system.cpu.itb.fetch_acv                          632                       # ITB acv
system.cpu.itb.fetch_accesses                23095075                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        302688090                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           27923314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      274842043                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    33230575                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8922801                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     269046491                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4054468                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         52                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                35253                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       2101891                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         4432                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  24115776                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 25541                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          301138698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.912676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.384625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                256977667     85.34%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1315979      0.44%     85.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2224345      0.74%     86.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7797930      2.59%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1688474      0.56%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2162836      0.72%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1217792      0.40%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1220644      0.41%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 26533031      8.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            301138698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.109785                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.908004                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20805044                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             248210898                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17487900                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12611944                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2022912                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                92065                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4386                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              208684664                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 13679                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2022912                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23762594                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                78416187                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       80401178                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23311879                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              93223948                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              199307775                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3313                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               37644108                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               38567337                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 944383                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           153764347                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             253969233                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        167347339                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          86619799                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              93878046                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 59886301                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           12108049                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          28816                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  82078778                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47079282                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13830633                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2959824                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2238109                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  180707595                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             8592073                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 176988047                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             18156                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        80396520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14502555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        8499463                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     301138698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.587729                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.267434                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           209593765     69.60%     69.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54027896     17.94%     87.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20230676      6.72%     94.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6993953      2.32%     96.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1833865      0.61%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3102518      1.03%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1434907      0.48%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1309496      0.43%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2611622      0.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       301138698                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  144970     11.23%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   13      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 995078     77.07%     88.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                151011     11.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               520      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              57962750     32.75%     32.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                13746      0.01%     32.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     32.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            25696983     14.52%     47.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  13      0.00%     47.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  86      0.00%     47.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           24121708     13.63%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 252      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             46633407     26.35%     87.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12684569      7.17%     94.42% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            9874013      5.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              176988047                       # Type of FU issued
system.cpu.iq.rate                           0.584721                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1291072                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007295                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          554675051                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         218719425                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    121459741                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           101748969                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           50986053                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     50872310                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              127403752                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                50874847                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           106706                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     29723060                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9471                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8348784                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3809                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        102660                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2022912                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                27221553                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9380700                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           191789046                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             16167                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47079282                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13830633                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            8542377                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                2777636                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               2014730                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9471                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          20877                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1020381                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1041258                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             176825803                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              46574264                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            162244                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2489378                       # number of nop insts executed
system.cpu.iew.exec_refs                     59229521                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8295553                       # Number of branches executed
system.cpu.iew.exec_stores                   12655257                       # Number of stores executed
system.cpu.iew.exec_rate                     0.584185                       # Inst execution rate
system.cpu.iew.wb_sent                      176253988                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     172332051                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 130652052                       # num instructions producing a value
system.cpu.iew.wb_consumers                 157227993                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.569339                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.830972                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        67089550                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           92610                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1036799                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    291358298                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.381873                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.948143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    220670882     75.74%     75.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     51260711     17.59%     93.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13299767      4.56%     97.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       943187      0.32%     98.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1200867      0.41%     98.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       919757      0.32%     98.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1622522      0.56%     99.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        90282      0.03%     99.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1350323      0.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    291358298                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            111261749                       # Number of instructions committed
system.cpu.commit.committedOps              111261749                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       22838071                       # Number of memory references committed
system.cpu.commit.loads                      17356222                       # Number of loads committed
system.cpu.commit.membars                       40299                       # Number of memory barriers committed
system.cpu.commit.branches                    4595458                       # Number of branches committed
system.cpu.commit.fp_insts                   50862312                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  57948860                       # Number of committed integer instructions.
system.cpu.commit.function_calls               107418                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2398674      2.16%      2.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         26285966     23.63%     25.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12720      0.01%     25.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     25.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       25691812     23.09%     48.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             12      0.00%     48.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     48.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      24117261     21.68%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            250      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17396521     15.64%     86.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5484447      4.93%     91.13% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       9874012      8.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         111261749                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1350323                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    455647735                       # The number of ROB reads
system.cpu.rob.rob_writes                   366484395                       # The number of ROB writes
system.cpu.timesIdled                           49426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1549392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        43146                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   108863595                       # Number of Instructions Simulated
system.cpu.committedOps                     108863595                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.780434                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.780434                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.359656                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.359656                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                160301455                       # number of integer regfile reads
system.cpu.int_regfile_writes                99535856                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  86527740                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50344828                       # number of floating regfile writes
system.cpu.misc_regfile_reads                57393681                       # number of misc regfile reads
system.cpu.misc_regfile_writes                4071978                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2882                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2882                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12638                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12645                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            7                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7940                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   708588                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               757000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4440000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98579112                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7407000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11007587                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             65773                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.024315                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24043585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             65773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            365.554027                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.024315                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.994188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          48297341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         48297341                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     24045114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24045114                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      24045114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24045114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     24045114                       # number of overall hits
system.cpu.icache.overall_hits::total        24045114                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        70662                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         70662                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        70662                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          70662                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        70662                       # number of overall misses
system.cpu.icache.overall_misses::total         70662                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4095440332                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4095440332                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4095440332                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4095440332                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4095440332                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4095440332                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     24115776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24115776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     24115776                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24115776                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     24115776                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24115776                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002930                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002930                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002930                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002930                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002930                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002930                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57958.171747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57958.171747                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57958.171747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57958.171747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57958.171747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57958.171747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          343                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.150000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4873                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4873                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4873                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4873                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4873                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4873                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        65789                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        65789                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        65789                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        65789                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        65789                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        65789                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3596016661                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3596016661                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3596016661                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3596016661                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3596016661                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3596016661                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002728                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002728                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002728                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002728                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54659.846798                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54659.846798                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54659.846798                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54659.846798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54659.846798                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54659.846798                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            948828                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.988587                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48618325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            948828                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.240399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.988587                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          875                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103681501                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103681501                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     44746457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44746457                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3834985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3834985                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        23169                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        23169                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        24021                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        24021                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      48581442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48581442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     48581442                       # number of overall hits
system.cpu.dcache.overall_hits::total        48581442                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1115709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1115709                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1619320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1619320                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2660                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2660                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2735029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2735029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2735029                       # number of overall misses
system.cpu.dcache.overall_misses::total       2735029                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  53973349494                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53973349494                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 111745328613                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 111745328613                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    170336000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    170336000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 165718678107                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 165718678107                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 165718678107                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 165718678107                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     45862166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45862166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5454305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5454305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        25829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        25829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        24021                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        24021                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     51316471                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51316471                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     51316471                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51316471                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.024327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024327                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.296888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.296888                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.102985                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.102985                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.053297                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053297                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.053297                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053297                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48375.830520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48375.830520                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69007.564047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69007.564047                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64036.090226                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64036.090226                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60591.195964                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60591.195964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60591.195964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60591.195964                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1756361                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             67336                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.083536                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       628386                       # number of writebacks
system.cpu.dcache.writebacks::total            628386                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       747403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       747403                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1040572                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1040572                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          841                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          841                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1787975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1787975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1787975                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1787975                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       368306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       368306                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       578748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       578748                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1819                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1819                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       947054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       947054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       947054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       947054                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  19898795004                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19898795004                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  38108794864                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38108794864                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    115855750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    115855750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  58007589868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58007589868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  58007589868                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58007589868                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    564966000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    564966000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    324702000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    324702000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    889668000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    889668000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.106108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.106108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.070425                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.070425                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018455                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018455                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018455                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018455                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54027.887148                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54027.887148                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65846.957335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65846.957335                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 63692.001100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63692.001100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61250.562131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61250.562131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61250.562131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61250.562131                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       54                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     999717                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8485     40.37%     40.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      65      0.31%     40.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     310      1.47%     42.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12160     57.85%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21020                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8482     48.92%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       65      0.37%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      310      1.79%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8482     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17339                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             298248383000     98.52%     98.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                59089000      0.02%     98.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               209044000      0.07%     98.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4214847000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         302731363000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999646                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697533                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.824881                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.69%      7.81% # number of syscalls executed
system.cpu.kern.syscall::4                         28     43.75%     51.56% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.69%     56.25% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.81%     64.06% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.12%     67.19% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.56%     68.75% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.69%     73.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.12%     76.56% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.56%     78.12% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.12%     81.25% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.50%     93.75% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.56%     95.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.56%     96.88% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.56%     98.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     64                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   247      1.13%      1.13% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.06%      1.19% # number of callpals executed
system.cpu.kern.callpal::swpipl                 18823     85.80%     86.98% # number of callpals executed
system.cpu.kern.callpal::rdps                     753      3.43%     90.41% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     90.42% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     90.43% # number of callpals executed
system.cpu.kern.callpal::rti                     1822      8.30%     98.74% # number of callpals executed
system.cpu.kern.callpal::callsys                  134      0.61%     99.35% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.03%     99.38% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      0.62%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  21939                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2067                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1746                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1747                      
system.cpu.kern.mode_good::user                  1746                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.845186                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.915858                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        11436542000      3.78%      3.78% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         291269410000     96.21%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             25411000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      247                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001376                       # Number of seconds simulated
sim_ticks                                  1376006000                       # Number of ticks simulated
final_tick                               3289864550000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              161933052                       # Simulator instruction rate (inst/s)
host_op_rate                                161932287                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              209607545                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466668                       # Number of bytes of host memory used
host_seconds                                     6.56                       # Real time elapsed on the host
sim_insts                                  1063028872                       # Number of instructions simulated
sim_ops                                    1063028872                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          611584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1110720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1722304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       611584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        611584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       669376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          669376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             9556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10459                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10459                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          444463178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          807205783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1251668961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     444463178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        444463178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       486462995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            486462995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       486462995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         444463178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         807205783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1738131956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       26910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10459                       # Number of write requests accepted
system.mem_ctrls.readBursts                     26910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10459                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1708800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  666560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1722240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               669376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    47                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              657                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1375987000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 26910                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10459                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.119393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.734505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.777963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3865     43.13%     43.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2315     25.83%     68.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          776      8.66%     77.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          428      4.78%     82.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          266      2.97%     85.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          172      1.92%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          130      1.45%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          137      1.53%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          873      9.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8962                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.345201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.854282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.106140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             38      5.88%      5.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           354     54.80%     60.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            84     13.00%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            60      9.29%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      5.11%     88.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      4.02%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      2.01%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.77%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      1.55%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.31%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.62%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      0.77%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            6      0.93%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.31%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.122291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.115545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.484390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              605     93.65%     93.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.93%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32      4.95%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           646                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    487224250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               987849250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  133500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18248.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36998.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1241.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       484.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1251.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    486.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19724                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8434                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36821.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        2460750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        46020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      1329683000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12360471480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             13706930160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6744304875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              7478979750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            37530292800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            38274444000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9500373360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9799172640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        214877788320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        214877788320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        527959654560                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        540441171990                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1510794805500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1499846106000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2319767690895                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2324424592860                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.126100                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.541631                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               17837                       # Transaction distribution
system.membus.trans_dist::ReadResp              17838                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback             10459                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9079                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9079                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        19117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        19117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        45183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  64302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       611584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       611584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1780096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1780104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2391688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoop_fanout::samples             37382                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   37382    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               37382                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           121054000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           89436225                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy          160442241                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             11.7                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  193341                       # Number of BP lookups
system.cpu.branchPred.condPredicted            158099                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8237                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               123969                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   85379                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.871250                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   12579                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                328                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       181977                       # DTB read hits
system.cpu.dtb.read_misses                       2703                       # DTB read misses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_accesses                    61016                       # DTB read accesses
system.cpu.dtb.write_hits                      138188                       # DTB write hits
system.cpu.dtb.write_misses                      1193                       # DTB write misses
system.cpu.dtb.write_acv                           58                       # DTB write access violations
system.cpu.dtb.write_accesses                   26994                       # DTB write accesses
system.cpu.dtb.data_hits                       320165                       # DTB hits
system.cpu.dtb.data_misses                       3896                       # DTB misses
system.cpu.dtb.data_acv                            84                       # DTB access violations
system.cpu.dtb.data_accesses                    88010                       # DTB accesses
system.cpu.itb.fetch_hits                       55106                       # ITB hits
system.cpu.itb.fetch_misses                      1912                       # ITB misses
system.cpu.itb.fetch_acv                           17                       # ITB acv
system.cpu.itb.fetch_accesses                   57018                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          1376006                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             394421                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1152194                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      193341                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              97958                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        680465                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   25910                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  282                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         82198                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    152418                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5424                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1170323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.984509                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.306688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   949501     81.13%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14368      1.23%     82.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28445      2.43%     84.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    17709      1.51%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44521      3.80%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10437      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18335      1.57%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8526      0.73%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    78481      6.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1170323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.140509                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.837347                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   301457                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                677839                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    147092                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 31786                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12149                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 9988                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   828                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1020167                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2385                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12149                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   318322                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  170194                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         373372                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    161065                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                135221                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 977449                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   810                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  21632                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   6006                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74287                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              650294                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1260913                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1257654                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2838                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                506975                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   143313                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              30426                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3415                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    212687                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               182366                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146757                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             34903                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19897                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     901660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24715                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    865124                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1247                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          174116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       105354                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          16045                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1170323                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.739218                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.419050                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              819884     70.06%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              131892     11.27%     81.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72942      6.23%     87.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               61251      5.23%     92.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               45333      3.87%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               20552      1.76%     98.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               11934      1.02%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4381      0.37%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2154      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1170323                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1312      4.72%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15375     55.27%     59.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11131     40.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               461      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                509338     58.87%     58.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  789      0.09%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1222      0.14%     59.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 230      0.03%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               193057     22.32%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              141116     16.31%     97.81% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              18911      2.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 865124                       # Type of FU issued
system.cpu.iq.rate                           0.628721                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       27818                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032155                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2920887                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1096904                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       823614                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8749                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4472                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4147                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 887920                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4561                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7767                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        39846                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          906                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14430                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         20654                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12149                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   50112                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                104760                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              945762                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3084                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                182366                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               146757                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              19585                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1286                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                102990                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            906                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4032                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6912                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10944                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                855780                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                185878                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9344                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         19387                       # number of nop insts executed
system.cpu.iew.exec_refs                       325700                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   115603                       # Number of branches executed
system.cpu.iew.exec_stores                     139822                       # Number of stores executed
system.cpu.iew.exec_rate                     0.621930                       # Inst execution rate
system.cpu.iew.wb_sent                         834172                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        827761                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    400883                       # num instructions producing a value
system.cpu.iew.wb_consumers                    532793                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.601568                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.752418                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          177582                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10065                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1139758                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.667070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.659282                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       867376     76.10%     76.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124573     10.93%     87.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        50061      4.39%     91.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21005      1.84%     93.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22231      1.95%     95.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9220      0.81%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         9001      0.79%     96.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6770      0.59%     97.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        29521      2.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1139758                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               760298                       # Number of instructions committed
system.cpu.commit.committedOps                 760298                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         274847                       # Number of memory references committed
system.cpu.commit.loads                        142520                       # Number of loads committed
system.cpu.commit.membars                        4225                       # Number of memory barriers committed
system.cpu.commit.branches                     100761                       # Number of branches committed
system.cpu.commit.fp_insts                       3905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    730885                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8090                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        15483      2.04%      2.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           444273     58.43%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             766      0.10%     60.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1217      0.16%     60.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            230      0.03%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          146745     19.30%     80.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         132673     17.45%     97.51% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         18911      2.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            760298                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 29521                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      2030397                       # The number of ROB reads
system.cpu.rob.rob_writes                     1906640                       # The number of ROB writes
system.cpu.timesIdled                            6654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          205683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      745275                       # Number of Instructions Simulated
system.cpu.committedOps                        745275                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.846306                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.846306                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.541622                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.541622                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1142068                       # number of integer regfile reads
system.cpu.int_regfile_writes                  569558                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2748                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2486                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   24830                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  14944                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements              9557                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.591004                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              181635                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10067                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.042614                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.591004                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            314398                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           314398                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       141631                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          141631                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        141631                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           141631                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       141631                       # number of overall hits
system.cpu.icache.overall_hits::total          141631                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10787                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10787                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10787                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10787                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10787                       # number of overall misses
system.cpu.icache.overall_misses::total         10787                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    598424221                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    598424221                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    598424221                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    598424221                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    598424221                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    598424221                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       152418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       152418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       152418                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       152418                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       152418                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       152418                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.070772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070772                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.070772                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070772                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.070772                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070772                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55476.427274                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55476.427274                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55476.427274                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55476.427274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55476.427274                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55476.427274                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1226                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1226                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1226                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1226                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1226                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1226                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         9561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9561                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         9561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         9561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9561                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    509091775                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    509091775                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    509091775                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    509091775                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    509091775                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    509091775                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.062729                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062729                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.062729                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062729                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.062729                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062729                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53246.707980                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53246.707980                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53246.707980                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53246.707980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53246.707980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53246.707980                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             17355                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              227831                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18379                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.396267                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          887                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            598995                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           598995                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       128103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          128103                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        60632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60632                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2315                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2315                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2451                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2451                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        188735                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           188735                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       188735                       # number of overall hits
system.cpu.dcache.overall_hits::total          188735                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        27880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27880                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        69055                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69055                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          384                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          384                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        96935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          96935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        96935                       # number of overall misses
system.cpu.dcache.overall_misses::total         96935                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1653405998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1653405998                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4581082750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4581082750                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     26171000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     26171000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6234488748                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6234488748                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6234488748                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6234488748                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       155983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       155983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       129687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       129687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2451                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2451                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       285670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285670                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       285670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285670                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.178737                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.178737                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.532474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532474                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142275                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142275                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.339325                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.339325                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.339325                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.339325                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59304.375825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59304.375825                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66339.624213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66339.624213                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68153.645833                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68153.645833                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64316.178346                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64316.178346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64316.178346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64316.178346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       118133                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6463                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.278354                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10459                       # number of writebacks
system.cpu.dcache.writebacks::total             10459                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        19802                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19802                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        59969                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59969                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          186                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          186                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        79771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        79771                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        79771                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        79771                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8078                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9086                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          198                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          198                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        17164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        17164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17164                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    493943251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    493943251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    617572880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    617572880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     13199500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     13199500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1111516131                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1111516131                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1111516131                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1111516131                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data       202000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       202000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data       202000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       202000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.051788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.070061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.070061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.073361                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.073361                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.060083                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060083                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.060083                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060083                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61146.725798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61146.725798                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67969.720449                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67969.720449                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66664.141414                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66664.141414                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 64758.572069                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64758.572069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 64758.572069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64758.572069                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2634                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      540     49.00%     49.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.09%     49.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     561     50.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1102                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       538     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.09%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      538     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1077                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1251082000     90.93%     90.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                  950000      0.07%     91.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               123896000      9.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1375928000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996296                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.959002                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.977314                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      9.52%      9.52% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.47%      9.99% # number of callpals executed
system.cpu.kern.callpal::swpipl                   913     71.83%     81.83% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.24%     82.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.08%     82.14% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.08%     82.22% # number of callpals executed
system.cpu.kern.callpal::rti                      188     14.79%     97.01% # number of callpals executed
system.cpu.kern.callpal::callsys                   34      2.68%     99.69% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.31%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1271                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               309                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 185                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 185                      
system.cpu.kern.mode_good::user                   185                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.598706                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.748988                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          947475000     68.86%     68.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            428453000     31.14%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
