

================================================================
== Vivado HLS Report for 'COO_SpMV'
================================================================
* Date:           Sat Nov 12 12:25:57 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10113|  10113|  10114|  10114|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    100|    100|         1|          -|          -|    100|    no    |
        |- Loop 2  |  10010|  10010|        12|          1|          1|  10000|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	15  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	3  / true
15 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %row) nounwind, !map !32

ST_1: stg_17 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %col) nounwind, !map !38

ST_1: stg_18 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %val_r) nounwind, !map !42

ST_1: stg_19 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %vector) nounwind, !map !46

ST_1: stg_20 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %output_r) nounwind, !map !52

ST_1: stg_21 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nnz) nounwind, !map !56

ST_1: stg_22 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @COO_SpMV_str) nounwind

ST_1: nnz_read [1/1] 0.00ns
:7  %nnz_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nnz) nounwind

ST_1: stg_24 [1/1] 1.57ns
:8  br label %1


 <State 2>: 3.54ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond1 [1/1] 1.97ns
:1  %exitcond1 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
:3  %i_1 = add i7 %i, 1

ST_2: stg_29 [1/1] 1.57ns
:4  br i1 %exitcond1, label %.preheader, label %2

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i7 %i to i64

ST_2: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [100 x float]* %output_r, i64 0, i64 %tmp

ST_2: stg_32 [1/1] 2.71ns
:2  store float 0.000000e+00, float* %output_addr, align 4

ST_2: stg_33 [1/1] 0.00ns
:3  br label %1


 <State 3>: 2.71ns
ST_3: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i14 [ %i_2, %._crit_edge ], [ 0, %1 ]

ST_3: exitcond [1/1] 2.21ns
.preheader:1  %exitcond = icmp eq i14 %i1, -6384

ST_3: i_2 [1/1] 1.96ns
.preheader:2  %i_2 = add i14 %i1, 1

ST_3: stg_37 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %5, label %3

ST_3: i1_cast1 [1/1] 0.00ns
:0  %i1_cast1 = zext i14 %i1 to i32

ST_3: tmp_2 [1/1] 2.52ns
:4  %tmp_2 = icmp slt i32 %i1_cast1, %nnz_read

ST_3: stg_40 [1/1] 0.00ns
:5  br i1 %tmp_2, label %4, label %._crit_edge

ST_3: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = zext i14 %i1 to i64

ST_3: val_addr [1/1] 0.00ns
:1  %val_addr = getelementptr [10000 x float]* %val_r, i64 0, i64 %tmp_3

ST_3: val_load [2/2] 2.71ns
:2  %val_load = load float* %val_addr, align 4

ST_3: col_addr [1/1] 0.00ns
:3  %col_addr = getelementptr [10000 x i32]* %col, i64 0, i64 %tmp_3

ST_3: col_load [2/2] 2.71ns
:4  %col_load = load i32* %col_addr, align 4

ST_3: row_addr [1/1] 0.00ns
:9  %row_addr = getelementptr [10000 x i32]* %row, i64 0, i64 %tmp_3

ST_3: row_load [2/2] 2.71ns
:10  %row_load = load i32* %row_addr, align 4


 <State 4>: 5.42ns
ST_4: val_load [1/2] 2.71ns
:2  %val_load = load float* %val_addr, align 4

ST_4: col_load [1/2] 2.71ns
:4  %col_load = load i32* %col_addr, align 4

ST_4: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = sext i32 %col_load to i64

ST_4: vector_addr [1/1] 0.00ns
:6  %vector_addr = getelementptr [100 x float]* %vector, i64 0, i64 %tmp_4

ST_4: vector_load [2/2] 2.71ns
:7  %vector_load = load float* %vector_addr, align 4

ST_4: row_load [1/2] 2.71ns
:10  %row_load = load i32* %row_addr, align 4

ST_4: tmp_6 [1/1] 0.00ns
:11  %tmp_6 = sext i32 %row_load to i64

ST_4: output_addr_1 [1/1] 0.00ns
:12  %output_addr_1 = getelementptr [100 x float]* %output_r, i64 0, i64 %tmp_6


 <State 5>: 8.41ns
ST_5: vector_load [1/2] 2.71ns
:7  %vector_load = load float* %vector_addr, align 4

ST_5: tmp_5 [4/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load


 <State 6>: 5.70ns
ST_6: tmp_5 [3/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load


 <State 7>: 5.70ns
ST_7: tmp_5 [2/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load

ST_7: output_load [2/2] 2.71ns
:13  %output_load = load float* %output_addr_1, align 4


 <State 8>: 5.70ns
ST_8: tmp_5 [1/4] 5.70ns
:8  %tmp_5 = fmul float %val_load, %vector_load

ST_8: output_load [1/2] 2.71ns
:13  %output_load = load float* %output_addr_1, align 4


 <State 9>: 7.26ns
ST_9: tmp_7 [5/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 10>: 7.26ns
ST_10: tmp_7 [4/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 11>: 7.26ns
ST_11: tmp_7 [3/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 12>: 7.26ns
ST_12: tmp_7 [2/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 13>: 7.26ns
ST_13: tmp_7 [1/5] 7.26ns
:14  %tmp_7 = fadd float %output_load, %tmp_5


 <State 14>: 2.71ns
ST_14: empty_2 [1/1] 0.00ns
:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

ST_14: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

ST_14: stg_70 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_14: stg_71 [1/1] 2.71ns
:15  store float %tmp_7, float* %output_addr_1, align 4

ST_14: stg_72 [1/1] 0.00ns
:16  br label %._crit_edge

ST_14: empty_3 [1/1] 0.00ns
._crit_edge:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind

ST_14: stg_74 [1/1] 0.00ns
._crit_edge:1  br label %.preheader


 <State 15>: 0.00ns
ST_15: stg_75 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
