// Seed: 112498211
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7,
    output tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12
);
  assign id_8 = id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    input wire id_6
);
  wire id_8;
  supply1 id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_20 = 1;
  wire id_22;
  assign id_0  = 1'b0;
  assign id_12 = 1;
  assign id_10 = id_1 - id_12 <-> (1);
  module_0(
      id_0, id_5, id_0, id_3, id_4, id_4, id_3, id_3, id_0, id_2, id_0, id_6, id_2
  );
  wire id_23, id_24, id_25;
  wire id_26;
endmodule : id_27
