ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_lms_norm_q31.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_lms_norm_q31.c"
  20              		.section	.text.arm_lms_norm_q31,"ax",%progbits
  21              		.align	1
  22              		.global	arm_lms_norm_q31
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_lms_norm_q31:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Title:        arm_lms_norm_q31.c
   4:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Description:  Processing function for the Q31 NLMS filter
   5:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
   6:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
   9:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /*
  12:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
  14:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
  16:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
  20:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
  22:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  */
  28:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  29:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  31:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /**
  32:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  */
  34:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  35:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /**
  36:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * @addtogroup LMS_NORM
  37:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * @{
  38:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  */
  39:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  40:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /**
  41:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * @brief Processing function for Q31 normalized LMS filter.
  42:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * @param[in] *S points to an instance of the Q31 normalized LMS filter structure.
  43:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * @param[in] *pSrc points to the block of input data.
  44:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * @param[in] *pRef points to the block of reference data.
  45:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * @param[out] *pOut points to the block of output data.
  46:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * @param[out] *pErr points to the block of error data.
  47:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * @param[in] blockSize number of samples to process.
  48:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * @return none.
  49:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** *
  50:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * <b>Scaling and Overflow Behavior:</b>
  51:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * \par
  52:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * The function is implemented using an internal 64-bit accumulator.
  53:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * The accumulator has a 2.62 format and maintains full precision of the intermediate
  54:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * multiplication results but provides only a single guard bit.
  55:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * Thus, if the accumulator result overflows it wraps around rather than clip.
  56:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * In order to avoid overflows completely the input signal must be scaled down by
  57:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * log2(numTaps) bits. The reference signal should not be scaled down.
  58:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * After all multiply-accumulates are performed, the 2.62 accumulator is shifted
  59:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * and saturated to 1.31 format to yield the final result.
  60:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * The output signal and error signal are in 1.31 format.
  61:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** *
  62:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * \par
  63:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * 	In this filter, filter coefficients are updated for each sample and the
  64:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** * updation of filter cofficients are saturted.
  65:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** *
  66:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** */
  67:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  68:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** void arm_lms_norm_q31(
  69:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   arm_lms_norm_instance_q31 * S,
  70:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t * pSrc,
  71:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t * pRef,
  72:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t * pOut,
  73:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t * pErr,
  74:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   uint32_t blockSize)
  75:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** {
  30              		.loc 1 75 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 75 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 3


  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 8DB0     		sub	sp, sp, #52
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 88
  50 0006 0990     		str	r0, [sp, #36]
  51 0008 0491     		str	r1, [sp, #16]
  52 000a 1646     		mov	r6, r2
  53 000c 9946     		mov	r9, r3
  54 000e DDF85CB0 		ldr	fp, [sp, #92]
  76:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t *pState = S->pState;                     /* State pointer */
  55              		.loc 1 76 3 is_stmt 1 view .LVU2
  56              		.loc 1 76 10 is_stmt 0 view .LVU3
  57 0012 0146     		mov	r1, r0
  58              	.LVL1:
  59              		.loc 1 76 10 view .LVU4
  60 0014 D0F804E0 		ldr	lr, [r0, #4]
  61              	.LVL2:
  77:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
  62              		.loc 1 77 3 is_stmt 1 view .LVU5
  63              		.loc 1 77 10 is_stmt 0 view .LVU6
  64 0018 8368     		ldr	r3, [r0, #8]
  65              	.LVL3:
  66              		.loc 1 77 10 view .LVU7
  67 001a 0393     		str	r3, [sp, #12]
  68              	.LVL4:
  78:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t *pStateCurnt;                            /* Points to the current sample of the state */
  69              		.loc 1 78 3 is_stmt 1 view .LVU8
  79:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t *px, *pb;                                /* Temporary pointers for state and coefficient bu
  70              		.loc 1 79 3 view .LVU9
  80:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t mu = S->mu;                              /* Adaptive factor */
  71              		.loc 1 80 3 view .LVU10
  72              		.loc 1 80 9 is_stmt 0 view .LVU11
  73 001c C468     		ldr	r4, [r0, #12]
  74              	.LVL5:
  81:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
  75              		.loc 1 81 3 is_stmt 1 view .LVU12
  76              		.loc 1 81 23 is_stmt 0 view .LVU13
  77 001e 0088     		ldrh	r0, [r0]
  78              	.LVL6:
  79              		.loc 1 81 23 view .LVU14
  80 0020 0190     		str	r0, [sp, #4]
  81              	.LVL7:
  82:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   uint32_t tapCnt, blkCnt;                       /* Loop counters */
  82              		.loc 1 82 3 is_stmt 1 view .LVU15
  83:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q63_t energy;                                  /* Energy of the input */
  83              		.loc 1 83 3 view .LVU16
  84:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q63_t acc;                                     /* Accumulator */
  84              		.loc 1 84 3 view .LVU17
  85:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t e = 0, d = 0;                            /* error, reference data sample */
  85              		.loc 1 85 3 view .LVU18
  86:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t w = 0, in;                               /* weight factor and state */
  86              		.loc 1 86 3 view .LVU19
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 4


  87:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t x0;                                      /* temporary variable to hold input sample */
  87              		.loc 1 87 3 view .LVU20
  88:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** //  uint32_t shift = 32U - ((uint32_t) S->postShift + 1U);        /* Shift to be applied to the out
  89:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t errorXmu, oneByEnergy;                   /* Temporary variables to store error and mu produ
  88              		.loc 1 89 3 view .LVU21
  90:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t postShift;                               /* Post shift to be applied to weight after recipr
  89              		.loc 1 90 3 view .LVU22
  91:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t coef;                                    /* Temporary variable for coef */
  90              		.loc 1 91 3 view .LVU23
  92:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   q31_t acc_l, acc_h;                            /*  temporary input */
  91              		.loc 1 92 3 view .LVU24
  93:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   uint32_t uShift = ((uint32_t) S->postShift + 1U);
  92              		.loc 1 93 3 view .LVU25
  93              		.loc 1 93 34 is_stmt 0 view .LVU26
  94 0022 0B7C     		ldrb	r3, [r1, #16]	@ zero_extendqisi2
  95              	.LVL8:
  96              		.loc 1 93 12 view .LVU27
  97 0024 5D1C     		adds	r5, r3, #1
  98 0026 0A95     		str	r5, [sp, #40]
  99              	.LVL9:
  94:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
 100              		.loc 1 94 3 is_stmt 1 view .LVU28
 101              		.loc 1 94 12 is_stmt 0 view .LVU29
 102 0028 C3F11F03 		rsb	r3, r3, #31
 103 002c 0B93     		str	r3, [sp, #44]
 104              	.LVL10:
  95:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  96:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   energy = S->energy;
 105              		.loc 1 96 3 is_stmt 1 view .LVU30
 106              		.loc 1 96 13 is_stmt 0 view .LVU31
 107 002e 8B69     		ldr	r3, [r1, #24]
 108              	.LVL11:
 109              		.loc 1 96 13 view .LVU32
 110 0030 0293     		str	r3, [sp, #8]
 111              	.LVL12:
  97:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   x0 = S->x0;
 112              		.loc 1 97 3 is_stmt 1 view .LVU33
 113              		.loc 1 97 6 is_stmt 0 view .LVU34
 114 0032 CB69     		ldr	r3, [r1, #28]
 115              	.LVL13:
  98:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  99:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
 100:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* pStateCurnt points to the location where the new input data should be written */
 101:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   pStateCurnt = &(S->pState[(numTaps - 1U)]);
 116              		.loc 1 101 3 is_stmt 1 view .LVU35
 117              		.loc 1 101 28 is_stmt 0 view .LVU36
 118 0034 00F18048 		add	r8, r0, #1073741824
 119 0038 08F1FF38 		add	r8, r8, #-1
 120              		.loc 1 101 15 view .LVU37
 121 003c 0EEB8808 		add	r8, lr, r8, lsl #2
 122              	.LVL14:
 102:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 103:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Loop over blockSize number of values */
 104:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   blkCnt = blockSize;
 123              		.loc 1 104 3 is_stmt 1 view .LVU38
 105:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 106:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 5


 107:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #if defined (ARM_MATH_DSP)
 108:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 109:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
 110:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 111:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   while (blkCnt > 0U)
 124              		.loc 1 111 3 view .LVU39
 125 0040 CDF800E0 		str	lr, [sp]
 126 0044 4246     		mov	r2, r8
 127              	.LVL15:
 128              		.loc 1 111 3 is_stmt 0 view .LVU40
 129 0046 B046     		mov	r8, r6
 130              	.LVL16:
 131              		.loc 1 111 3 view .LVU41
 132 0048 CDF81490 		str	r9, [sp, #20]
 133 004c A146     		mov	r9, r4
 134              	.LVL17:
 135              		.loc 1 111 3 view .LVU42
 136 004e DDF858A0 		ldr	r10, [sp, #88]
 137 0052 5D46     		mov	r5, fp
 138              	.LVL18:
 139              		.loc 1 111 9 view .LVU43
 140 0054 8CE1     		b	.L2
 141              	.LVL19:
 142              	.L4:
 112:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 113:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 114:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Copy the new input sample into the state buffer */
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pSrc;
 116:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 117:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize pState pointer */
 118:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     px = pState;
 119:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 120:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize coeff pointer */
 121:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     pb = (pCoeffs);
 122:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 123:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Read the sample from input buffer */
 124:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     in = *pSrc++;
 125:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 126:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Update the energy calculation */
 127:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) ((((q63_t) energy << 32) -
 128:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                        (((q63_t) x0 * x0) << 1)) >> 32);
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 130:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 131:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Set the accumulator to zero */
 132:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc = 0;
 133:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 134:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Loop unrolling.  Process 4 taps at a time. */
 135:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps >> 2;
 136:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 137:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 138:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 139:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 140:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 143              		.loc 1 140 7 is_stmt 1 view .LVU44
 144              		.loc 1 140 24 is_stmt 0 view .LVU45
 145 0056 DCF80010 		ldr	r1, [ip]
 146              		.loc 1 140 15 view .LVU46
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 6


 147 005a 4FEAE17B 		asr	fp, r1, #31
 148              	.LVL20:
 149              		.loc 1 140 35 view .LVU47
 150 005e DEF80000 		ldr	r0, [lr]
 151 0062 C217     		asrs	r2, r0, #31
 152              		.loc 1 140 32 view .LVU48
 153 0064 01FB02F2 		mul	r2, r1, r2
 154 0068 00FB0B22 		mla	r2, r0, fp, r2
 155 006c A1FB00B1 		umull	fp, r1, r1, r0
 156 0070 1144     		add	r1, r1, r2
 157              		.loc 1 140 11 view .LVU49
 158 0072 13EB0B03 		adds	r3, r3, fp
 159              	.LVL21:
 160              		.loc 1 140 11 view .LVU50
 161 0076 41EB0700 		adc	r0, r1, r7
 162              	.LVL22:
 141:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 163              		.loc 1 141 7 is_stmt 1 view .LVU51
 164              		.loc 1 141 24 is_stmt 0 view .LVU52
 165 007a DCF80410 		ldr	r1, [ip, #4]
 166              		.loc 1 141 15 view .LVU53
 167 007e 4FEAE17B 		asr	fp, r1, #31
 168              	.LVL23:
 169              		.loc 1 141 35 view .LVU54
 170 0082 DEF80470 		ldr	r7, [lr, #4]
 171 0086 FA17     		asrs	r2, r7, #31
 172              		.loc 1 141 32 view .LVU55
 173 0088 01FB02F2 		mul	r2, r1, r2
 174 008c 07FB0B22 		mla	r2, r7, fp, r2
 175 0090 A1FB0771 		umull	r7, r1, r1, r7
 176 0094 1144     		add	r1, r1, r2
 177              		.loc 1 141 11 view .LVU56
 178 0096 DB19     		adds	r3, r3, r7
 179              	.LVL24:
 180              		.loc 1 141 11 view .LVU57
 181 0098 41EB0001 		adc	r1, r1, r0
 182              	.LVL25:
 142:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 183              		.loc 1 142 7 is_stmt 1 view .LVU58
 184              		.loc 1 142 24 is_stmt 0 view .LVU59
 185 009c DCF80820 		ldr	r2, [ip, #8]
 186              		.loc 1 142 15 view .LVU60
 187 00a0 4FEAE27B 		asr	fp, r2, #31
 188              	.LVL26:
 189              		.loc 1 142 35 view .LVU61
 190 00a4 DEF80800 		ldr	r0, [lr, #8]
 191 00a8 C717     		asrs	r7, r0, #31
 192              		.loc 1 142 32 view .LVU62
 193 00aa 02FB07F7 		mul	r7, r2, r7
 194 00ae 00FB0B77 		mla	r7, r0, fp, r7
 195 00b2 A2FB0002 		umull	r0, r2, r2, r0
 196 00b6 3A44     		add	r2, r2, r7
 197              		.loc 1 142 11 view .LVU63
 198 00b8 1818     		adds	r0, r3, r0
 199 00ba 42EB0101 		adc	r1, r2, r1
 200              	.LVL27:
 143:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 7


 201              		.loc 1 143 7 is_stmt 1 view .LVU64
 202              		.loc 1 143 24 is_stmt 0 view .LVU65
 203 00be DCF80C70 		ldr	r7, [ip, #12]
 204              		.loc 1 143 15 view .LVU66
 205 00c2 4FEAE77B 		asr	fp, r7, #31
 206              	.LVL28:
 207              		.loc 1 143 35 view .LVU67
 208 00c6 DEF80C20 		ldr	r2, [lr, #12]
 209 00ca D317     		asrs	r3, r2, #31
 210              		.loc 1 143 32 view .LVU68
 211 00cc 07FB03F3 		mul	r3, r7, r3
 212 00d0 02FB0B33 		mla	r3, r2, fp, r3
 213 00d4 A7FB0227 		umull	r2, r7, r7, r2
 214 00d8 1F44     		add	r7, r7, r3
 215              		.loc 1 143 11 view .LVU69
 216 00da 8318     		adds	r3, r0, r2
 217 00dc 47EB0107 		adc	r7, r7, r1
 218              	.LVL29:
 144:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 145:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement the loop counter */
 146:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 219              		.loc 1 146 7 is_stmt 1 view .LVU70
 220              		.loc 1 146 13 is_stmt 0 view .LVU71
 221 00e0 013E     		subs	r6, r6, #1
 222              	.LVL30:
 143:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 223              		.loc 1 143 38 view .LVU72
 224 00e2 0EF1100E 		add	lr, lr, #16
 225              	.LVL31:
 143:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 226              		.loc 1 143 27 view .LVU73
 227 00e6 0CF1100C 		add	ip, ip, #16
 228              	.LVL32:
 229              	.L3:
 137:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 230              		.loc 1 137 19 is_stmt 1 view .LVU74
 231 00ea 002E     		cmp	r6, #0
 232 00ec B3D1     		bne	.L4
 147:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 148:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 149:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* If the filter length is not a multiple of 4, compute the remaining filter taps */
 150:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps % 0x4U;
 233              		.loc 1 150 12 is_stmt 0 view .LVU75
 234 00ee 0698     		ldr	r0, [sp, #24]
 235              		.loc 1 150 5 is_stmt 1 view .LVU76
 236              		.loc 1 150 12 is_stmt 0 view .LVU77
 237 00f0 019A     		ldr	r2, [sp, #4]
 238 00f2 02F00302 		and	r2, r2, #3
 239 00f6 0692     		str	r2, [sp, #24]
 240              	.LVL33:
 151:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 152:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 241              		.loc 1 152 5 is_stmt 1 view .LVU78
 242 00f8 0890     		str	r0, [sp, #32]
 243              		.loc 1 152 11 is_stmt 0 view .LVU79
 244 00fa 12E0     		b	.L5
 245              	.L6:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 8


 153:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 154:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 155:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 246              		.loc 1 155 7 is_stmt 1 view .LVU80
 247              	.LVL34:
 248              		.loc 1 155 24 is_stmt 0 view .LVU81
 249 00fc 5CF8041B 		ldr	r1, [ip], #4
 250              	.LVL35:
 251              		.loc 1 155 15 view .LVU82
 252 0100 4FEAE17B 		asr	fp, r1, #31
 253              	.LVL36:
 254              		.loc 1 155 35 view .LVU83
 255 0104 5EF8040B 		ldr	r0, [lr], #4
 256              	.LVL37:
 257              		.loc 1 155 35 view .LVU84
 258 0108 C617     		asrs	r6, r0, #31
 259              		.loc 1 155 32 view .LVU85
 260 010a 01FB06F6 		mul	r6, r1, r6
 261 010e 00FB0B66 		mla	r6, r0, fp, r6
 262 0112 A1FB0010 		umull	r1, r0, r1, r0
 263 0116 3044     		add	r0, r0, r6
 264              		.loc 1 155 11 view .LVU86
 265 0118 5918     		adds	r1, r3, r1
 266 011a 0B46     		mov	r3, r1
 267              	.LVL38:
 268              		.loc 1 155 11 view .LVU87
 269 011c 40EB0707 		adc	r7, r0, r7
 270              	.LVL39:
 156:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 157:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement the loop counter */
 158:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 271              		.loc 1 158 7 is_stmt 1 view .LVU88
 272              		.loc 1 158 13 is_stmt 0 view .LVU89
 273 0120 013A     		subs	r2, r2, #1
 274              	.LVL40:
 275              	.L5:
 152:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 276              		.loc 1 152 19 is_stmt 1 view .LVU90
 277 0122 002A     		cmp	r2, #0
 278 0124 EAD1     		bne	.L6
 159:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 160:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 161:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Converting the result to 1.31 format */
 162:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calc lower part of acc */
 163:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc_l = acc & 0xffffffff;
 164:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 165:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calc upper part of acc */
 166:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc_h = (acc >> 32) & 0xffffffff;
 167:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 168:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
 279              		.loc 1 168 28 is_stmt 0 view .LVU91
 280 0126 0898     		ldr	r0, [sp, #32]
 163:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 281              		.loc 1 163 5 is_stmt 1 view .LVU92
 282              	.LVL41:
 166:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 283              		.loc 1 166 5 view .LVU93
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 9


 284              		.loc 1 168 5 view .LVU94
 285              		.loc 1 168 28 is_stmt 0 view .LVU95
 286 0128 0B99     		ldr	r1, [sp, #44]
 287 012a CB40     		lsrs	r3, r3, r1
 288              	.LVL42:
 289              		.loc 1 168 46 view .LVU96
 290 012c 0A99     		ldr	r1, [sp, #40]
 291 012e 8F40     		lsls	r7, r7, r1
 292              	.LVL43:
 169:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 170:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Store the result from accumulator into the destination buffer. */
 171:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pOut++ = (q31_t) acc;
 293              		.loc 1 171 5 is_stmt 1 view .LVU97
 294              		.loc 1 171 10 is_stmt 0 view .LVU98
 295 0130 0599     		ldr	r1, [sp, #20]
 296              	.LVL44:
 297              		.loc 1 171 15 view .LVU99
 298 0132 1F43     		orrs	r7, r7, r3
 299              	.LVL45:
 300              		.loc 1 171 13 view .LVU100
 301 0134 41F8047B 		str	r7, [r1], #4
 302              	.LVL46:
 172:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 173:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Compute and store error */
 174:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     d = *pRef++;
 303              		.loc 1 174 5 is_stmt 1 view .LVU101
 304              		.loc 1 174 7 is_stmt 0 view .LVU102
 305 0138 58F8046B 		ldr	r6, [r8], #4
 306              	.LVL47:
 175:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     e = d - (q31_t) acc;
 307              		.loc 1 175 5 is_stmt 1 view .LVU103
 308              		.loc 1 175 7 is_stmt 0 view .LVU104
 309 013c F61B     		subs	r6, r6, r7
 310              	.LVL48:
 176:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pErr++ = e;
 311              		.loc 1 176 5 is_stmt 1 view .LVU105
 312              		.loc 1 176 13 is_stmt 0 view .LVU106
 313 013e 4AF8046B 		str	r6, [r10], #4
 314              	.LVL49:
 177:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 178:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calculates the reciprocal of energy */
 179:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     postShift = arm_recip_q31(energy + DELTA_Q31,
 315              		.loc 1 179 5 is_stmt 1 view .LVU107
 316              		.loc 1 179 38 is_stmt 0 view .LVU108
 317 0142 04F58074 		add	r4, r4, #256
 318              	.LVL50:
 319              		.loc 1 179 17 view .LVU109
 320 0146 099B     		ldr	r3, [sp, #36]
 321              		.loc 1 179 17 view .LVU110
 322 0148 5B69     		ldr	r3, [r3, #20]
 323              	.LVL51:
 324              	.LBB28:
 325              	.LBI28:
 326              		.file 2 "DSP/Inc/arm_math.h"
   1:DSP/Inc/arm_math.h **** /******************************************************************************
   2:DSP/Inc/arm_math.h ****  * @file     arm_math.h
   3:DSP/Inc/arm_math.h ****  * @brief    Public header file for CMSIS DSP LibraryU
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 10


   4:DSP/Inc/arm_math.h ****  * @version  V1.5.3
   5:DSP/Inc/arm_math.h ****  * @date     10. January 2018
   6:DSP/Inc/arm_math.h ****  ******************************************************************************/
   7:DSP/Inc/arm_math.h **** /*
   8:DSP/Inc/arm_math.h ****  * Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved.
   9:DSP/Inc/arm_math.h ****  *
  10:DSP/Inc/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:DSP/Inc/arm_math.h ****  *
  12:DSP/Inc/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:DSP/Inc/arm_math.h ****  * not use this file except in compliance with the License.
  14:DSP/Inc/arm_math.h ****  * You may obtain a copy of the License at
  15:DSP/Inc/arm_math.h ****  *
  16:DSP/Inc/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:DSP/Inc/arm_math.h ****  *
  18:DSP/Inc/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:DSP/Inc/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:DSP/Inc/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:DSP/Inc/arm_math.h ****  * See the License for the specific language governing permissions and
  22:DSP/Inc/arm_math.h ****  * limitations under the License.
  23:DSP/Inc/arm_math.h ****  */
  24:DSP/Inc/arm_math.h **** 
  25:DSP/Inc/arm_math.h **** /**
  26:DSP/Inc/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:DSP/Inc/arm_math.h ****    *
  28:DSP/Inc/arm_math.h ****    * Introduction
  29:DSP/Inc/arm_math.h ****    * ------------
  30:DSP/Inc/arm_math.h ****    *
  31:DSP/Inc/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:DSP/Inc/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:DSP/Inc/arm_math.h ****    *
  34:DSP/Inc/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:DSP/Inc/arm_math.h ****    * - Basic math functions
  36:DSP/Inc/arm_math.h ****    * - Fast math functions
  37:DSP/Inc/arm_math.h ****    * - Complex math functions
  38:DSP/Inc/arm_math.h ****    * - Filters
  39:DSP/Inc/arm_math.h ****    * - Matrix functions
  40:DSP/Inc/arm_math.h ****    * - Transforms
  41:DSP/Inc/arm_math.h ****    * - Motor control functions
  42:DSP/Inc/arm_math.h ****    * - Statistical functions
  43:DSP/Inc/arm_math.h ****    * - Support functions
  44:DSP/Inc/arm_math.h ****    * - Interpolation functions
  45:DSP/Inc/arm_math.h ****    *
  46:DSP/Inc/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:DSP/Inc/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:DSP/Inc/arm_math.h ****    *
  49:DSP/Inc/arm_math.h ****    * Using the Library
  50:DSP/Inc/arm_math.h ****    * ------------
  51:DSP/Inc/arm_math.h ****    *
  52:DSP/Inc/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:DSP/Inc/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:DSP/Inc/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:DSP/Inc/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:DSP/Inc/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:DSP/Inc/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:DSP/Inc/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:DSP/Inc/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:DSP/Inc/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 11


  61:DSP/Inc/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:DSP/Inc/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:DSP/Inc/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:DSP/Inc/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:DSP/Inc/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:DSP/Inc/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:DSP/Inc/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:DSP/Inc/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:DSP/Inc/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:DSP/Inc/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:DSP/Inc/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:DSP/Inc/arm_math.h ****    *
  73:DSP/Inc/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:DSP/Inc/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:DSP/Inc/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:DSP/Inc/arm_math.h ****    * Define the appropriate preprocessor macro ARM_MATH_CM7 or ARM_MATH_CM4 or ARM_MATH_CM3 or
  77:DSP/Inc/arm_math.h ****    * ARM_MATH_CM0 or ARM_MATH_CM0PLUS depending on the target processor in the application.
  78:DSP/Inc/arm_math.h ****    * For Armv8-M cores define preprocessor macro ARM_MATH_ARMV8MBL or ARM_MATH_ARMV8MML.
  79:DSP/Inc/arm_math.h ****    * Set preprocessor macro __DSP_PRESENT if Armv8-M Mainline core supports DSP instructions.
  80:DSP/Inc/arm_math.h ****    * 
  81:DSP/Inc/arm_math.h ****    *
  82:DSP/Inc/arm_math.h ****    * Examples
  83:DSP/Inc/arm_math.h ****    * --------
  84:DSP/Inc/arm_math.h ****    *
  85:DSP/Inc/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  86:DSP/Inc/arm_math.h ****    *
  87:DSP/Inc/arm_math.h ****    * Toolchain Support
  88:DSP/Inc/arm_math.h ****    * ------------
  89:DSP/Inc/arm_math.h ****    *
  90:DSP/Inc/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  91:DSP/Inc/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  92:DSP/Inc/arm_math.h ****    *
  93:DSP/Inc/arm_math.h ****    * Building the Library
  94:DSP/Inc/arm_math.h ****    * ------------
  95:DSP/Inc/arm_math.h ****    *
  96:DSP/Inc/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  97:DSP/Inc/arm_math.h ****    * - arm_cortexM_math.uvprojx
  98:DSP/Inc/arm_math.h ****    *
  99:DSP/Inc/arm_math.h ****    *
 100:DSP/Inc/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
 101:DSP/Inc/arm_math.h ****    *
 102:DSP/Inc/arm_math.h ****    * Preprocessor Macros
 103:DSP/Inc/arm_math.h ****    * ------------
 104:DSP/Inc/arm_math.h ****    *
 105:DSP/Inc/arm_math.h ****    * Each library project have different preprocessor macros.
 106:DSP/Inc/arm_math.h ****    *
 107:DSP/Inc/arm_math.h ****    * - UNALIGNED_SUPPORT_DISABLE:
 108:DSP/Inc/arm_math.h ****    *
 109:DSP/Inc/arm_math.h ****    * Define macro UNALIGNED_SUPPORT_DISABLE, If the silicon does not support unaligned memory acces
 110:DSP/Inc/arm_math.h ****    *
 111:DSP/Inc/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 112:DSP/Inc/arm_math.h ****    *
 113:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 114:DSP/Inc/arm_math.h ****    *
 115:DSP/Inc/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 116:DSP/Inc/arm_math.h ****    *
 117:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 12


 118:DSP/Inc/arm_math.h ****    *
 119:DSP/Inc/arm_math.h ****    * - ARM_MATH_ROUNDING:
 120:DSP/Inc/arm_math.h ****    *
 121:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 122:DSP/Inc/arm_math.h ****    *
 123:DSP/Inc/arm_math.h ****    * - ARM_MATH_CMx:
 124:DSP/Inc/arm_math.h ****    *
 125:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_CM4 for building the library on Cortex-M4 target, ARM_MATH_CM3 for build
 126:DSP/Inc/arm_math.h ****    * and ARM_MATH_CM0 for building library on Cortex-M0 target, ARM_MATH_CM0PLUS for building libra
 127:DSP/Inc/arm_math.h ****    * ARM_MATH_CM7 for building the library on cortex-M7.
 128:DSP/Inc/arm_math.h ****    *
 129:DSP/Inc/arm_math.h ****    * - ARM_MATH_ARMV8MxL:
 130:DSP/Inc/arm_math.h ****    *
 131:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_ARMV8MBL for building the library on Armv8-M Baseline target, ARM_MATH_A
 132:DSP/Inc/arm_math.h ****    * on Armv8-M Mainline target.
 133:DSP/Inc/arm_math.h ****    *
 134:DSP/Inc/arm_math.h ****    * - __FPU_PRESENT:
 135:DSP/Inc/arm_math.h ****    *
 136:DSP/Inc/arm_math.h ****    * Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro f
 137:DSP/Inc/arm_math.h ****    *
 138:DSP/Inc/arm_math.h ****    * - __DSP_PRESENT:
 139:DSP/Inc/arm_math.h ****    *
 140:DSP/Inc/arm_math.h ****    * Initialize macro __DSP_PRESENT = 1 when Armv8-M Mainline core supports DSP instructions.
 141:DSP/Inc/arm_math.h ****    *
 142:DSP/Inc/arm_math.h ****    * <hr>
 143:DSP/Inc/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 144:DSP/Inc/arm_math.h ****    * -----------------------------
 145:DSP/Inc/arm_math.h ****    *
 146:DSP/Inc/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 147:DSP/Inc/arm_math.h ****    * |File/Folder                   |Content                                                       
 148:DSP/Inc/arm_math.h ****    * |------------------------------|--------------------------------------------------------------
 149:DSP/Inc/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP  | This documentation                                           
 150:DSP/Inc/arm_math.h ****    * |\b CMSIS\\DSP_Lib             | Software license agreement (license.txt)                     
 151:DSP/Inc/arm_math.h ****    * |\b CMSIS\\DSP_Lib\\Examples   | Example projects demonstrating the usage of the library funct
 152:DSP/Inc/arm_math.h ****    * |\b CMSIS\\DSP_Lib\\Source     | Source files for rebuilding the library                      
 153:DSP/Inc/arm_math.h ****    *
 154:DSP/Inc/arm_math.h ****    * <hr>
 155:DSP/Inc/arm_math.h ****    * Revision History of CMSIS-DSP
 156:DSP/Inc/arm_math.h ****    * ------------
 157:DSP/Inc/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 158:DSP/Inc/arm_math.h ****    *
 159:DSP/Inc/arm_math.h ****    * Copyright Notice
 160:DSP/Inc/arm_math.h ****    * ------------
 161:DSP/Inc/arm_math.h ****    *
 162:DSP/Inc/arm_math.h ****    * Copyright (C) 2010-2015 Arm Limited. All rights reserved.
 163:DSP/Inc/arm_math.h ****    */
 164:DSP/Inc/arm_math.h **** 
 165:DSP/Inc/arm_math.h **** 
 166:DSP/Inc/arm_math.h **** /**
 167:DSP/Inc/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 168:DSP/Inc/arm_math.h ****  */
 169:DSP/Inc/arm_math.h **** 
 170:DSP/Inc/arm_math.h **** /**
 171:DSP/Inc/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 172:DSP/Inc/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 173:DSP/Inc/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 174:DSP/Inc/arm_math.h ****  * operate on individual values and not arrays.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 13


 175:DSP/Inc/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 176:DSP/Inc/arm_math.h ****  *
 177:DSP/Inc/arm_math.h ****  */
 178:DSP/Inc/arm_math.h **** 
 179:DSP/Inc/arm_math.h **** /**
 180:DSP/Inc/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 181:DSP/Inc/arm_math.h ****  * This set of functions operates on complex data vectors.
 182:DSP/Inc/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 183:DSP/Inc/arm_math.h ****  * (real, imag, real, imag, ...).
 184:DSP/Inc/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 185:DSP/Inc/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 186:DSP/Inc/arm_math.h ****  * real values.
 187:DSP/Inc/arm_math.h ****  */
 188:DSP/Inc/arm_math.h **** 
 189:DSP/Inc/arm_math.h **** /**
 190:DSP/Inc/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 191:DSP/Inc/arm_math.h ****  */
 192:DSP/Inc/arm_math.h **** 
 193:DSP/Inc/arm_math.h **** /**
 194:DSP/Inc/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 195:DSP/Inc/arm_math.h ****  *
 196:DSP/Inc/arm_math.h ****  * This set of functions provides basic matrix math operations.
 197:DSP/Inc/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 198:DSP/Inc/arm_math.h ****  * the type
 199:DSP/Inc/arm_math.h ****  * definition for the floating-point matrix structure is shown
 200:DSP/Inc/arm_math.h ****  * below:
 201:DSP/Inc/arm_math.h ****  * <pre>
 202:DSP/Inc/arm_math.h ****  *     typedef struct
 203:DSP/Inc/arm_math.h ****  *     {
 204:DSP/Inc/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 205:DSP/Inc/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 206:DSP/Inc/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 207:DSP/Inc/arm_math.h ****  *     } arm_matrix_instance_f32;
 208:DSP/Inc/arm_math.h ****  * </pre>
 209:DSP/Inc/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 210:DSP/Inc/arm_math.h ****  *
 211:DSP/Inc/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 212:DSP/Inc/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 213:DSP/Inc/arm_math.h ****  * and the values are arranged in row order.  That is, the
 214:DSP/Inc/arm_math.h ****  * matrix element (i, j) is stored at:
 215:DSP/Inc/arm_math.h ****  * <pre>
 216:DSP/Inc/arm_math.h ****  *     pData[i*numCols + j]
 217:DSP/Inc/arm_math.h ****  * </pre>
 218:DSP/Inc/arm_math.h ****  *
 219:DSP/Inc/arm_math.h ****  * \par Init Functions
 220:DSP/Inc/arm_math.h ****  * There is an associated initialization function for each type of matrix
 221:DSP/Inc/arm_math.h ****  * data structure.
 222:DSP/Inc/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 223:DSP/Inc/arm_math.h ****  * Refer to the function <code>arm_mat_init_f32()</code>, <code>arm_mat_init_q31()</code>
 224:DSP/Inc/arm_math.h ****  * and <code>arm_mat_init_q15()</code> for floating-point, Q31 and Q15 types,  respectively.
 225:DSP/Inc/arm_math.h ****  *
 226:DSP/Inc/arm_math.h ****  * \par
 227:DSP/Inc/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 228:DSP/Inc/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 229:DSP/Inc/arm_math.h ****  * To place the instance structure in a const data
 230:DSP/Inc/arm_math.h ****  * section, manually initialize the data structure.  For example:
 231:DSP/Inc/arm_math.h ****  * <pre>
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 14


 232:DSP/Inc/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 233:DSP/Inc/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 234:DSP/Inc/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 235:DSP/Inc/arm_math.h ****  * </pre>
 236:DSP/Inc/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 237:DSP/Inc/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 238:DSP/Inc/arm_math.h ****  * data array.
 239:DSP/Inc/arm_math.h ****  *
 240:DSP/Inc/arm_math.h ****  * \par Size Checking
 241:DSP/Inc/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 242:DSP/Inc/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 243:DSP/Inc/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 244:DSP/Inc/arm_math.h ****  * columns. If the size check fails the functions return:
 245:DSP/Inc/arm_math.h ****  * <pre>
 246:DSP/Inc/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 247:DSP/Inc/arm_math.h ****  * </pre>
 248:DSP/Inc/arm_math.h ****  * Otherwise the functions return
 249:DSP/Inc/arm_math.h ****  * <pre>
 250:DSP/Inc/arm_math.h ****  *     ARM_MATH_SUCCESS
 251:DSP/Inc/arm_math.h ****  * </pre>
 252:DSP/Inc/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 253:DSP/Inc/arm_math.h ****  * The matrix size checking is enabled via the \#define
 254:DSP/Inc/arm_math.h ****  * <pre>
 255:DSP/Inc/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 256:DSP/Inc/arm_math.h ****  * </pre>
 257:DSP/Inc/arm_math.h ****  * within the library project settings.  By default this macro is defined
 258:DSP/Inc/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 259:DSP/Inc/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 260:DSP/Inc/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 261:DSP/Inc/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 262:DSP/Inc/arm_math.h ****  */
 263:DSP/Inc/arm_math.h **** 
 264:DSP/Inc/arm_math.h **** /**
 265:DSP/Inc/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 266:DSP/Inc/arm_math.h ****  */
 267:DSP/Inc/arm_math.h **** 
 268:DSP/Inc/arm_math.h **** /**
 269:DSP/Inc/arm_math.h ****  * @defgroup groupController Controller Functions
 270:DSP/Inc/arm_math.h ****  */
 271:DSP/Inc/arm_math.h **** 
 272:DSP/Inc/arm_math.h **** /**
 273:DSP/Inc/arm_math.h ****  * @defgroup groupStats Statistics Functions
 274:DSP/Inc/arm_math.h ****  */
 275:DSP/Inc/arm_math.h **** /**
 276:DSP/Inc/arm_math.h ****  * @defgroup groupSupport Support Functions
 277:DSP/Inc/arm_math.h ****  */
 278:DSP/Inc/arm_math.h **** 
 279:DSP/Inc/arm_math.h **** /**
 280:DSP/Inc/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 281:DSP/Inc/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 282:DSP/Inc/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 283:DSP/Inc/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 284:DSP/Inc/arm_math.h ****  */
 285:DSP/Inc/arm_math.h **** 
 286:DSP/Inc/arm_math.h **** /**
 287:DSP/Inc/arm_math.h ****  * @defgroup groupExamples Examples
 288:DSP/Inc/arm_math.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 15


 289:DSP/Inc/arm_math.h **** #ifndef _ARM_MATH_H
 290:DSP/Inc/arm_math.h **** #define _ARM_MATH_H
 291:DSP/Inc/arm_math.h **** 
 292:DSP/Inc/arm_math.h **** /* Compiler specific diagnostic adjustment */
 293:DSP/Inc/arm_math.h **** #if   defined ( __CC_ARM )
 294:DSP/Inc/arm_math.h **** 
 295:DSP/Inc/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 296:DSP/Inc/arm_math.h **** 
 297:DSP/Inc/arm_math.h **** #elif defined ( __GNUC__ )
 298:DSP/Inc/arm_math.h **** #pragma GCC diagnostic push
 299:DSP/Inc/arm_math.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
 300:DSP/Inc/arm_math.h **** #pragma GCC diagnostic ignored "-Wconversion"
 301:DSP/Inc/arm_math.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
 302:DSP/Inc/arm_math.h **** 
 303:DSP/Inc/arm_math.h **** #elif defined ( __ICCARM__ )
 304:DSP/Inc/arm_math.h **** 
 305:DSP/Inc/arm_math.h **** #elif defined ( __TI_ARM__ )
 306:DSP/Inc/arm_math.h **** 
 307:DSP/Inc/arm_math.h **** #elif defined ( __CSMC__ )
 308:DSP/Inc/arm_math.h **** 
 309:DSP/Inc/arm_math.h **** #elif defined ( __TASKING__ )
 310:DSP/Inc/arm_math.h **** 
 311:DSP/Inc/arm_math.h **** #else
 312:DSP/Inc/arm_math.h ****   #error Unknown compiler
 313:DSP/Inc/arm_math.h **** #endif
 314:DSP/Inc/arm_math.h **** 
 315:DSP/Inc/arm_math.h **** 
 316:DSP/Inc/arm_math.h **** #define __CMSIS_GENERIC         /* disable NVIC and Systick functions */
 317:DSP/Inc/arm_math.h **** 
 318:DSP/Inc/arm_math.h **** #if defined(ARM_MATH_CM7)
 319:DSP/Inc/arm_math.h ****   #include "core_cm7.h"
 320:DSP/Inc/arm_math.h ****   #define ARM_MATH_DSP
 321:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_CM4)
 322:DSP/Inc/arm_math.h ****   #include "core_cm4.h"
 323:DSP/Inc/arm_math.h ****   #define ARM_MATH_DSP
 324:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_CM3)
 325:DSP/Inc/arm_math.h ****   #include "core_cm3.h"
 326:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_CM0)
 327:DSP/Inc/arm_math.h ****   #include "core_cm0.h"
 328:DSP/Inc/arm_math.h ****   #define ARM_MATH_CM0_FAMILY
 329:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_CM0PLUS)
 330:DSP/Inc/arm_math.h ****   #include "core_cm0plus.h"
 331:DSP/Inc/arm_math.h ****   #define ARM_MATH_CM0_FAMILY
 332:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_ARMV8MBL)
 333:DSP/Inc/arm_math.h ****   #include "core_armv8mbl.h"
 334:DSP/Inc/arm_math.h ****   #define ARM_MATH_CM0_FAMILY
 335:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_ARMV8MML)
 336:DSP/Inc/arm_math.h ****   #include "core_armv8mml.h"
 337:DSP/Inc/arm_math.h ****   #if (defined (__DSP_PRESENT) && (__DSP_PRESENT == 1))
 338:DSP/Inc/arm_math.h ****     #define ARM_MATH_DSP
 339:DSP/Inc/arm_math.h ****   #endif
 340:DSP/Inc/arm_math.h **** #else
 341:DSP/Inc/arm_math.h ****   #error "Define according the used Cortex core ARM_MATH_CM7, ARM_MATH_CM4, ARM_MATH_CM3, ARM_MATH_
 342:DSP/Inc/arm_math.h **** #endif
 343:DSP/Inc/arm_math.h **** 
 344:DSP/Inc/arm_math.h **** #undef  __CMSIS_GENERIC         /* enable NVIC and Systick functions */
 345:DSP/Inc/arm_math.h **** #include "string.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 16


 346:DSP/Inc/arm_math.h **** #include "math.h"
 347:DSP/Inc/arm_math.h **** #ifdef   __cplusplus
 348:DSP/Inc/arm_math.h **** extern "C"
 349:DSP/Inc/arm_math.h **** {
 350:DSP/Inc/arm_math.h **** #endif
 351:DSP/Inc/arm_math.h **** 
 352:DSP/Inc/arm_math.h **** 
 353:DSP/Inc/arm_math.h ****   /**
 354:DSP/Inc/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 355:DSP/Inc/arm_math.h ****    */
 356:DSP/Inc/arm_math.h **** 
 357:DSP/Inc/arm_math.h **** #define DELTA_Q31          (0x100)
 358:DSP/Inc/arm_math.h **** #define DELTA_Q15          0x5
 359:DSP/Inc/arm_math.h **** #define INDEX_MASK         0x0000003F
 360:DSP/Inc/arm_math.h **** #ifndef PI
 361:DSP/Inc/arm_math.h ****   #define PI               3.14159265358979f
 362:DSP/Inc/arm_math.h **** #endif
 363:DSP/Inc/arm_math.h **** 
 364:DSP/Inc/arm_math.h ****   /**
 365:DSP/Inc/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 366:DSP/Inc/arm_math.h ****    */
 367:DSP/Inc/arm_math.h **** 
 368:DSP/Inc/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 369:DSP/Inc/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 370:DSP/Inc/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 371:DSP/Inc/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 372:DSP/Inc/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 373:DSP/Inc/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 374:DSP/Inc/arm_math.h **** 
 375:DSP/Inc/arm_math.h ****   /**
 376:DSP/Inc/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 377:DSP/Inc/arm_math.h ****    */
 378:DSP/Inc/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 379:DSP/Inc/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 380:DSP/Inc/arm_math.h **** #define INPUT_SPACING         0xB60B61
 381:DSP/Inc/arm_math.h **** 
 382:DSP/Inc/arm_math.h ****   /**
 383:DSP/Inc/arm_math.h ****    * @brief Macro for Unaligned Support
 384:DSP/Inc/arm_math.h ****    */
 385:DSP/Inc/arm_math.h **** #ifndef UNALIGNED_SUPPORT_DISABLE
 386:DSP/Inc/arm_math.h ****     #define ALIGN4
 387:DSP/Inc/arm_math.h **** #else
 388:DSP/Inc/arm_math.h ****   #if defined  (__GNUC__)
 389:DSP/Inc/arm_math.h ****     #define ALIGN4 __attribute__((aligned(4)))
 390:DSP/Inc/arm_math.h ****   #else
 391:DSP/Inc/arm_math.h ****     #define ALIGN4 __align(4)
 392:DSP/Inc/arm_math.h ****   #endif
 393:DSP/Inc/arm_math.h **** #endif   /* #ifndef UNALIGNED_SUPPORT_DISABLE */
 394:DSP/Inc/arm_math.h **** 
 395:DSP/Inc/arm_math.h ****   /**
 396:DSP/Inc/arm_math.h ****    * @brief Error status returned by some functions in the library.
 397:DSP/Inc/arm_math.h ****    */
 398:DSP/Inc/arm_math.h **** 
 399:DSP/Inc/arm_math.h ****   typedef enum
 400:DSP/Inc/arm_math.h ****   {
 401:DSP/Inc/arm_math.h ****     ARM_MATH_SUCCESS = 0,                /**< No error */
 402:DSP/Inc/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 17


 403:DSP/Inc/arm_math.h ****     ARM_MATH_LENGTH_ERROR = -2,          /**< Length of data buffer is incorrect */
 404:DSP/Inc/arm_math.h ****     ARM_MATH_SIZE_MISMATCH = -3,         /**< Size of matrices is not compatible with the operation
 405:DSP/Inc/arm_math.h ****     ARM_MATH_NANINF = -4,                /**< Not-a-number (NaN) or infinity is generated */
 406:DSP/Inc/arm_math.h ****     ARM_MATH_SINGULAR = -5,              /**< Generated by matrix inversion if the input matrix is 
 407:DSP/Inc/arm_math.h ****     ARM_MATH_TEST_FAILURE = -6           /**< Test Failed  */
 408:DSP/Inc/arm_math.h ****   } arm_status;
 409:DSP/Inc/arm_math.h **** 
 410:DSP/Inc/arm_math.h ****   /**
 411:DSP/Inc/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 412:DSP/Inc/arm_math.h ****    */
 413:DSP/Inc/arm_math.h ****   typedef int8_t q7_t;
 414:DSP/Inc/arm_math.h **** 
 415:DSP/Inc/arm_math.h ****   /**
 416:DSP/Inc/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 417:DSP/Inc/arm_math.h ****    */
 418:DSP/Inc/arm_math.h ****   typedef int16_t q15_t;
 419:DSP/Inc/arm_math.h **** 
 420:DSP/Inc/arm_math.h ****   /**
 421:DSP/Inc/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 422:DSP/Inc/arm_math.h ****    */
 423:DSP/Inc/arm_math.h ****   typedef int32_t q31_t;
 424:DSP/Inc/arm_math.h **** 
 425:DSP/Inc/arm_math.h ****   /**
 426:DSP/Inc/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 427:DSP/Inc/arm_math.h ****    */
 428:DSP/Inc/arm_math.h ****   typedef int64_t q63_t;
 429:DSP/Inc/arm_math.h **** 
 430:DSP/Inc/arm_math.h ****   /**
 431:DSP/Inc/arm_math.h ****    * @brief 32-bit floating-point type definition.
 432:DSP/Inc/arm_math.h ****    */
 433:DSP/Inc/arm_math.h ****   typedef float float32_t;
 434:DSP/Inc/arm_math.h **** 
 435:DSP/Inc/arm_math.h ****   /**
 436:DSP/Inc/arm_math.h ****    * @brief 64-bit floating-point type definition.
 437:DSP/Inc/arm_math.h ****    */
 438:DSP/Inc/arm_math.h ****   typedef double float64_t;
 439:DSP/Inc/arm_math.h **** 
 440:DSP/Inc/arm_math.h ****   /**
 441:DSP/Inc/arm_math.h ****    * @brief definition to read/write two 16 bit values.
 442:DSP/Inc/arm_math.h ****    */
 443:DSP/Inc/arm_math.h **** #if   defined ( __CC_ARM )
 444:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 445:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED __attribute__((unused))
 446:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE __attribute__((always_inline))
 447:DSP/Inc/arm_math.h **** 
 448:DSP/Inc/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 449:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t
 450:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED __attribute__((unused))
 451:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE __attribute__((always_inline))
 452:DSP/Inc/arm_math.h **** 
 453:DSP/Inc/arm_math.h **** #elif defined ( __GNUC__ )
 454:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t
 455:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED __attribute__((unused))
 456:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE __attribute__((always_inline))
 457:DSP/Inc/arm_math.h **** 
 458:DSP/Inc/arm_math.h **** #elif defined ( __ICCARM__ )
 459:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 18


 460:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED
 461:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE
 462:DSP/Inc/arm_math.h **** 
 463:DSP/Inc/arm_math.h **** #elif defined ( __TI_ARM__ )
 464:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t
 465:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED __attribute__((unused))
 466:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE
 467:DSP/Inc/arm_math.h **** 
 468:DSP/Inc/arm_math.h **** #elif defined ( __CSMC__ )
 469:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t
 470:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED
 471:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE
 472:DSP/Inc/arm_math.h **** 
 473:DSP/Inc/arm_math.h **** #elif defined ( __TASKING__ )
 474:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE __unaligned int32_t
 475:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED
 476:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE
 477:DSP/Inc/arm_math.h **** 
 478:DSP/Inc/arm_math.h **** #else
 479:DSP/Inc/arm_math.h ****   #error Unknown compiler
 480:DSP/Inc/arm_math.h **** #endif
 481:DSP/Inc/arm_math.h **** 
 482:DSP/Inc/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 483:DSP/Inc/arm_math.h **** #define __SIMD32_CONST(addr)  ((__SIMD32_TYPE *)(addr))
 484:DSP/Inc/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE *)  (addr))
 485:DSP/Inc/arm_math.h **** #define __SIMD64(addr)        (*(int64_t **) & (addr))
 486:DSP/Inc/arm_math.h **** 
 487:DSP/Inc/arm_math.h **** #if !defined (ARM_MATH_DSP)
 488:DSP/Inc/arm_math.h ****   /**
 489:DSP/Inc/arm_math.h ****    * @brief definition to pack two 16 bit values.
 490:DSP/Inc/arm_math.h ****    */
 491:DSP/Inc/arm_math.h **** #define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0x0000FFFF) | \
 492:DSP/Inc/arm_math.h ****                                     (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000)  )
 493:DSP/Inc/arm_math.h **** #define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0xFFFF0000) | \
 494:DSP/Inc/arm_math.h ****                                     (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF)  )
 495:DSP/Inc/arm_math.h **** 
 496:DSP/Inc/arm_math.h **** #endif /* !defined (ARM_MATH_DSP) */
 497:DSP/Inc/arm_math.h **** 
 498:DSP/Inc/arm_math.h ****    /**
 499:DSP/Inc/arm_math.h ****    * @brief definition to pack four 8 bit values.
 500:DSP/Inc/arm_math.h ****    */
 501:DSP/Inc/arm_math.h **** #ifndef ARM_MATH_BIG_ENDIAN
 502:DSP/Inc/arm_math.h **** 
 503:DSP/Inc/arm_math.h **** #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) <<  0) & (int32_t)0x000000FF) | \
 504:DSP/Inc/arm_math.h ****                                 (((int32_t)(v1) <<  8) & (int32_t)0x0000FF00) | \
 505:DSP/Inc/arm_math.h ****                                 (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \
 506:DSP/Inc/arm_math.h ****                                 (((int32_t)(v3) << 24) & (int32_t)0xFF000000)  )
 507:DSP/Inc/arm_math.h **** #else
 508:DSP/Inc/arm_math.h **** 
 509:DSP/Inc/arm_math.h **** #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) <<  0) & (int32_t)0x000000FF) | \
 510:DSP/Inc/arm_math.h ****                                 (((int32_t)(v2) <<  8) & (int32_t)0x0000FF00) | \
 511:DSP/Inc/arm_math.h ****                                 (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \
 512:DSP/Inc/arm_math.h ****                                 (((int32_t)(v0) << 24) & (int32_t)0xFF000000)  )
 513:DSP/Inc/arm_math.h **** 
 514:DSP/Inc/arm_math.h **** #endif
 515:DSP/Inc/arm_math.h **** 
 516:DSP/Inc/arm_math.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 19


 517:DSP/Inc/arm_math.h ****   /**
 518:DSP/Inc/arm_math.h ****    * @brief Clips Q63 to Q31 values.
 519:DSP/Inc/arm_math.h ****    */
 520:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q31_t clip_q63_to_q31(
 521:DSP/Inc/arm_math.h ****   q63_t x)
 522:DSP/Inc/arm_math.h ****   {
 523:DSP/Inc/arm_math.h ****     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
 524:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 525:DSP/Inc/arm_math.h ****   }
 526:DSP/Inc/arm_math.h **** 
 527:DSP/Inc/arm_math.h ****   /**
 528:DSP/Inc/arm_math.h ****    * @brief Clips Q63 to Q15 values.
 529:DSP/Inc/arm_math.h ****    */
 530:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q15_t clip_q63_to_q15(
 531:DSP/Inc/arm_math.h ****   q63_t x)
 532:DSP/Inc/arm_math.h ****   {
 533:DSP/Inc/arm_math.h ****     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
 534:DSP/Inc/arm_math.h ****       ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
 535:DSP/Inc/arm_math.h ****   }
 536:DSP/Inc/arm_math.h **** 
 537:DSP/Inc/arm_math.h ****   /**
 538:DSP/Inc/arm_math.h ****    * @brief Clips Q31 to Q7 values.
 539:DSP/Inc/arm_math.h ****    */
 540:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q7_t clip_q31_to_q7(
 541:DSP/Inc/arm_math.h ****   q31_t x)
 542:DSP/Inc/arm_math.h ****   {
 543:DSP/Inc/arm_math.h ****     return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ?
 544:DSP/Inc/arm_math.h ****       ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x;
 545:DSP/Inc/arm_math.h ****   }
 546:DSP/Inc/arm_math.h **** 
 547:DSP/Inc/arm_math.h ****   /**
 548:DSP/Inc/arm_math.h ****    * @brief Clips Q31 to Q15 values.
 549:DSP/Inc/arm_math.h ****    */
 550:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q15_t clip_q31_to_q15(
 551:DSP/Inc/arm_math.h ****   q31_t x)
 552:DSP/Inc/arm_math.h ****   {
 553:DSP/Inc/arm_math.h ****     return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ?
 554:DSP/Inc/arm_math.h ****       ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x;
 555:DSP/Inc/arm_math.h ****   }
 556:DSP/Inc/arm_math.h **** 
 557:DSP/Inc/arm_math.h ****   /**
 558:DSP/Inc/arm_math.h ****    * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format.
 559:DSP/Inc/arm_math.h ****    */
 560:DSP/Inc/arm_math.h **** 
 561:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q63_t mult32x64(
 562:DSP/Inc/arm_math.h ****   q63_t x,
 563:DSP/Inc/arm_math.h ****   q31_t y)
 564:DSP/Inc/arm_math.h ****   {
 565:DSP/Inc/arm_math.h ****     return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 566:DSP/Inc/arm_math.h ****             (((q63_t) (x >> 32) * y)));
 567:DSP/Inc/arm_math.h ****   }
 568:DSP/Inc/arm_math.h **** 
 569:DSP/Inc/arm_math.h ****   /**
 570:DSP/Inc/arm_math.h ****    * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type.
 571:DSP/Inc/arm_math.h ****    */
 572:DSP/Inc/arm_math.h **** 
 573:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q31(
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 20


 327              		.loc 2 573 41 is_stmt 1 view .LVU111
 328              	.LBB29:
 574:DSP/Inc/arm_math.h ****   q31_t in,
 575:DSP/Inc/arm_math.h ****   q31_t * dst,
 576:DSP/Inc/arm_math.h ****   q31_t * pRecipTable)
 577:DSP/Inc/arm_math.h ****   {
 578:DSP/Inc/arm_math.h ****     q31_t out;
 329              		.loc 2 578 5 view .LVU112
 579:DSP/Inc/arm_math.h ****     uint32_t tempVal;
 330              		.loc 2 579 5 view .LVU113
 580:DSP/Inc/arm_math.h ****     uint32_t index, i;
 331              		.loc 2 580 5 view .LVU114
 581:DSP/Inc/arm_math.h ****     uint32_t signBits;
 332              		.loc 2 581 5 view .LVU115
 582:DSP/Inc/arm_math.h **** 
 583:DSP/Inc/arm_math.h ****     if (in > 0)
 333              		.loc 2 583 5 view .LVU116
 334              		.loc 2 583 8 is_stmt 0 view .LVU117
 335 014a 002C     		cmp	r4, #0
 336 014c 09DD     		ble	.L7
 584:DSP/Inc/arm_math.h ****     {
 585:DSP/Inc/arm_math.h ****       signBits = ((uint32_t) (__CLZ( in) - 1));
 337              		.loc 2 585 7 is_stmt 1 view .LVU118
 338              	.LVL52:
 339              	.LBB30:
 340              	.LBI30:
 341              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 21


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 22


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 23


 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 24


 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 25


 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 26


 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 27


 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 342              		.loc 3 403 30 view .LVU119
 343              	.LBB31:
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 344              		.loc 3 414 3 view .LVU120
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 345              		.loc 3 418 3 view .LVU121
 346              		.loc 3 418 3 is_stmt 0 view .LVU122
 347              	.LBE31:
 348              	.LBE30:
 349              		.loc 2 585 42 discriminator 1 view .LVU123
 350 014e B4FA84F7 		clz	r7, r4
 351 0152 013F     		subs	r7, r7, #1
 352              	.LVL53:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 28


 353              	.L8:
 586:DSP/Inc/arm_math.h ****     }
 587:DSP/Inc/arm_math.h ****     else
 588:DSP/Inc/arm_math.h ****     {
 589:DSP/Inc/arm_math.h ****       signBits = ((uint32_t) (__CLZ(-in) - 1));
 590:DSP/Inc/arm_math.h ****     }
 591:DSP/Inc/arm_math.h **** 
 592:DSP/Inc/arm_math.h ****     /* Convert input sample to 1.31 format */
 593:DSP/Inc/arm_math.h ****     in = (in << signBits);
 354              		.loc 2 593 5 is_stmt 1 view .LVU124
 355              		.loc 2 593 8 is_stmt 0 view .LVU125
 356 0154 BC40     		lsls	r4, r4, r7
 357              	.LVL54:
 594:DSP/Inc/arm_math.h **** 
 595:DSP/Inc/arm_math.h ****     /* calculation of index for initial approximated Val */
 596:DSP/Inc/arm_math.h ****     index = (uint32_t)(in >> 24);
 358              		.loc 2 596 5 is_stmt 1 view .LVU126
 597:DSP/Inc/arm_math.h ****     index = (index & INDEX_MASK);
 359              		.loc 2 597 5 view .LVU127
 360              		.loc 2 597 11 is_stmt 0 view .LVU128
 361 0156 C4F3056C 		ubfx	ip, r4, #24, #6
 362              	.LVL55:
 598:DSP/Inc/arm_math.h **** 
 599:DSP/Inc/arm_math.h ****     /* 1.31 with exp 1 */
 600:DSP/Inc/arm_math.h ****     out = pRecipTable[index];
 363              		.loc 2 600 5 is_stmt 1 view .LVU129
 364              		.loc 2 600 9 is_stmt 0 view .LVU130
 365 015a 53F82C30 		ldr	r3, [r3, ip, lsl #2]
 366              	.LVL56:
 601:DSP/Inc/arm_math.h **** 
 602:DSP/Inc/arm_math.h ****     /* calculation of reciprocal value */
 603:DSP/Inc/arm_math.h ****     /* running approximation for two iterations */
 604:DSP/Inc/arm_math.h ****     for (i = 0U; i < 2U; i++)
 367              		.loc 2 604 5 is_stmt 1 view .LVU131
 368              		.loc 2 604 5 is_stmt 0 view .LVU132
 369 015e 0590     		str	r0, [sp, #20]
 370 0160 08E0     		b	.L10
 371              	.LVL57:
 372              	.L7:
 589:DSP/Inc/arm_math.h ****     }
 373              		.loc 2 589 7 is_stmt 1 view .LVU133
 589:DSP/Inc/arm_math.h ****     }
 374              		.loc 2 589 37 is_stmt 0 view .LVU134
 375 0162 6742     		rsbs	r7, r4, #0
 376              	.LVL58:
 377              	.LBB32:
 378              	.LBI32:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 379              		.loc 3 403 30 is_stmt 1 view .LVU135
 380              	.LBB33:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 381              		.loc 3 414 3 view .LVU136
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 382              		.loc 3 414 6 is_stmt 0 view .LVU137
 383 0164 1CB1     		cbz	r4, .L29
 384              		.loc 3 418 3 is_stmt 1 view .LVU138
 385              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU139
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 29


 386 0166 B7FA87F7 		clz	r7, r7
 387              	.LVL59:
 388              	.L9:
 389              		.loc 3 418 10 discriminator 1 view .LVU140
 390              	.LBE33:
 391              	.LBE32:
 589:DSP/Inc/arm_math.h ****     }
 392              		.loc 2 589 42 discriminator 1 view .LVU141
 393 016a 013F     		subs	r7, r7, #1
 394              	.LVL60:
 589:DSP/Inc/arm_math.h ****     }
 395              		.loc 2 589 42 discriminator 1 view .LVU142
 396 016c F2E7     		b	.L8
 397              	.LVL61:
 398              	.L29:
 399              	.LBB35:
 400              	.LBB34:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 401              		.loc 3 416 12 view .LVU143
 402 016e 2027     		movs	r7, #32
 403              	.LVL62:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 404              		.loc 3 416 12 view .LVU144
 405 0170 FBE7     		b	.L9
 406              	.LVL63:
 407              	.L11:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 408              		.loc 3 416 12 view .LVU145
 409              	.LBE34:
 410              	.LBE35:
 411              		.loc 2 604 27 is_stmt 1 discriminator 3 view .LVU146
 412 0172 0132     		adds	r2, r2, #1
 413              	.LVL64:
 414              	.L10:
 415              		.loc 2 604 20 discriminator 1 view .LVU147
 416 0174 012A     		cmp	r2, #1
 417 0176 24D8     		bhi	.L31
 605:DSP/Inc/arm_math.h ****     {
 606:DSP/Inc/arm_math.h ****       tempVal = (uint32_t) (((q63_t) in * out) >> 31);
 418              		.loc 2 606 7 view .LVU148
 419              		.loc 2 606 30 is_stmt 0 view .LVU149
 420 0178 E017     		asrs	r0, r4, #31
 421              		.loc 2 606 41 view .LVU150
 422 017a 4FEAE37B 		asr	fp, r3, #31
 423 017e 04FB0BFE 		mul	lr, r4, fp
 424 0182 03FB00EE 		mla	lr, r3, r0, lr
 425 0186 A4FB030C 		umull	r0, ip, r4, r3
 426 018a F444     		add	ip, ip, lr
 427              		.loc 2 606 48 view .LVU151
 428 018c C00F     		lsrs	r0, r0, #31
 429 018e 40EA4C00 		orr	r0, r0, ip, lsl #1
 430              	.LVL65:
 607:DSP/Inc/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 431              		.loc 2 607 7 is_stmt 1 view .LVU152
 432              		.loc 2 607 15 is_stmt 0 view .LVU153
 433 0192 C0F1FF40 		rsb	r0, r0, #2139095040
 434              	.LVL66:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 30


 435              		.loc 2 607 15 view .LVU154
 436 0196 00F5FF00 		add	r0, r0, #8355840
 437 019a 00F5FF40 		add	r0, r0, #32640
 438 019e 7F30     		adds	r0, r0, #127
 439              	.LVL67:
 608:DSP/Inc/arm_math.h ****       /*      1.31 with exp 1 */
 609:DSP/Inc/arm_math.h ****       /* out = (q31_t) (((q63_t) out * tempVal) >> 30); */
 610:DSP/Inc/arm_math.h ****       out = clip_q63_to_q31(((q63_t) out * tempVal) >> 30);
 440              		.loc 2 610 7 is_stmt 1 view .LVU155
 441              		.loc 2 610 42 is_stmt 0 view .LVU156
 442 01a0 A0FB033C 		umull	r3, ip, r0, r3
 443              	.LVL68:
 444              		.loc 2 610 42 view .LVU157
 445 01a4 00FB0BCC 		mla	ip, r0, fp, ip
 446              		.loc 2 610 13 view .LVU158
 447 01a8 980F     		lsrs	r0, r3, #30
 448              	.LVL69:
 449              		.loc 2 610 13 view .LVU159
 450 01aa 40EA8C00 		orr	r0, r0, ip, lsl #2
 451              	.LVL70:
 452              	.LBB36:
 453              	.LBI36:
 520:DSP/Inc/arm_math.h ****   q63_t x)
 454              		.loc 2 520 38 is_stmt 1 view .LVU160
 455              	.LBB37:
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 456              		.loc 2 523 5 view .LVU161
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 457              		.loc 2 523 35 is_stmt 0 view .LVU162
 458 01ae 0346     		mov	r3, r0
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 459              		.loc 2 523 45 view .LVU163
 460 01b0 C017     		asrs	r0, r0, #31
 461              	.LVL71:
 524:DSP/Inc/arm_math.h ****   }
 462              		.loc 2 524 44 view .LVU164
 463 01b2 B0EBAC7F 		cmp	r0, ip, asr #30
 464 01b6 DCD0     		beq	.L11
 524:DSP/Inc/arm_math.h ****   }
 465              		.loc 2 524 44 discriminator 1 view .LVU165
 466 01b8 6FF00043 		mvn	r3, #-2147483648
 467              	.LVL72:
 524:DSP/Inc/arm_math.h ****   }
 468              		.loc 2 524 44 discriminator 1 view .LVU166
 469 01bc 83EAEC73 		eor	r3, r3, ip, asr #31
 470 01c0 D7E7     		b	.L11
 471              	.LVL73:
 472              	.L31:
 524:DSP/Inc/arm_math.h ****   }
 473              		.loc 2 524 44 discriminator 1 view .LVU167
 474              	.LBE37:
 475              	.LBE36:
 476              	.LBE29:
 477              	.LBE28:
 180:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                               &oneByEnergy, &S->recipTable[0]);
 181:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 182:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calculation of product of (e * mu) */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 31


 183:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     errorXmu = (q31_t) (((q63_t) e * mu) >> 31);
 478              		.loc 1 183 26 view .LVU168
 479 01c2 0598     		ldr	r0, [sp, #20]
 480              	.LBB39:
 481              	.LBB38:
 611:DSP/Inc/arm_math.h ****     }
 612:DSP/Inc/arm_math.h **** 
 613:DSP/Inc/arm_math.h ****     /* write output */
 614:DSP/Inc/arm_math.h ****     *dst = out;
 482              		.loc 2 614 5 is_stmt 1 view .LVU169
 483              	.LVL74:
 615:DSP/Inc/arm_math.h **** 
 616:DSP/Inc/arm_math.h ****     /* return num of signbits of out = 1/in value */
 617:DSP/Inc/arm_math.h ****     return (signBits + 1U);
 484              		.loc 2 617 5 view .LVU170
 485              		.loc 2 617 5 is_stmt 0 view .LVU171
 486              	.LBE38:
 487              	.LBE39:
 488              		.loc 1 183 5 is_stmt 1 view .LVU172
 489              		.loc 1 183 26 is_stmt 0 view .LVU173
 490 01c4 F417     		asrs	r4, r6, #31
 491              		.loc 1 183 36 view .LVU174
 492 01c6 4FEAE972 		asr	r2, r9, #31
 493 01ca 09FB04F4 		mul	r4, r9, r4
 494 01ce 06FB0244 		mla	r4, r6, r2, r4
 495 01d2 A9FB0626 		umull	r2, r6, r9, r6
 496              	.LVL75:
 497              		.loc 1 183 36 view .LVU175
 498 01d6 2644     		add	r6, r6, r4
 499              		.loc 1 183 42 view .LVU176
 500 01d8 D20F     		lsrs	r2, r2, #31
 501 01da 42EA4602 		orr	r2, r2, r6, lsl #1
 502              	.LVL76:
 184:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 185:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Weighting factor for the normalized version */
 186:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     w = clip_q63_to_q31(((q63_t) errorXmu * oneByEnergy) >> (31 - postShift));
 503              		.loc 1 186 5 is_stmt 1 view .LVU177
 504              		.loc 1 186 26 is_stmt 0 view .LVU178
 505 01de D417     		asrs	r4, r2, #31
 506              		.loc 1 186 43 view .LVU179
 507 01e0 DE17     		asrs	r6, r3, #31
 508 01e2 03FB04F4 		mul	r4, r3, r4
 509 01e6 02FB0644 		mla	r4, r2, r6, r4
 510 01ea A3FB0223 		umull	r2, r3, r3, r2
 511              	.LVL77:
 512              		.loc 1 186 43 view .LVU180
 513 01ee 2344     		add	r3, r3, r4
 514              		.loc 1 186 65 view .LVU181
 515 01f0 C7F11E04 		rsb	r4, r7, #30
 516              		.loc 1 186 9 view .LVU182
 517 01f4 0237     		adds	r7, r7, #2
 518              	.LVL78:
 519              		.loc 1 186 9 view .LVU183
 520 01f6 B4F12006 		subs	r6, r4, #32
 521 01fa 22FA04F2 		lsr	r2, r2, r4
 522 01fe 03FA07F7 		lsl	r7, r3, r7
 523              	.LVL79:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 32


 524              		.loc 1 186 9 view .LVU184
 525 0202 42EA0702 		orr	r2, r2, r7
 526 0206 02D4     		bmi	.L13
 527 0208 43FA06F6 		asr	r6, r3, r6
 528 020c 3243     		orrs	r2, r2, r6
 529              	.L13:
 530              		.loc 1 186 9 view .LVU185
 531 020e 2341     		asrs	r3, r3, r4
 532              	.LVL80:
 533              	.LBB40:
 534              	.LBI40:
 520:DSP/Inc/arm_math.h ****   q63_t x)
 535              		.loc 2 520 38 is_stmt 1 view .LVU186
 536              	.LBB41:
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 537              		.loc 2 523 5 view .LVU187
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 538              		.loc 2 523 35 is_stmt 0 view .LVU188
 539 0210 1746     		mov	r7, r2
 524:DSP/Inc/arm_math.h ****   }
 540              		.loc 2 524 44 view .LVU189
 541 0212 B3EBE27F 		cmp	r3, r2, asr #31
 542 0216 03D0     		beq	.L14
 524:DSP/Inc/arm_math.h ****   }
 543              		.loc 2 524 44 discriminator 1 view .LVU190
 544 0218 6FF00047 		mvn	r7, #-2147483648
 545 021c 87EAE377 		eor	r7, r7, r3, asr #31
 546              	.L14:
 547              	.LVL81:
 524:DSP/Inc/arm_math.h ****   }
 548              		.loc 2 524 44 discriminator 1 view .LVU191
 549              	.LBE41:
 550              	.LBE40:
 187:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 188:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize pState pointer */
 189:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     px = pState;
 551              		.loc 1 189 5 is_stmt 1 view .LVU192
 190:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 191:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize coeff pointer */
 192:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     pb = (pCoeffs);
 552              		.loc 1 192 5 view .LVU193
 193:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 194:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Loop unrolling.  Process 4 taps at a time. */
 195:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps >> 2;
 553              		.loc 1 195 5 view .LVU194
 196:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 197:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Update filter coefficients */
 198:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 554              		.loc 1 198 5 view .LVU195
 192:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 555              		.loc 1 192 8 is_stmt 0 view .LVU196
 556 0220 039A     		ldr	r2, [sp, #12]
 189:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 557              		.loc 1 189 8 view .LVU197
 558 0222 009C     		ldr	r4, [sp]
 559 0224 8B46     		mov	fp, r1
 560 0226 0146     		mov	r1, r0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 33


 561              	.LVL82:
 562              		.loc 1 198 11 view .LVU198
 563 0228 07E0     		b	.L15
 564              	.LVL83:
 565              	.L33:
 566              	.LBB42:
 567              	.LBB43:
 524:DSP/Inc/arm_math.h ****   }
 568              		.loc 2 524 44 discriminator 1 view .LVU199
 569 022a 6FF00046 		mvn	r6, #-2147483648
 570 022e 86EAE076 		eor	r6, r6, r0, asr #31
 571              	.L19:
 572              	.LVL84:
 524:DSP/Inc/arm_math.h ****   }
 573              		.loc 2 524 44 discriminator 1 view .LVU200
 574              	.LBE43:
 575              	.LBE42:
 199:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 200:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 201:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 202:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* coef is in 2.30 format */
 203:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 204:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* get coef in 1.31 format by left shifting */
 205:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 206:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* update coefficient buffer to next coefficient */
 207:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 208:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 209:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 210:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 211:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 212:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 213:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 214:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 215:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 216:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 217:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 218:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 576              		.loc 1 218 11 discriminator 1 view .LVU201
 577 0232 D660     		str	r6, [r2, #12]
 578              	.LVL85:
 219:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 579              		.loc 1 219 7 is_stmt 1 view .LVU202
 580              		.loc 1 219 9 is_stmt 0 view .LVU203
 581 0234 1032     		adds	r2, r2, #16
 582              	.LVL86:
 220:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 221:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement the loop counter */
 222:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 583              		.loc 1 222 7 is_stmt 1 view .LVU204
 584              		.loc 1 222 13 is_stmt 0 view .LVU205
 585 0236 0139     		subs	r1, r1, #1
 586              	.LVL87:
 217:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 587              		.loc 1 217 40 view .LVU206
 588 0238 1C46     		mov	r4, r3
 589              	.LVL88:
 590              	.L15:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 34


 198:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 591              		.loc 1 198 19 is_stmt 1 view .LVU207
 592 023a 0029     		cmp	r1, #0
 593 023c 6CD0     		beq	.L32
 203:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* get coef in 1.31 format by left shifting */
 594              		.loc 1 203 7 view .LVU208
 203:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* get coef in 1.31 format by left shifting */
 595              		.loc 1 203 24 is_stmt 0 view .LVU209
 596 023e 4FEAE77E 		asr	lr, r7, #31
 597 0242 3E46     		mov	r6, r7
 598              	.LVL89:
 203:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* get coef in 1.31 format by left shifting */
 599              		.loc 1 203 37 view .LVU210
 600 0244 2368     		ldr	r3, [r4]
 601 0246 D817     		asrs	r0, r3, #31
 203:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* get coef in 1.31 format by left shifting */
 602              		.loc 1 203 34 view .LVU211
 603 0248 07FB00F0 		mul	r0, r7, r0
 604 024c 03FB0E00 		mla	r0, r3, lr, r0
 605 0250 A7FB03C3 		umull	ip, r3, r7, r3
 606 0254 0344     		add	r3, r3, r0
 607              	.LVL90:
 205:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* update coefficient buffer to next coefficient */
 608              		.loc 1 205 7 is_stmt 1 view .LVU212
 205:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* update coefficient buffer to next coefficient */
 609              		.loc 1 205 37 is_stmt 0 view .LVU213
 610 0256 D2F800C0 		ldr	ip, [r2]
 205:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* update coefficient buffer to next coefficient */
 611              		.loc 1 205 50 view .LVU214
 612 025a 5800     		lsls	r0, r3, #1
 613 025c 43F38073 		sbfx	r3, r3, #30, #1
 614              	.LVL91:
 205:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* update coefficient buffer to next coefficient */
 615              		.loc 1 205 13 view .LVU215
 616 0260 1CEB0000 		adds	r0, ip, r0
 617 0264 43EBEC73 		adc	r3, r3, ip, asr #31
 618              	.LVL92:
 619              	.LBB45:
 620              	.LBI45:
 520:DSP/Inc/arm_math.h ****   q63_t x)
 621              		.loc 2 520 38 is_stmt 1 view .LVU216
 622              	.LBB46:
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 623              		.loc 2 523 5 view .LVU217
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 624              		.loc 2 523 35 is_stmt 0 view .LVU218
 625 0268 8446     		mov	ip, r0
 524:DSP/Inc/arm_math.h ****   }
 626              		.loc 2 524 44 view .LVU219
 627 026a B3EBE07F 		cmp	r3, r0, asr #31
 628 026e 03D0     		beq	.L16
 629              	.LVL93:
 524:DSP/Inc/arm_math.h ****   }
 630              		.loc 2 524 44 discriminator 1 view .LVU220
 631 0270 6FF0004C 		mvn	ip, #-2147483648
 632 0274 8CEAE37C 		eor	ip, ip, r3, asr #31
 633              	.L16:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 35


 634              	.LVL94:
 524:DSP/Inc/arm_math.h ****   }
 635              		.loc 2 524 44 discriminator 1 view .LVU221
 636              	.LBE46:
 637              	.LBE45:
 205:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* update coefficient buffer to next coefficient */
 638              		.loc 1 205 11 discriminator 1 view .LVU222
 639 0278 C2F800C0 		str	ip, [r2]
 640              	.LVL95:
 207:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 641              		.loc 1 207 7 is_stmt 1 view .LVU223
 209:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 642              		.loc 1 209 7 view .LVU224
 209:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 643              		.loc 1 209 37 is_stmt 0 view .LVU225
 644 027c 6368     		ldr	r3, [r4, #4]
 645 027e D817     		asrs	r0, r3, #31
 209:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 646              		.loc 1 209 34 view .LVU226
 647 0280 06FB00F0 		mul	r0, r6, r0
 648 0284 03FB0E00 		mla	r0, r3, lr, r0
 649 0288 A6FB03C3 		umull	ip, r3, r6, r3
 650 028c 0344     		add	r3, r3, r0
 651              	.LVL96:
 210:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 652              		.loc 1 210 7 is_stmt 1 view .LVU227
 210:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 653              		.loc 1 210 37 is_stmt 0 view .LVU228
 654 028e D2F804C0 		ldr	ip, [r2, #4]
 210:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 655              		.loc 1 210 50 view .LVU229
 656 0292 5800     		lsls	r0, r3, #1
 657 0294 43F38073 		sbfx	r3, r3, #30, #1
 658              	.LVL97:
 210:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 659              		.loc 1 210 13 view .LVU230
 660 0298 1CEB0000 		adds	r0, ip, r0
 661 029c 43EBEC73 		adc	r3, r3, ip, asr #31
 662              	.LVL98:
 663              	.LBB47:
 664              	.LBI47:
 520:DSP/Inc/arm_math.h ****   q63_t x)
 665              		.loc 2 520 38 is_stmt 1 view .LVU231
 666              	.LBB48:
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 667              		.loc 2 523 5 view .LVU232
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 668              		.loc 2 523 35 is_stmt 0 view .LVU233
 669 02a0 8446     		mov	ip, r0
 524:DSP/Inc/arm_math.h ****   }
 670              		.loc 2 524 44 view .LVU234
 671 02a2 B3EBE07F 		cmp	r3, r0, asr #31
 672 02a6 03D0     		beq	.L17
 524:DSP/Inc/arm_math.h ****   }
 673              		.loc 2 524 44 discriminator 1 view .LVU235
 674 02a8 6FF0004C 		mvn	ip, #-2147483648
 675 02ac 8CEAE37C 		eor	ip, ip, r3, asr #31
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 36


 676              	.L17:
 677              	.LVL99:
 524:DSP/Inc/arm_math.h ****   }
 678              		.loc 2 524 44 discriminator 1 view .LVU236
 679              	.LBE48:
 680              	.LBE47:
 210:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 681              		.loc 1 210 11 discriminator 1 view .LVU237
 682 02b0 C2F804C0 		str	ip, [r2, #4]
 683              	.LVL100:
 211:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 684              		.loc 1 211 7 is_stmt 1 view .LVU238
 213:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 685              		.loc 1 213 7 view .LVU239
 213:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 686              		.loc 1 213 37 is_stmt 0 view .LVU240
 687 02b4 A368     		ldr	r3, [r4, #8]
 688 02b6 D817     		asrs	r0, r3, #31
 213:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 689              		.loc 1 213 34 view .LVU241
 690 02b8 06FB00F0 		mul	r0, r6, r0
 691 02bc 03FB0E00 		mla	r0, r3, lr, r0
 692 02c0 A6FB03C3 		umull	ip, r3, r6, r3
 693 02c4 0344     		add	r3, r3, r0
 694              	.LVL101:
 214:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 695              		.loc 1 214 7 is_stmt 1 view .LVU242
 214:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 696              		.loc 1 214 37 is_stmt 0 view .LVU243
 697 02c6 9068     		ldr	r0, [r2, #8]
 214:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 698              		.loc 1 214 50 view .LVU244
 699 02c8 4FEA430C 		lsl	ip, r3, #1
 700 02cc 43F38073 		sbfx	r3, r3, #30, #1
 701              	.LVL102:
 214:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 702              		.loc 1 214 13 view .LVU245
 703 02d0 10EB0C0C 		adds	ip, r0, ip
 704 02d4 43EBE073 		adc	r3, r3, r0, asr #31
 705              	.LVL103:
 706              	.LBB49:
 707              	.LBI49:
 520:DSP/Inc/arm_math.h ****   q63_t x)
 708              		.loc 2 520 38 is_stmt 1 view .LVU246
 709              	.LBB50:
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 710              		.loc 2 523 5 view .LVU247
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 711              		.loc 2 523 35 is_stmt 0 view .LVU248
 712 02d8 6046     		mov	r0, ip
 524:DSP/Inc/arm_math.h ****   }
 713              		.loc 2 524 44 view .LVU249
 714 02da B3EBEC7F 		cmp	r3, ip, asr #31
 715 02de 03D0     		beq	.L18
 524:DSP/Inc/arm_math.h ****   }
 716              		.loc 2 524 44 discriminator 1 view .LVU250
 717 02e0 6FF00040 		mvn	r0, #-2147483648
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 37


 718 02e4 80EAE370 		eor	r0, r0, r3, asr #31
 719              	.L18:
 720              	.LVL104:
 524:DSP/Inc/arm_math.h ****   }
 721              		.loc 2 524 44 discriminator 1 view .LVU251
 722              	.LBE50:
 723              	.LBE49:
 214:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 724              		.loc 1 214 11 discriminator 1 view .LVU252
 725 02e8 9060     		str	r0, [r2, #8]
 726              	.LVL105:
 215:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 727              		.loc 1 215 7 is_stmt 1 view .LVU253
 217:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 728              		.loc 1 217 7 view .LVU254
 217:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 729              		.loc 1 217 40 is_stmt 0 view .LVU255
 730 02ea 04F11003 		add	r3, r4, #16
 731              	.LVL106:
 217:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 732              		.loc 1 217 37 view .LVU256
 733 02ee E468     		ldr	r4, [r4, #12]
 734 02f0 E017     		asrs	r0, r4, #31
 217:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 735              		.loc 1 217 34 view .LVU257
 736 02f2 06FB00F0 		mul	r0, r6, r0
 737 02f6 04FB0E00 		mla	r0, r4, lr, r0
 738 02fa A6FB0464 		umull	r6, r4, r6, r4
 739              	.LVL107:
 217:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 740              		.loc 1 217 34 view .LVU258
 741 02fe 2044     		add	r0, r0, r4
 742              	.LVL108:
 218:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 743              		.loc 1 218 7 is_stmt 1 view .LVU259
 218:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 744              		.loc 1 218 37 is_stmt 0 view .LVU260
 745 0300 D668     		ldr	r6, [r2, #12]
 218:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 746              		.loc 1 218 50 view .LVU261
 747 0302 4400     		lsls	r4, r0, #1
 748 0304 40F38070 		sbfx	r0, r0, #30, #1
 749              	.LVL109:
 218:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 750              		.loc 1 218 13 view .LVU262
 751 0308 3419     		adds	r4, r6, r4
 752 030a 40EBE670 		adc	r0, r0, r6, asr #31
 753              	.LVL110:
 754              	.LBB51:
 755              	.LBI42:
 520:DSP/Inc/arm_math.h ****   q63_t x)
 756              		.loc 2 520 38 is_stmt 1 view .LVU263
 757              	.LBB44:
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 758              		.loc 2 523 5 view .LVU264
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 759              		.loc 2 523 35 is_stmt 0 view .LVU265
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 38


 760 030e 2646     		mov	r6, r4
 524:DSP/Inc/arm_math.h ****   }
 761              		.loc 2 524 44 view .LVU266
 762 0310 B0EBE47F 		cmp	r0, r4, asr #31
 763 0314 89D1     		bne	.L33
 764 0316 8CE7     		b	.L19
 765              	.LVL111:
 766              	.L32:
 524:DSP/Inc/arm_math.h ****   }
 767              		.loc 2 524 44 view .LVU267
 768              	.LBE44:
 769              	.LBE51:
 770 0318 5946     		mov	r1, fp
 771              	.LVL112:
 524:DSP/Inc/arm_math.h ****   }
 772              		.loc 2 524 44 view .LVU268
 773 031a 0698     		ldr	r0, [sp, #24]
 774 031c 06E0     		b	.L21
 775              	.LVL113:
 776              	.L35:
 777              	.LBB52:
 778              	.LBB53:
 524:DSP/Inc/arm_math.h ****   }
 779              		.loc 2 524 44 discriminator 1 view .LVU269
 780 031e 6FF0004C 		mvn	ip, #-2147483648
 781 0322 8CEAE37C 		eor	ip, ip, r3, asr #31
 782              	.L22:
 783              	.LVL114:
 524:DSP/Inc/arm_math.h ****   }
 784              		.loc 2 524 44 discriminator 1 view .LVU270
 785              	.LBE53:
 786              	.LBE52:
 223:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 224:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 225:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* If the filter length is not a multiple of 4, compute the remaining filter taps */
 226:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps % 0x4U;
 227:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 228:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 229:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 230:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 231:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 232:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 787              		.loc 1 232 11 discriminator 1 view .LVU271
 788 0326 42F804CB 		str	ip, [r2], #4
 789              	.LVL115:
 233:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 790              		.loc 1 233 7 is_stmt 1 view .LVU272
 234:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 235:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement the loop counter */
 236:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 791              		.loc 1 236 7 view .LVU273
 792              		.loc 1 236 13 is_stmt 0 view .LVU274
 793 032a 0138     		subs	r0, r0, #1
 794              	.LVL116:
 795              	.L21:
 228:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 796              		.loc 1 228 19 is_stmt 1 view .LVU275
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 39


 797 032c C8B1     		cbz	r0, .L34
 231:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 798              		.loc 1 231 7 view .LVU276
 231:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 799              		.loc 1 231 24 is_stmt 0 view .LVU277
 800 032e 4FEAE77C 		asr	ip, r7, #31
 801              	.LVL117:
 231:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 802              		.loc 1 231 37 view .LVU278
 803 0332 54F8046B 		ldr	r6, [r4], #4
 804              	.LVL118:
 231:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 805              		.loc 1 231 37 view .LVU279
 806 0336 F317     		asrs	r3, r6, #31
 231:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 807              		.loc 1 231 34 view .LVU280
 808 0338 07FB03F3 		mul	r3, r7, r3
 809 033c 06FB0C33 		mla	r3, r6, ip, r3
 810 0340 A7FB066C 		umull	r6, ip, r7, r6
 811 0344 6344     		add	r3, r3, ip
 812              	.LVL119:
 232:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 813              		.loc 1 232 7 is_stmt 1 view .LVU281
 232:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 814              		.loc 1 232 37 is_stmt 0 view .LVU282
 815 0346 D2F800C0 		ldr	ip, [r2]
 232:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 816              		.loc 1 232 50 view .LVU283
 817 034a 5E00     		lsls	r6, r3, #1
 818 034c 43F38073 		sbfx	r3, r3, #30, #1
 819              	.LVL120:
 232:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 820              		.loc 1 232 13 view .LVU284
 821 0350 1CEB0606 		adds	r6, ip, r6
 822 0354 43EBEC73 		adc	r3, r3, ip, asr #31
 823              	.LVL121:
 824              	.LBB55:
 825              	.LBI52:
 520:DSP/Inc/arm_math.h ****   q63_t x)
 826              		.loc 2 520 38 is_stmt 1 view .LVU285
 827              	.LBB54:
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 828              		.loc 2 523 5 view .LVU286
 523:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 829              		.loc 2 523 35 is_stmt 0 view .LVU287
 830 0358 B446     		mov	ip, r6
 524:DSP/Inc/arm_math.h ****   }
 831              		.loc 2 524 44 view .LVU288
 832 035a B3EBE67F 		cmp	r3, r6, asr #31
 833 035e DED1     		bne	.L35
 834 0360 E1E7     		b	.L22
 835              	.LVL122:
 836              	.L34:
 524:DSP/Inc/arm_math.h ****   }
 837              		.loc 2 524 44 view .LVU289
 838              	.LBE54:
 839              	.LBE55:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 40


 237:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 238:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 239:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Read the sample from state buffer */
 240:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     x0 = *pState;
 840              		.loc 1 240 5 is_stmt 1 view .LVU290
 841              		.loc 1 240 8 is_stmt 0 view .LVU291
 842 0362 009A     		ldr	r2, [sp]
 843              	.LVL123:
 844              		.loc 1 240 8 view .LVU292
 845 0364 52F8043B 		ldr	r3, [r2], #4
 846 0368 0092     		str	r2, [sp]
 847              	.LVL124:
 241:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 242:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Advance state pointer by 1 for the next sample */
 243:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     pState = pState + 1;
 848              		.loc 1 243 5 is_stmt 1 view .LVU293
 244:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 245:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Decrement the loop counter */
 246:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     blkCnt--;
 849              		.loc 1 246 5 view .LVU294
 850              		.loc 1 246 11 is_stmt 0 view .LVU295
 851 036a 013D     		subs	r5, r5, #1
 852              	.LVL125:
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 853              		.loc 1 115 17 view .LVU296
 854 036c 079A     		ldr	r2, [sp, #28]
 855              	.LVL126:
 171:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 856              		.loc 1 171 10 view .LVU297
 857 036e 0591     		str	r1, [sp, #20]
 858              	.LVL127:
 859              	.L2:
 111:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 860              		.loc 1 111 17 is_stmt 1 view .LVU298
 861 0370 5DB3     		cbz	r5, .L36
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 862              		.loc 1 115 5 view .LVU299
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 863              		.loc 1 115 17 is_stmt 0 view .LVU300
 864 0372 1046     		mov	r0, r2
 865              	.LVL128:
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 866              		.loc 1 115 22 view .LVU301
 867 0374 0499     		ldr	r1, [sp, #16]
 868 0376 51F8042B 		ldr	r2, [r1], #4
 869              	.LVL129:
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 870              		.loc 1 115 22 view .LVU302
 871 037a 0491     		str	r1, [sp, #16]
 872              	.LVL130:
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 873              		.loc 1 115 20 view .LVU303
 874 037c 0146     		mov	r1, r0
 875              	.LVL131:
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 876              		.loc 1 115 20 view .LVU304
 877 037e 41F8042B 		str	r2, [r1], #4
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 41


 878              	.LVL132:
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 879              		.loc 1 115 20 view .LVU305
 880 0382 0791     		str	r1, [sp, #28]
 118:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 881              		.loc 1 118 5 is_stmt 1 view .LVU306
 882              	.LVL133:
 121:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 883              		.loc 1 121 5 view .LVU307
 124:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 884              		.loc 1 124 5 view .LVU308
 127:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                        (((q63_t) x0 * x0) << 1)) >> 32);
 885              		.loc 1 127 5 view .LVU309
 127:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                        (((q63_t) x0 * x0) << 1)) >> 32);
 886              		.loc 1 127 40 is_stmt 0 view .LVU310
 887 0384 0027     		movs	r7, #0
 128:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 888              		.loc 1 128 26 view .LVU311
 889 0386 D917     		asrs	r1, r3, #31
 890              	.LVL134:
 128:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 891              		.loc 1 128 37 view .LVU312
 892 0388 03FB01F1 		mul	r1, r3, r1
 893 038c A3FB0330 		umull	r3, r0, r3, r3
 894              	.LVL135:
 128:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 895              		.loc 1 128 37 view .LVU313
 896 0390 00EB4100 		add	r0, r0, r1, lsl #1
 128:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 897              		.loc 1 128 43 view .LVU314
 898 0394 DB18     		adds	r3, r3, r3
 899 0396 4041     		adcs	r0, r0, r0
 127:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                        (((q63_t) x0 * x0) << 1)) >> 32);
 900              		.loc 1 127 47 view .LVU315
 901 0398 FB1A     		subs	r3, r7, r3
 902 039a 029B     		ldr	r3, [sp, #8]
 903 039c 63EB0004 		sbc	r4, r3, r0
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 904              		.loc 1 129 5 is_stmt 1 view .LVU316
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 905              		.loc 1 129 26 is_stmt 0 view .LVU317
 906 03a0 D317     		asrs	r3, r2, #31
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 907              		.loc 1 129 37 view .LVU318
 908 03a2 02FB03F3 		mul	r3, r2, r3
 909 03a6 A2FB0221 		umull	r2, r1, r2, r2
 910              	.LVL136:
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 911              		.loc 1 129 37 view .LVU319
 912 03aa 01EB4301 		add	r1, r1, r3, lsl #1
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 913              		.loc 1 129 43 view .LVU320
 914 03ae 9218     		adds	r2, r2, r2
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 915              		.loc 1 129 49 view .LVU321
 916 03b0 44EB4104 		adc	r4, r4, r1, lsl #1
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 42


 917              		.loc 1 129 12 view .LVU322
 918 03b4 0294     		str	r4, [sp, #8]
 919              	.LVL137:
 132:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 920              		.loc 1 132 5 is_stmt 1 view .LVU323
 135:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 921              		.loc 1 135 5 view .LVU324
 135:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 922              		.loc 1 135 12 is_stmt 0 view .LVU325
 923 03b6 019B     		ldr	r3, [sp, #4]
 924 03b8 9808     		lsrs	r0, r3, #2
 925              	.LVL138:
 137:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 926              		.loc 1 137 5 is_stmt 1 view .LVU326
 135:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 927              		.loc 1 135 12 is_stmt 0 view .LVU327
 928 03ba 0646     		mov	r6, r0
 121:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 929              		.loc 1 121 8 view .LVU328
 930 03bc DDF80CE0 		ldr	lr, [sp, #12]
 118:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 931              		.loc 1 118 8 view .LVU329
 932 03c0 DDF800C0 		ldr	ip, [sp]
 132:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 933              		.loc 1 132 9 view .LVU330
 934 03c4 3B46     		mov	r3, r7
 935 03c6 0690     		str	r0, [sp, #24]
 137:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 936              		.loc 1 137 11 view .LVU331
 937 03c8 8FE6     		b	.L3
 938              	.LVL139:
 939              	.L36:
 247:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   }
 248:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 249:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Save energy and x0 values for the next frame */
 250:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   S->energy = (q31_t) energy;
 940              		.loc 1 250 13 view .LVU332
 941 03ca DDF800E0 		ldr	lr, [sp]
 942              		.loc 1 250 3 is_stmt 1 view .LVU333
 943              		.loc 1 250 13 is_stmt 0 view .LVU334
 944 03ce 099A     		ldr	r2, [sp, #36]
 945              	.LVL140:
 946              		.loc 1 250 13 view .LVU335
 947 03d0 0299     		ldr	r1, [sp, #8]
 948 03d2 9161     		str	r1, [r2, #24]
 251:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   S->x0 = x0;
 949              		.loc 1 251 3 is_stmt 1 view .LVU336
 950              		.loc 1 251 9 is_stmt 0 view .LVU337
 951 03d4 D361     		str	r3, [r2, #28]
 252:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 253:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Processing is complete. Now copy the last numTaps - 1 samples to the
 254:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****      satrt of the state buffer. This prepares the state buffer for the
 255:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****      next function call. */
 256:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 257:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Points to the start of the pState buffer */
 258:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   pStateCurnt = S->pState;
 952              		.loc 1 258 3 is_stmt 1 view .LVU338
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 43


 953              		.loc 1 258 15 is_stmt 0 view .LVU339
 954 03d6 5368     		ldr	r3, [r2, #4]
 955              	.LVL141:
 259:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 260:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Loop unrolling for (numTaps - 1U) samples copy */
 261:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   tapCnt = (numTaps - 1U) >> 2U;
 956              		.loc 1 261 3 is_stmt 1 view .LVU340
 957              		.loc 1 261 21 is_stmt 0 view .LVU341
 958 03d8 019A     		ldr	r2, [sp, #4]
 959              	.LVL142:
 960              		.loc 1 261 21 view .LVU342
 961 03da 013A     		subs	r2, r2, #1
 962              		.loc 1 261 10 view .LVU343
 963 03dc 9108     		lsrs	r1, r2, #2
 964              	.LVL143:
 262:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 263:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* copy data */
 264:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   while (tapCnt > 0U)
 965              		.loc 1 264 3 is_stmt 1 view .LVU344
 966              		.loc 1 264 9 is_stmt 0 view .LVU345
 967 03de 0FE0     		b	.L25
 968              	.LVL144:
 969              	.L26:
 265:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 266:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 970              		.loc 1 266 5 is_stmt 1 view .LVU346
 971              		.loc 1 266 22 is_stmt 0 view .LVU347
 972 03e0 DEF80000 		ldr	r0, [lr]
 973              		.loc 1 266 20 view .LVU348
 974 03e4 1860     		str	r0, [r3]
 267:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 975              		.loc 1 267 5 is_stmt 1 view .LVU349
 976              	.LVL145:
 977              		.loc 1 267 22 is_stmt 0 view .LVU350
 978 03e6 DEF80400 		ldr	r0, [lr, #4]
 979              		.loc 1 267 20 view .LVU351
 980 03ea 5860     		str	r0, [r3, #4]
 268:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 981              		.loc 1 268 5 is_stmt 1 view .LVU352
 982              	.LVL146:
 983              		.loc 1 268 22 is_stmt 0 view .LVU353
 984 03ec DEF80800 		ldr	r0, [lr, #8]
 985              		.loc 1 268 20 view .LVU354
 986 03f0 9860     		str	r0, [r3, #8]
 269:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 987              		.loc 1 269 5 is_stmt 1 view .LVU355
 988              	.LVL147:
 989              		.loc 1 269 22 is_stmt 0 view .LVU356
 990 03f2 DEF80C00 		ldr	r0, [lr, #12]
 991              		.loc 1 269 20 view .LVU357
 992 03f6 D860     		str	r0, [r3, #12]
 270:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 271:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Decrement the loop counter */
 272:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt--;
 993              		.loc 1 272 5 is_stmt 1 view .LVU358
 994              		.loc 1 272 11 is_stmt 0 view .LVU359
 995 03f8 0139     		subs	r1, r1, #1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 44


 996              	.LVL148:
 269:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 997              		.loc 1 269 17 view .LVU360
 998 03fa 1033     		adds	r3, r3, #16
 999              	.LVL149:
 269:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 1000              		.loc 1 269 29 view .LVU361
 1001 03fc 0EF1100E 		add	lr, lr, #16
 1002              	.LVL150:
 1003              	.L25:
 264:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 1004              		.loc 1 264 17 is_stmt 1 view .LVU362
 1005 0400 0029     		cmp	r1, #0
 1006 0402 EDD1     		bne	.L26
 273:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   }
 274:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 275:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Calculate remaining number of copies */
 276:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   tapCnt = (numTaps - 1U) % 0x4U;
 1007              		.loc 1 276 3 view .LVU363
 1008              		.loc 1 276 10 is_stmt 0 view .LVU364
 1009 0404 02F00302 		and	r2, r2, #3
 1010              	.LVL151:
 277:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 278:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Copy the remaining q31_t data */
 279:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   while (tapCnt > 0U)
 1011              		.loc 1 279 3 is_stmt 1 view .LVU365
 1012              		.loc 1 279 9 is_stmt 0 view .LVU366
 1013 0408 04E0     		b	.L27
 1014              	.L28:
 280:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 281:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 1015              		.loc 1 281 5 is_stmt 1 view .LVU367
 1016              	.LVL152:
 1017              		.loc 1 281 22 is_stmt 0 view .LVU368
 1018 040a 5EF8041B 		ldr	r1, [lr], #4
 1019              	.LVL153:
 1020              		.loc 1 281 20 view .LVU369
 1021 040e 43F8041B 		str	r1, [r3], #4
 1022              	.LVL154:
 282:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 283:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Decrement the loop counter */
 284:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt--;
 1023              		.loc 1 284 5 is_stmt 1 view .LVU370
 1024              		.loc 1 284 11 is_stmt 0 view .LVU371
 1025 0412 013A     		subs	r2, r2, #1
 1026              	.LVL155:
 1027              	.L27:
 279:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 1028              		.loc 1 279 17 is_stmt 1 view .LVU372
 1029 0414 002A     		cmp	r2, #0
 1030 0416 F8D1     		bne	.L28
 285:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   }
 286:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 287:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #else
 288:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 289:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Run the below code for Cortex-M0 */
 290:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 45


 291:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   while (blkCnt > 0U)
 292:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 293:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 294:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Copy the new input sample into the state buffer */
 295:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pSrc;
 296:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 297:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize pState pointer */
 298:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     px = pState;
 299:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 300:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize pCoeffs pointer */
 301:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     pb = pCoeffs;
 302:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 303:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Read the sample from input buffer */
 304:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     in = *pSrc++;
 305:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 306:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Update the energy calculation */
 307:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy =
 308:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       (q31_t) ((((q63_t) energy << 32) - (((q63_t) x0 * x0) << 1)) >> 32);
 309:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 310:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 311:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Set the accumulator to zero */
 312:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc = 0;
 313:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 314:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Loop over numTaps number of values */
 315:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps;
 316:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 317:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 318:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 319:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 320:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 321:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 322:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement the loop counter */
 323:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 324:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 325:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 326:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Converting the result to 1.31 format */
 327:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Converting the result to 1.31 format */
 328:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calc lower part of acc */
 329:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc_l = acc & 0xffffffff;
 330:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 331:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calc upper part of acc */
 332:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc_h = (acc >> 32) & 0xffffffff;
 333:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 334:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
 335:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 336:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 337:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     //acc = (q31_t) (acc >> shift);
 338:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 339:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Store the result from accumulator into the destination buffer. */
 340:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pOut++ = (q31_t) acc;
 341:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 342:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Compute and store error */
 343:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     d = *pRef++;
 344:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     e = d - (q31_t) acc;
 345:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pErr++ = e;
 346:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 347:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calculates the reciprocal of energy */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 46


 348:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     postShift =
 349:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       arm_recip_q31(energy + DELTA_Q31, &oneByEnergy, &S->recipTable[0]);
 350:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 351:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calculation of product of (e * mu) */
 352:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     errorXmu = (q31_t) (((q63_t) e * mu) >> 31);
 353:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 354:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Weighting factor for the normalized version */
 355:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     w = clip_q63_to_q31(((q63_t) errorXmu * oneByEnergy) >> (31 - postShift));
 356:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 357:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize pState pointer */
 358:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     px = pState;
 359:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 360:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize coeff pointer */
 361:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     pb = (pCoeffs);
 362:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 363:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Loop over numTaps number of values */
 364:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps;
 365:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 366:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 367:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 368:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 369:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* coef is in 2.30 format */
 370:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 371:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* get coef in 1.31 format by left shifting */
 372:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 373:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* update coefficient buffer to next coefficient */
 374:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 375:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 376:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement the loop counter */
 377:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 378:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 379:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 380:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Read the sample from state buffer */
 381:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     x0 = *pState;
 382:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 383:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Advance state pointer by 1 for the next sample */
 384:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     pState = pState + 1;
 385:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 386:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Decrement the loop counter */
 387:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     blkCnt--;
 388:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   }
 389:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 390:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Save energy and x0 values for the next frame */
 391:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   S->energy = (q31_t) energy;
 392:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   S->x0 = x0;
 393:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 394:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Processing is complete. Now copy the last numTaps - 1 samples to the
 395:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****      start of the state buffer. This prepares the state buffer for the
 396:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****      next function call. */
 397:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 398:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Points to the start of the pState buffer */
 399:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   pStateCurnt = S->pState;
 400:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 401:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Loop for (numTaps - 1U) samples copy */
 402:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   tapCnt = (numTaps - 1U);
 403:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 404:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Copy the remaining q31_t data */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 47


 405:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   while (tapCnt > 0U)
 406:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 407:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 408:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 409:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Decrement the loop counter */
 410:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt--;
 411:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   }
 412:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 413:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #endif /*   #if defined (ARM_MATH_DSP) */
 414:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 415:DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** }
 1031              		.loc 1 415 1 is_stmt 0 view .LVU373
 1032 0418 0DB0     		add	sp, sp, #52
 1033              	.LCFI2:
 1034              		.cfi_def_cfa_offset 36
 1035              		@ sp needed
 1036 041a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1037              		.loc 1 415 1 view .LVU374
 1038              		.cfi_endproc
 1039              	.LFE139:
 1041              		.text
 1042              	.Letext0:
 1043              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1044              		.file 5 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s 			page 48


DEFINED SYMBOLS
                            *ABS*:00000000 arm_lms_norm_q31.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s:21     .text.arm_lms_norm_q31:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cchqIecw.s:27     .text.arm_lms_norm_q31:00000000 arm_lms_norm_q31

NO UNDEFINED SYMBOLS
