// Seed: 1861494557
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri1  id_0,
    output tri   id_1,
    output tri1  id_2,
    output tri1  id_3,
    input  wire  id_4,
    input  uwire id_5
);
  assign id_0 = 1;
  wire id_7;
  assign id_2 = id_4;
  module_0();
  pmos (id_5, id_1, 1, id_0, id_1, 1);
  assign id_3 = 1 - 1;
endmodule
module module_2 ();
  assign id_1 = id_1 == id_1 ? id_1 : id_1#(1, 1 == 1) == 1;
  wire id_2;
  wire id_3 = id_1;
  module_0();
endmodule
