{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601676538035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601676538046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 16:08:57 2020 " "Processing started: Fri Oct 02 16:08:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601676538046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676538046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Group8_Lab1_ENCM453 -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Group8_Lab1_ENCM453 -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676538046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601676538995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601676538995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_level-behaviour " "Found design unit 1: tb_top_level-behaviour" {  } { { "tb_top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/tb_top_level.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553236 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/tb_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676553236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_hexdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_hexdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_HEXDEC-behavior " "Found design unit 1: tb_MUX_HEXDEC-behavior" {  } { { "tb_MUX_HEXDEC.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/tb_MUX_HEXDEC.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553239 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_HEXDEC " "Found entity 1: tb_MUX_HEXDEC" {  } { { "tb_MUX_HEXDEC.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/tb_MUX_HEXDEC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676553239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Behavioral " "Found design unit 1: top_level-Behavioral" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/top_level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553243 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676553243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment_decoder-Behavioral " "Found design unit 1: SevenSegment_decoder-Behavioral" {  } { { "SevenSegment_decoder.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/SevenSegment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553245 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment_decoder " "Found entity 1: SevenSegment_decoder" {  } { { "SevenSegment_decoder.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/SevenSegment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676553245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/SevenSegment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553247 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/SevenSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676553247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_bcd-behavior " "Found design unit 1: binary_bcd-behavior" {  } { { "binary_bcd.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/binary_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553250 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "binary_bcd.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/binary_bcd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676553250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_hexdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_hexdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_HEXDEC-synth " "Found design unit 1: MUX_HEXDEC-synth" {  } { { "MUX_HEXDEC.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/MUX_HEXDEC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553255 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_HEXDEC " "Found entity 1: MUX_HEXDEC" {  } { { "MUX_HEXDEC.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/MUX_HEXDEC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601676553255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676553255 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "DATA_OUT bit_vector tb_MUX_HEXDEC.vhd(32) " "VHDL error at tb_MUX_HEXDEC.vhd(32): type of identifier \"DATA_OUT\" does not agree with its usage as \"bit_vector\" type" {  } { { "tb_MUX_HEXDEC.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/tb_MUX_HEXDEC.vhd" 32 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1601676553258 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "buffer DATA_OUT tb_MUX_HEXDEC.vhd(32) " "VHDL error at tb_MUX_HEXDEC.vhd(32): cannot associate formal port \"DATA_OUT\" of mode \"buffer\" with an expression" {  } { { "tb_MUX_HEXDEC.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab1/QuartusFiles_Lab1/tb_MUX_HEXDEC.vhd" 32 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1601676553258 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601676553469 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 02 16:09:13 2020 " "Processing ended: Fri Oct 02 16:09:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601676553469 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601676553469 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601676553469 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676553469 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601676554132 ""}
