0.7
2020.1
May 27 2020
19:59:15
/home/wiktoria/Documents/labs/cdd/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab1/lab1.srcs/sim_1/new/full_adder_TB.v,1708942458,verilog,,,,full_adder_TB,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab1/lab1.srcs/sim_1/new/ripple_carry_adder_4b_TB.v,1708943499,verilog,,,,ripple_carry_adder_4b_TB,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab1/lab1.srcs/sim_1/new/ripple_carry_adder_Nb_TB.v,1708944988,verilog,,,,ripple_carry_adder_Nb_TB,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab1/lab1.srcs/sources_1/new/full_adder.v,1708941932,verilog,,/home/wiktoria/Documents/labs/cdd/lab1/lab1.srcs/sources_1/new/ripple_carry_adder_Nb.v,,full_adder,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab1/lab1.srcs/sources_1/new/ripple_carry_adder_4b.v,1708943666,verilog,,/home/wiktoria/Documents/labs/cdd/lab1/lab1.srcs/sim_1/new/ripple_carry_adder_4b_TB.v,,ripple_carry_adder_4b,,,,,,,,
/home/wiktoria/Documents/labs/cdd/lab1/lab1.srcs/sources_1/new/ripple_carry_adder_Nb.v,1708945472,verilog,,/home/wiktoria/Documents/labs/cdd/lab1/lab1.srcs/sim_1/new/ripple_carry_adder_Nb_TB.v,,ripple_carry_adder_Nb,,,,,,,,
