

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 126 clock pin(s) of sequential element(s)
0 instances converted, 126 sequential instances remain driven by gated/generated clocks

================================================================ Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u1.PLLInst_0        EHXPLLJ                126        clk_40mhz           No gated clock conversion method for cell cell:LUCENT.FD1S3DX
=========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

