{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714401034039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714401034039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 17:30:33 2024 " "Processing started: Mon Apr 29 17:30:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714401034039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401034039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401034039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714401034205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714401034205 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Encryption_Round.v " "Can't analyze file -- file ../Encryption_Round.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714401038905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/shiftrows/shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/shiftrows/shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "../ShiftRows/ShiftRows.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/ShiftRows/ShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/subbytes/subbytes.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/subbytes/subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "../SubBytes/SubBytes.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/SubBytes/SubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038907 ""} { "Info" "ISGN_ENTITY_NAME" "2 sbox " "Found entity 2: sbox" {  } { { "../SubBytes/SubBytes.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/SubBytes/SubBytes.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/add round key/addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/add round key/addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "../Add Round Key/AddRoundKey.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Add Round Key/AddRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/inverseshiftrows/inverseshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/inverseshiftrows/inverseshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 InverseShiftRows " "Found entity 1: InverseShiftRows" {  } { { "../InverseShiftRows/InverseShiftRows.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InverseShiftRows/InverseShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/invsubbytes/invsubbytes.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/invsubbytes/invsubbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvSubBytes " "Found entity 1: InvSubBytes" {  } { { "../InvSubBytes/InvSubBytes.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvSubBytes/InvSubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038910 ""} { "Info" "ISGN_ENTITY_NAME" "2 inverse_sbox " "Found entity 2: inverse_sbox" {  } { { "../InvSubBytes/InvSubBytes.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvSubBytes/InvSubBytes.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/invmixcolumns/invmixcolumns.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/invmixcolumns/invmixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 OrgMixColumns " "Found entity 1: OrgMixColumns" {  } { { "../InvMixColumns/InvMixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvMixColumns/InvMixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038911 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvMixColumns " "Found entity 2: InvMixColumns" {  } { { "../InvMixColumns/InvMixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvMixColumns/InvMixColumns.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/rijneal key schedule/universalkeyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/rijneal key schedule/universalkeyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keySchedule " "Found entity 1: keySchedule" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 MixColumns.v(41) " "Verilog HDL Declaration information at MixColumns.v(41): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714401038912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 MixColumns.v(42) " "Verilog HDL Declaration information at MixColumns.v(42): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714401038913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 MixColumns.v(43) " "Verilog HDL Declaration information at MixColumns.v(43): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714401038913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 MixColumns.v(44) " "Verilog HDL Declaration information at MixColumns.v(44): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714401038913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 MixColumns.v(46) " "Verilog HDL Declaration information at MixColumns.v(46): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714401038913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 MixColumns.v(47) " "Verilog HDL Declaration information at MixColumns.v(47): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714401038913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 MixColumns.v(48) " "Verilog HDL Declaration information at MixColumns.v(48): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714401038913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 MixColumns.v(49) " "Verilog HDL Declaration information at MixColumns.v(49): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714401038913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/mixcolumns/mixcolumns.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/mixcolumns/mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038913 ""} { "Info" "ISGN_ENTITY_NAME" "2 MxColumns " "Found entity 2: MxColumns" {  } { { "../MixColumns/MixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/MixColumns/MixColumns.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/main_module/main_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/encryption_round/encryption_round.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/encryption_round/encryption_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encryption_Round " "Found entity 1: Encryption_Round" {  } { { "../Encryption_Round/Encryption_Round.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Encryption_Round/Encryption_Round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714401038915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2Wire UniversalKeyExpansion.v(561) " "Verilog HDL Implicit Net warning at UniversalKeyExpansion.v(561): created implicit net for \"temp2Wire\"" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714401038915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1Wire UniversalKeyExpansion.v(562) " "Verilog HDL Implicit Net warning at UniversalKeyExpansion.v(562): created implicit net for \"temp1Wire\"" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714401038915 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in main_module.v(1) " "Verilog HDL error at main_module.v(1): object \"in\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main_module.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/main_module/main_module.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714401038922 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "out main_module.v(1) " "Verilog HDL error at main_module.v(1): object \"out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main_module.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/main_module/main_module.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714401038922 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "plain_text main_module.v(3) " "Verilog HDL Module Declaration error at main_module.v(3): top module port \"plain_text\" is not found in the port list" {  } { { "main_module.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/main_module/main_module.v" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1714401038922 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "cipher_text main_module.v(5) " "Verilog HDL Module Declaration error at main_module.v(5): top module port \"cipher_text\" is not found in the port list" {  } { { "main_module.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/main_module/main_module.v" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1714401038922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/main_module/output_files/main_module.map.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/main_module/output_files/main_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038941 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714401038974 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 17:30:38 2024 " "Processing ended: Mon Apr 29 17:30:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714401038974 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714401038974 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714401038974 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714401038974 ""}
