

================================================================
== Vitis HLS Report for 'convert_axis_to_net_axis_512_s'
================================================================
* Date:           Tue Jul 19 06:02:55 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ipv4_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_V_last_V, i64 %input_V_strb_V, i64 %input_V_keep_V, i512 %input_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 5 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %input_V_data_V, i64 %input_V_keep_V, i64 %input_V_strb_V, i1 %input_V_last_V, i32 1"   --->   Operation 6 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %tmp, void %._crit_edge, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../axi_utils.hpp:101]   --->   Operation 7 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %input_V_data_V, i64 %input_V_keep_V, i64 %input_V_strb_V, i1 %input_V_last_V"   --->   Operation 8 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ref_tmp_data = extractvalue i641 %empty"   --->   Operation 9 'extractvalue' 'ref_tmp_data' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ref_tmp_keep = extractvalue i641 %empty"   --->   Operation 10 'extractvalue' 'ref_tmp_keep' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ref_tmp_last = extractvalue i641 %empty"   --->   Operation 11 'extractvalue' 'ref_tmp_last' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %ref_tmp_last, i64 %ref_tmp_keep, i512 %ref_tmp_data" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 12 'bitconcatenate' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %tmp_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 13 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %s_axis_tx_data_internal, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 14 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln108 = br void %._crit_edge" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../axi_utils.hpp:108]   --->   Operation 15 'br' 'br_ln108' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../axi_utils.hpp:109]   --->   Operation 16 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specpipeline_ln0  (specpipeline  ) [ 000]
tmp               (nbreadreq     ) [ 011]
br_ln101          (br            ) [ 000]
empty             (read          ) [ 000]
ref_tmp_data      (extractvalue  ) [ 011]
ref_tmp_keep      (extractvalue  ) [ 011]
ref_tmp_last      (extractvalue  ) [ 011]
tmp_s             (bitconcatenate) [ 000]
zext_ln174        (zext          ) [ 000]
write_ln174       (write         ) [ 000]
br_ln108          (br            ) [ 000]
ret_ln109         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_tx_data_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="tmp_nbreadreq_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="512" slack="0"/>
<pin id="37" dir="0" index="2" bw="64" slack="0"/>
<pin id="38" dir="0" index="3" bw="64" slack="0"/>
<pin id="39" dir="0" index="4" bw="1" slack="0"/>
<pin id="40" dir="0" index="5" bw="1" slack="0"/>
<pin id="41" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="empty_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="641" slack="0"/>
<pin id="50" dir="0" index="1" bw="512" slack="0"/>
<pin id="51" dir="0" index="2" bw="64" slack="0"/>
<pin id="52" dir="0" index="3" bw="64" slack="0"/>
<pin id="53" dir="0" index="4" bw="1" slack="0"/>
<pin id="54" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln174_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="1024" slack="0"/>
<pin id="63" dir="0" index="2" bw="577" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="ref_tmp_data_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="641" slack="0"/>
<pin id="69" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ref_tmp_data/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="ref_tmp_keep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="641" slack="0"/>
<pin id="73" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ref_tmp_keep/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="ref_tmp_last_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="641" slack="0"/>
<pin id="77" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ref_tmp_last/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_s_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="577" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="1"/>
<pin id="82" dir="0" index="2" bw="64" slack="1"/>
<pin id="83" dir="0" index="3" bw="512" slack="1"/>
<pin id="84" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln174_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="577" slack="0"/>
<pin id="88" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="tmp_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="95" class="1005" name="ref_tmp_data_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="512" slack="1"/>
<pin id="97" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp_data "/>
</bind>
</comp>

<comp id="100" class="1005" name="ref_tmp_keep_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp_keep "/>
</bind>
</comp>

<comp id="105" class="1005" name="ref_tmp_last_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="26" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="34" pin=4"/></net>

<net id="47"><net_src comp="20" pin="0"/><net_sink comp="34" pin=5"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="48" pin="5"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="48" pin="5"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="48" pin="5"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="94"><net_src comp="34" pin="6"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="67" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="79" pin=3"/></net>

<net id="103"><net_src comp="71" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="108"><net_src comp="75" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_tx_data_internal | {2 }
 - Input state : 
	Port: convert_axis_to_net_axis<512> : input_V_data_V | {1 }
	Port: convert_axis_to_net_axis<512> : input_V_keep_V | {1 }
	Port: convert_axis_to_net_axis<512> : input_V_strb_V | {1 }
	Port: convert_axis_to_net_axis<512> : input_V_last_V | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln174 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
| nbreadreq|   tmp_nbreadreq_fu_34   |
|----------|-------------------------|
|   read   |     empty_read_fu_48    |
|----------|-------------------------|
|   write  | write_ln174_write_fu_60 |
|----------|-------------------------|
|          |    ref_tmp_data_fu_67   |
|extractvalue|    ref_tmp_keep_fu_71   |
|          |    ref_tmp_last_fu_75   |
|----------|-------------------------|
|bitconcatenate|       tmp_s_fu_79       |
|----------|-------------------------|
|   zext   |     zext_ln174_fu_86    |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| ref_tmp_data_reg_95|   512  |
|ref_tmp_keep_reg_100|   64   |
|ref_tmp_last_reg_105|    1   |
|     tmp_reg_91     |    1   |
+--------------------+--------+
|        Total       |   578  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   578  |
+-----------+--------+
|   Total   |   578  |
+-----------+--------+
