C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\synlog\report\barrelLR00_barrelLR0_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  barrelLR00  -implementation  barrelLR0  -flow mapping  -multisrs  -oedif  C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.edi   -freq 100.000   C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\synwork\barrelLR00_barrelLR0_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\syntmp\barrelLR00_barrelLR0.plg  -osyn  C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\barrelLR00_barrelLR0.srm  -prjdir  C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\  -prjname  proj_1  -log  C:\Users\braya\Downloads\06-proyectDiamond-1erParc\21-barrelLR00\barrelLR0\synlog\barrelLR00_barrelLR0_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\barrelLR0 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\barrelLR00_barrelLR0_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module barrelLR00 -implementation barrelLR0 -flow mapping -multisrs -oedif ..\barrelLR00_barrelLR0.edi -freq 100.000 ..\synwork\barrelLR00_barrelLR0_prem.srd -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam barrelLR00_barrelLR0.plg -osyn ..\barrelLR00_barrelLR0.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\barrelLR00_barrelLR0_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\barrelLR00_barrelLR0.edi|io:o|time:1647758191|size:84895|exec:0|csum:
file:..\synwork\barrelLR00_barrelLR0_prem.srd|io:i|time:1647758187|size:10026|exec:0|csum:11004499E8484AC73182A2E0BF81854F
file:..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1603988454|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603988454|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:barrelLR00_barrelLR0.plg|io:o|time:1647758192|size:807|exec:0|csum:
file:..\barrelLR00_barrelLR0.srm|io:o|time:1647758191|size:6692|exec:0|csum:
file:..\synlog\barrelLR00_barrelLR0_fpga_mapper.srr|io:o|time:1647758192|size:26908|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604354008|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
