[connectivity]
sp=af320_af321_opt_accel_1.af320_update_0_write_pipe0:DDR[0]
sp=af320_af321_opt_accel_1.af321_update_0_write_pipe0:DDR[1]
sp=af320_af321_opt_accel_1.in_off_chip0_update_0_read_pipe0:DDR[2]
sp=af320_af321_opt_accel_1.in_off_chip1_update_0_read_pipe0:DDR[3]
