# RISC-V Processor
This repository will have a 5 stage pipelined RISC-V Processor done in Verilog for an FPGA. 


Project will be side barred while I am in my internship.
