{
  "Top": "AES_ECB_encrypt",
  "RtlTop": "AES_ECB_encrypt",
  "RtlPrefix": "",
  "RtlSubPrefix": "AES_ECB_encrypt_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ctx": {
      "index": "0",
      "direction": "in",
      "srcType": "AES_ctx const *",
      "srcSize": "1536",
      "hwRefs": [{
          "type": "port",
          "interface": "ctx",
          "name": "ctx",
          "usage": "data",
          "direction": "in"
        }]
    },
    "buf": {
      "index": "1",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buf_r_address0",
          "name": "buf_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buf_r_ce0",
          "name": "buf_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buf_r_we0",
          "name": "buf_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buf_r_d0",
          "name": "buf_r_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buf_r_q0",
          "name": "buf_r_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buf_r_address1",
          "name": "buf_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buf_r_ce1",
          "name": "buf_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buf_r_we1",
          "name": "buf_r_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buf_r_d1",
          "name": "buf_r_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buf_r_q1",
          "name": "buf_r_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -trace_level=all",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "AES_ECB_encrypt"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "106",
    "Latency": "105"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "AES_ECB_encrypt",
    "Version": "1.0",
    "DisplayName": "Aes_ecb_encrypt",
    "Revision": "2113927713",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_AES_ECB_encrypt_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/tiny-AES-c-mod\/aes.c"],
    "TestBench": ["..\/..\/..\/..\/tiny-AES-c-mod\/test.c"],
    "Vhdl": [
      "impl\/vhdl\/AES_ECB_encrypt_Cipher.vhd",
      "impl\/vhdl\/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.vhd",
      "impl\/vhdl\/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.vhd",
      "impl\/vhdl\/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.vhd",
      "impl\/vhdl\/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_424_1.vhd",
      "impl\/vhdl\/AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/AES_ECB_encrypt_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/AES_ECB_encrypt.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AES_ECB_encrypt_Cipher.v",
      "impl\/verilog\/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.v",
      "impl\/verilog\/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.v",
      "impl\/verilog\/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.v",
      "impl\/verilog\/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_424_1.v",
      "impl\/verilog\/AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R.dat",
      "impl\/verilog\/AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R.v",
      "impl\/verilog\/AES_ECB_encrypt_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/AES_ECB_encrypt.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/AES_ECB_encrypt.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ctx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1536",
      "portMap": {"ctx": "DATA"},
      "ports": ["ctx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ctx"
        }]
    },
    "buf_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"buf_r_address0": "DATA"},
      "ports": ["buf_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buf"
        }]
    },
    "buf_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"buf_r_d0": "DATA"},
      "ports": ["buf_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buf"
        }]
    },
    "buf_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"buf_r_q0": "DATA"},
      "ports": ["buf_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buf"
        }]
    },
    "buf_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"buf_r_address1": "DATA"},
      "ports": ["buf_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buf"
        }]
    },
    "buf_r_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"buf_r_d1": "DATA"},
      "ports": ["buf_r_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buf"
        }]
    },
    "buf_r_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"buf_r_q1": "DATA"},
      "ports": ["buf_r_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buf"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ctx": {
      "dir": "in",
      "width": "1536"
    },
    "buf_r_address0": {
      "dir": "out",
      "width": "4"
    },
    "buf_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buf_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "buf_r_d0": {
      "dir": "out",
      "width": "8"
    },
    "buf_r_q0": {
      "dir": "in",
      "width": "8"
    },
    "buf_r_address1": {
      "dir": "out",
      "width": "4"
    },
    "buf_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "buf_r_we1": {
      "dir": "out",
      "width": "1"
    },
    "buf_r_d1": {
      "dir": "out",
      "width": "8"
    },
    "buf_r_q1": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "AES_ECB_encrypt",
      "Instances": [{
          "ModuleName": "Cipher",
          "InstanceName": "grp_Cipher_fu_34",
          "BindInstances": "sbox_U",
          "Instances": [
            {
              "ModuleName": "Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2",
              "InstanceName": "grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281",
              "BindInstances": "icmp_ln240_fu_101_p2 add_ln240_2_fu_107_p2 add_ln240_fu_124_p2 icmp_ln242_fu_130_p2 select_ln239_fu_136_p3 select_ln240_fu_144_p3 add_ln244_fu_186_p2 lshr_ln244_fu_209_p2 xor_ln244_fu_218_p2 add_ln242_fu_160_p2"
            },
            {
              "ModuleName": "Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2",
              "InstanceName": "grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289",
              "BindInstances": "icmp_ln254_fu_105_p2 add_ln254_1_fu_111_p2 add_ln254_fu_128_p2 icmp_ln256_fu_134_p2 select_ln253_fu_140_p3 select_ln254_fu_152_p3 add_ln258_fu_172_p2 add_ln256_fu_183_p2"
            },
            {
              "ModuleName": "Cipher_Pipeline_VITIS_LOOP_424_1",
              "InstanceName": "grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297",
              "BindInstances": "icmp_ln428_fu_697_p2 Tm_fu_829_p2 xor_ln307_1_fu_1031_p2 Tmp_fu_1036_p2 Tm_1_fu_1047_p2 Tm_2_fu_1058_p2 Tm_3_fu_1070_p2 Tm_4_fu_835_p2 xor_ln307_3_fu_1081_p2 Tmp_1_fu_1086_p2 Tm_5_fu_1097_p2 Tm_6_fu_1108_p2 Tm_7_fu_1120_p2 Tm_8_fu_841_p2 xor_ln307_5_fu_1131_p2 Tmp_2_fu_1136_p2 Tm_9_fu_1147_p2 Tm_10_fu_1158_p2 Tm_11_fu_1170_p2 Tm_12_fu_847_p2 xor_ln307_7_fu_1181_p2 Tmp_3_fu_1186_p2 Tm_13_fu_1197_p2 Tm_14_fu_1208_p2 Tm_15_fu_1220_p2 lshr_ln244_fu_864_p2 select_ln244_fu_1241_p3 xor_ln244_fu_1249_p2 xor_ln244_1_fu_1254_p2 xor_ln244_2_fu_1260_p2 xor_ln244_3_fu_1266_p2 lshr_ln244_1_fu_872_p2 select_ln244_1_fu_1283_p3 xor_ln244_4_fu_1291_p2 xor_ln244_5_fu_1296_p2 xor_ln244_6_fu_1302_p2 xor_ln244_7_fu_1308_p2 add_ln244_fu_715_p2 lshr_ln244_2_fu_880_p2 select_ln244_2_fu_1325_p3 xor_ln244_8_fu_1333_p2 xor_ln244_9_fu_1339_p2 xor_ln244_10_fu_1344_p2 xor_ln244_11_fu_1350_p2 lshr_ln244_3_fu_888_p2 select_ln244_3_fu_1367_p3 xor_ln244_12_fu_1375_p2 xor_ln244_13_fu_1381_p2 xor_ln244_14_fu_1387_p2 add_ln244_1_fu_733_p2 lshr_ln244_4_fu_896_p2 select_ln244_4_fu_1403_p3 xor_ln244_15_fu_1411_p2 xor_ln244_16_fu_1416_p2 xor_ln244_17_fu_1422_p2 xor_ln244_18_fu_1428_p2 add_ln244_2_fu_739_p2 lshr_ln244_5_fu_904_p2 select_ln244_5_fu_1445_p3 xor_ln244_19_fu_1453_p2 xor_ln244_20_fu_1458_p2 xor_ln244_21_fu_1464_p2 xor_ln244_22_fu_1470_p2 add_ln244_3_fu_745_p2 lshr_ln244_6_fu_912_p2 select_ln244_6_fu_1487_p3 xor_ln244_23_fu_1495_p2 xor_ln244_24_fu_1501_p2 xor_ln244_25_fu_1506_p2 xor_ln244_26_fu_1512_p2 lshr_ln244_7_fu_920_p2 select_ln244_7_fu_1529_p3 xor_ln244_27_fu_1537_p2 xor_ln244_28_fu_1543_p2 xor_ln244_29_fu_1549_p2 add_ln244_4_fu_763_p2 lshr_ln244_8_fu_928_p2 select_ln244_8_fu_1565_p3 xor_ln244_30_fu_1573_p2 xor_ln244_31_fu_1578_p2 xor_ln244_32_fu_1584_p2 xor_ln244_33_fu_1590_p2 add_ln244_5_fu_769_p2 lshr_ln244_9_fu_936_p2 select_ln244_9_fu_1607_p3 xor_ln244_34_fu_1615_p2 xor_ln244_35_fu_1620_p2 xor_ln244_36_fu_1626_p2 xor_ln244_37_fu_1632_p2 add_ln244_6_fu_775_p2 lshr_ln244_10_fu_944_p2 select_ln244_10_fu_1649_p3 xor_ln244_38_fu_1657_p2 xor_ln244_39_fu_1663_p2 xor_ln244_40_fu_1668_p2 xor_ln244_41_fu_1674_p2 add_ln244_7_fu_781_p2 lshr_ln244_11_fu_952_p2 select_ln244_11_fu_1691_p3 xor_ln244_42_fu_1699_p2 xor_ln244_43_fu_1705_p2 xor_ln244_44_fu_1711_p2 add_ln244_8_fu_787_p2 lshr_ln244_12_fu_960_p2 select_ln244_12_fu_1727_p3 xor_ln244_45_fu_1735_p2 xor_ln244_46_fu_1740_p2 xor_ln244_47_fu_1746_p2 xor_ln244_48_fu_1752_p2 add_ln244_9_fu_793_p2 lshr_ln244_13_fu_968_p2 select_ln244_13_fu_1769_p3 xor_ln244_49_fu_1777_p2 xor_ln244_50_fu_1782_p2 xor_ln244_51_fu_1788_p2 xor_ln244_52_fu_1794_p2 add_ln244_10_fu_799_p2 lshr_ln244_14_fu_976_p2 select_ln244_14_fu_1811_p3 xor_ln244_53_fu_1819_p2 xor_ln244_54_fu_1825_p2 xor_ln244_55_fu_1830_p2 xor_ln244_56_fu_1836_p2 lshr_ln244_15_fu_992_p2 select_ln244_15_fu_1853_p3 xor_ln244_57_fu_1861_p2 xor_ln244_58_fu_1867_p2 xor_ln244_59_fu_1873_p2 add_ln424_fu_997_p2"
            },
            {
              "ModuleName": "Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22",
              "InstanceName": "grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338",
              "BindInstances": "icmp_ln240_fu_103_p2 add_ln240_fu_109_p2 add_ln240_1_fu_126_p2 icmp_ln242_fu_132_p2 select_ln239_fu_138_p3 select_ln240_fu_146_p3 add_ln244_fu_188_p2 lshr_ln244_fu_223_p2 xor_ln244_fu_232_p2 add_ln242_fu_162_p2"
            }
          ]
        }]
    },
    "Info": {
      "Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Cipher_Pipeline_VITIS_LOOP_424_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Cipher": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AES_ECB_encrypt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.944"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_240_1_VITIS_LOOP_242_2",
            "TripCount": "16",
            "Latency": "18",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2316",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.687"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_254_1_VITIS_LOOP_256_2",
            "TripCount": "16",
            "Latency": "18",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "26",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "137",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Cipher_Pipeline_VITIS_LOOP_424_1": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "20",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.422"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_424_1",
            "TripCount": "9",
            "Latency": "19",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "23921",
          "AVAIL_FF": "106400",
          "UTIL_FF": "22",
          "LUT": "35923",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "67",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.944"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_240_1_VITIS_LOOP_242_2",
            "TripCount": "16",
            "Latency": "18",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2316",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Cipher": {
        "Latency": {
          "LatencyBest": "104",
          "LatencyAvg": "104",
          "LatencyWorst": "104",
          "PipelineII": "104",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.687"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "24177",
          "AVAIL_FF": "106400",
          "UTIL_FF": "22",
          "LUT": "41346",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "77",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AES_ECB_encrypt": {
        "Latency": {
          "LatencyBest": "105",
          "LatencyAvg": "105",
          "LatencyWorst": "105",
          "PipelineII": "106",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.687"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "24180",
          "AVAIL_FF": "106400",
          "UTIL_FF": "22",
          "LUT": "41360",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "77",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-26 18:33:16 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
