// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2021 iWave Systems Technologies Pvt. Ltd.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "imx8mn.dtsi"

/ {
	aliases { /* SD/MMC: eMMC/SD slot numbering fix */
               mmc0 = &usdhc3;
               mmc1 = &usdhc2;
               mmc2 = &usdhc1;
	};
	
	chosen {
		bootargs = "console=ttymxc3,115200 earlycon=ec_imx6q,0x30a60000,115200";
		stdout-path = &uart4;
	};


	modem_reset: modem-reset { /* BT: BT reset */
		compatible = "gpio-reset";
		reset-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
		reset-delay-us = <2000>;
		reset-post-delay-ms = <40>;
		#reset-cells = <0>;
	};

	usdhc1_pwrseq: usdhc1_pwrseq { /* WIFI: WIFI power sequence */
		compatible = "mmc-pwrseq-simple";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usdhc1_gpio>;
		reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;
	};

        clocks {
                #address-cells = <1>;
                #size-cells = <0>;

        	pcie0_refclk: pcie0-refclk {
	                compatible = "fixed-clock";
                	#clock-cells = <0>;
                	clock-frequency = <100000000>;
        	};

		hclk: hclock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <40000000>;
			clock-output-names = "hclk";
		};

		cclk: cclock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <40000000>;
			clock-output-names = "cclk";
		};

                oscillator: camera-clk {
                        compatible = "fixed-clock";
                        #clock-cells = <0>;
                        clock-frequency = <24000000>;
                        clock-output-names = "camera-clk";
                };

        };

        sound-hdmi {
                compatible = "fsl,hdmi-audio-lt8912";
                model = "hdmi-audio";
                cpu-dai = <&sai2>;
		status = "okay";
        };

        sound-sgtl5000 { /* SGTL5000: Audio Codec */
               compatible = "simple-audio-card";
               pinctrl-names = "default";
               pinctrl-0 = <&pinctrl_hp_mic_detect>;
               codec-master;
               simple-audio-card,name = "sgtl5000-audio";
               simple-audio-card,format = "i2s";
               simple-audio-card,hp-det-gpio = <&gpio1 15 GPIO_ACTIVE_HIGH>;
               simple-audio-card,mic-det-gpio = <&gpio5 9 GPIO_ACTIVE_HIGH>;
               simple-audio-card,widgets =
                       "Microphone", "Mic Jack",
                       "Headphone", "Headphones",
                       "Speaker", "Speaker Ext",
                       "Line", "Line In Jack";
               simple-audio-card,routing =
                       "MIC_IN", "Mic Jack",
                       "Mic Jack", "Mic Bias",
                       "LINE_IN", "Line In Jack",
                       "Headphones", "HP_OUT",
                       "Speaker Ext", "LINE_OUT";
	       simple-audio-card,cpu {
                       sound-dai = <&sai5>;
                       frame-master;
                       bitclock-master;
               };
               simple-audio-card,codec {
                       sound-dai = <&codec>;
                       frame-master;
                       bitclock-master;
		       clocks = <&clk IMX8MN_CLK_SAI5_ROOT>;
                       system-clock-frequency = <26000000>;
               };
       };


        iwg37s_common { /* SoC Board Setttings : Board Configuration GPIOs */
               compatible = "iw,iwg37s-com";
               pinctrl-names = "default";
               pinctrl-0 = <&pinctrl_board_cfg>;
               som-rev-gpios = <&gpio2 20 0 &gpio2 19 0 &gpio3 1 0 &gpio1 0 0 
                               &gpio1 10 0 &gpio1 11 0 &gpio1 9 0 >;
               status = "okay";
        };

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usdhc2_vmmc: regulator-usdhc2 { /* USDHC2: Carrier Micro SD: Fixed Regulator */
			compatible = "regulator-fixed";
			regulator-name = "VMMC_SD2_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v { /* Fixed Regulator: common 3.3V Fixed regulator */
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

                reg_1p8v: 1p8v { /* Fixed Regulator: common 3.3V Fixed regulator */
                        compatible = "regulator-fixed";
                        regulator-name = "1P8V";
                        regulator-min-microvolt = <1800000>;
                        regulator-max-microvolt = <1800000>;
                        regulator-always-on;
                };

		reg_1p5v: 1p5v { /* Regulator: Fixed 1.5V Regulator */
		  compatible = "regulator-fixed";
		  regulator-name = "1P5V";
		  regulator-min-microvolt = <1500000>;
		  regulator-max-microvolt = <1500000>;
		  regulator-always-on;
		};

                reg_lvds: reg_lvds {
                        compatible = "regulator-fixed";
                        regulator-name = "1P8V_LVDS";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        regulator-always-on;
                        enable-active-high;
                };

	};

        lvds_backlight0: lvds_backlight {
                compatible = "pwm-backlight";
                pwms = <&pwm1 0 1000000 0>;
		power-supply = <&reg_lvds>;
        	pinctrl-names = "default";
        	pinctrl-0 = <&pinctrl_pwr>;
		enable-gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
		status = "okay";

                brightness-levels = < 0  1  2  3  4  5  6  7  8  9
                                     10 11 12 13 14 15 16 17 18 19
                                     20 21 22 23 24 25 26 27 28 29
                                     30 31 32 33 34 35 36 37 38 39
                                     40 41 42 43 44 45 46 47 48 49
                                     50 51 52 53 54 55 56 57 58 59
                                     60 61 62 63 64 65 66 67 68 69
                                     70 71 72 73 74 75 76 77 78 79
                                     80 81 82 83 84 85 86 87 88 89
                                     90 91 92 93 94 95 96 97 98 99
                                    100>;
                default-brightness-level = <100>;
        };

        unused_gpios: unused_gpios { /* GPIO: Setting Unused GPIOs as input pins */
                compatible = "iwave,unused-gpios";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_unused_gpio>;
                status = "okay";
        };
};

&mipi_dsi { /* MIPI DSI: MIPI To HDMI Bridge*/
        status = "okay";

        port@1 {
                mipi_dsi_lvds_out: endpoint@1 {
                        remote-endpoint = <&dsi_lvds_bridge_in>;
                        attach-bridge;
                };
        };

        port@2 {
                mipi_dsi_hdmi_out: endpoint@2 {
                        remote-endpoint = <&lt8912_1_in>;
                        attach-bridge;
                };
        };

        port@3 {
                sound_hdmi_audio: endpoint {
                        remote-endpoint = <&lt8912_audio>;
                        attach-bridge;
                };
        };
};

&clk {
        init-on-array =< 
	IMX8MN_CLK_DISP_AXI_ROOT
	IMX8MN_CLK_DISP_APB_ROOT
	IMX8MN_CLK_GPIO1_ROOT
	IMX8MN_CLK_GPIO2_ROOT
	IMX8MN_CLK_GPIO3_ROOT
	IMX8MN_CLK_GPIO4_ROOT
	IMX8MN_CLK_GPIO5_ROOT
        >;
};

&i2c1 { /* I2C: I2C1 Bus */
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
	
	rtc: rtc@51 { /* RTC: PCF85263 RTC */
		reg = <0x51>;
		compatible = "pcf85263";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rtc>;
		interrupt-parent = <&gpio3>;
		interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "INTA";
		status = "okay";
	};


        pmic: pmic@4b { /* PMIC: PMIC BD71847MWV */
                compatible = "rohm,bd71847";
                reg = <0x4b>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_pmic>;
                interrupt-parent = <&gpio3>;
                interrupts = <14 GPIO_ACTIVE_LOW>;
                interrupt-names = "irq";
		rohm,reset-snvs-powered;
                status = "okay";

                regulators {
                       buck1_reg: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <805000>;
                                regulator-max-microvolt = <900000>;
			       	regulator-boot-on;
                               	regulator-always-on;
                               	regulator-ramp-delay = <1250>;
                                rohm,dvs-run-voltage = <850000>;
                                rohm,dvs-idle-voltage = <850000>;
                       };

                       buck2_reg: BUCK2 {
                                regulator-name = "BUCK2";
                                regulator-min-microvolt = <900000>;
                                regulator-max-microvolt = <1000000>;
                                regulator-boot-on;
                                regulator-always-on;
                                regulator-ramp-delay = <1250>;
                                rohm,dvs-run-voltage = <950000>;
                                rohm,dvs-idle-voltage = <950000>;
                        };


                        buck4_reg: BUCK4 {
                                regulator-name = "BUCK4";
                                regulator-min-microvolt = <3000000>;
                                regulator-max-microvolt = <3600000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        buck5_reg: BUCK5 {
                                regulator-name = "BUCK5";
                                regulator-min-microvolt = <1650000>;
                                regulator-max-microvolt = <1950000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        buck6_reg: BUCK6 {
                                regulator-name = "BUCK6";
                                regulator-min-microvolt = <1060000>;
                                regulator-max-microvolt = <1170000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        ldo1_reg: LDO1 {
                                regulator-name = "LDO1";
                                regulator-min-microvolt = <1620000>;
                                regulator-max-microvolt = <1980000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        ldo2_reg: LDO2 {
                                regulator-name = "LDO2";
                                regulator-min-microvolt = <760000>;
                                regulator-max-microvolt = <900000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        ldo3_reg: LDO3 {
                                regulator-name = "LDO3";
                                regulator-min-microvolt = <1710000>;
                                regulator-max-microvolt = <1890000>;
				regulator-boot-on;
                                regulator-always-on;
                        };

                        ldo6_reg: LDO6 {
                                regulator-name = "LDO6";
                                regulator-min-microvolt = <1140000>;
                                regulator-max-microvolt = <1260000>;
				regulator-boot-on;
                                regulator-always-on;
                        };
                };
	};
        
	codec: sgtl5000@a { /* Audio: SGTL5000 Audio Codec */
                compatible = "fsl,sgtl5000";
                reg = <0x0a>;
                #sound-dai-cells = <0>;
		clocks = <&clk IMX8MN_CLK_SAI5_ROOT>;
                VDDA-supply = <&reg_1p8v>;
                VDDIO-supply = <&reg_3p3v>;
                VDDD-supply = <&reg_1p5v>;	
                status = "okay";
        };
};

&i2c2 { /* I2C: I2C2 Bus */
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c2>;
        status = "okay";

        lt_bridge: lt8912@48 {
                compatible = "lontium,lt8912";
                reg = <0x48>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_lt8912>;
                ddc-i2c-bus = <&i2c3>;
                reset-gpios = <&gpio4 23 GPIO_ACTIVE_LOW>;
                hpd-gpios = <&gpio3 0 GPIO_ACTIVE_HIGH>;
                digi,dsi-lanes = <4>;
                backlight = <&lvds_backlight0>;
                status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
			 	clock-frequency = <70000000>;
		 	 	hactive = <1280>;
		 		vactive = <800>;
		 		hback-porch = <70>;
		 		hfront-porch = <70>;
		 		vback-porch = <8>;
		 		vfront-porch = <8>;
		 		hsync-len = <20>;
		 		vsync-len = <7>;
		 		hsync-active = <0>;
		 		vsync-active = <0>;
		 		de-active = <0>;
		 		pixelclk-active = <0>;        
	 		};
                };

        	ports {
                	#address-cells = <1>;
                	#size-cells = <0>;

	                port@0 {
        	                reg = <0>;
                	        dsi_lvds_bridge_in: endpoint@1 {
                        	        remote-endpoint = <&mipi_dsi_lvds_out>;
                        	};
                	};

                	port@1 {
                        	reg = <1>;
                        	lt8912_1_in: endpoint@2 {
                                /* add lanes */
                        	        remote-endpoint = <&mipi_dsi_hdmi_out>;
                	        };
                	};

                	port@2 {
                        	reg = <2>;
                        	lt8912_audio: endpoint@3 {
                                	remote-endpoint = <&sound_hdmi_audio>;
                        	};
                	};
        	};
	};

        ov5640: ov5640_mipi@3c {
                compatible = "ovti,ov5640";
                reg = <0x3c>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_csi_rst>;
                clocks = <&oscillator>;
                clock-names = "xclk";
                assigned-clock-rates = <24000000>;
                csi_id = <0>;
                reset-gpios = <&gpio3 6 GPIO_ACTIVE_LOW>;
                mclk = <24000000>;
                mclk_source = <0>;
                mipi_csi;
                status = "okay";
                port {
                        ov5640_mipi1_ep: endpoint {
                                remote-endpoint = <&mipi1_sensor_ep>;
                                data-lanes = <1 2>;
                                clocks-lanes = <0>;
                        };
               };
	};
};
&mipi_csi_1 { /* MIPI CSI: OV5640 MIPI Camera */
        #address-cells = <1>;
        #size-cells = <0>;
        status = "okay";
        port {
                mipi1_sensor_ep: endpoint@1 {
                        remote-endpoint = <&ov5640_mipi1_ep>;
                        data-lanes = <2>;
                        csis-hs-settle = <13>;
                        csis-clk-settle = <2>;
                        csis-wclk;
                };
        };
};

&i2c3 { /* I2C: I2C3 Bus */
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3>;
        status = "okay";
};

&lcdif {
	status = "okay";
};

&uart2 { /* UART2: Data UART */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        fsl,uart-has-rtscts;
        status = "okay";
};


&uart3 { /* UART2: Data UART */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        assigned-clocks = <&clk IMX8MN_CLK_UART3>;
        assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_80M>;
        status = "okay";

           gnss {
                compatible = "u-blox,neo-m8";
                vcc-supply = <&reg_3p3v>;	
		reset-gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
                status = "okay";
                current-speed = <9600>;
        };

};

&usbotg1 { /* USB2: USB Host (2 ports via HUB) */
        dr_mode = "host";
        status = "okay";
};

&mu {
	status = "okay";
};

&sai5 { /* SAI5: Serial Audio Interface for Audio Codec */
        #sound-dai-cells = <0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_sai5>;
        assigned-clocks = <&clk IMX8MN_CLK_SAI5>;
        assigned-clock-parents = <&clk IMX8MN_AUDIO_PLL1_OUT>;
        assigned-clock-rates = <26000000>;
        clocks = <&clk IMX8MN_CLK_SAI5_IPG>, <&clk IMX8MN_CLK_DUMMY>,
                         <&clk IMX8MN_CLK_SAI5_ROOT>, <&clk IMX8MN_CLK_DUMMY>,
                         <&clk IMX8MN_CLK_DUMMY>, <&clk IMX8MN_AUDIO_PLL1_OUT>,
                         <&clk IMX8MN_AUDIO_PLL2_OUT>;
        clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
	dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
        status = "okay";
};

&sai2 { /* SAI1: Serial Audio Interface for Audio Codec */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_sai2>;
        assigned-clocks = <&clk IMX8MN_CLK_SAI2>;
        assigned-clock-rates = <49152000>;
        assigned-clock-parents = <&clk IMX8MN_AUDIO_PLL1_OUT>;
        clocks = <&clk IMX8MN_CLK_SAI2_IPG>, <&clk IMX8MN_CLK_DUMMY>,
                         <&clk IMX8MN_CLK_SAI2_ROOT>, <&clk IMX8MN_CLK_DUMMY>,
                         <&clk IMX8MN_CLK_DUMMY>, <&clk IMX8MN_AUDIO_PLL1_OUT>,
                         <&clk IMX8MN_AUDIO_PLL2_OUT>;
        clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
        fsl,sai-multi-lane;
        fsl,dataline,dsd = <0 0xff 0xff 2 0xff 0x11>;
        dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
        status = "okay";
};

&fec1 { /* FEC1: AR8031 PHY ENET */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <4>;
			at803x,led-act-blind-workaround;
			at803x,eee-okay;
			at803x,vddio-1p8v;
		};
	};
};

&uart1 { /* UART1: Bluetooth */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MN_CLK_UART1>;
	assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_80M>;
	fsl,uart-has-rtscts;
	resets = <&modem_reset>;
	status = "okay";
};

&uart4 { /* UART4: Debug UART */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usdhc1 { /* USDHC1: WiFi */
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_wlan>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_wlan>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_wlan>;
	mmc-pwrseq = <&usdhc1_pwrseq>;
	bus-width = <4>;
	non-removable;
	wifi-host;
	status = "okay";

	brcmf: bcrmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
		interrupt-parent = <&gpio2>;
		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "host-wake";
		status = "okay";
	};
};

&usdhc2 {  /*USDHC2: Carrier Micro SD */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
        vmmc-supply = <&reg_3p3v>;
	no-1-8-v;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	bus-width = <4>;
	status = "okay";
};

&usdhc3 {  /*USDHC3: EMMC */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&ecspi2{
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi2>;
	spi-max-frequency = <20000000>;
	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
	fsl,spi-num-chipselects = <1>;
        status = "okay";

	can: can@0 {
	    	compatible = "ti,tcan4x5x";
	     	reg = <0>;
	     	pinctrl-names = "default";
	     	pinctrl-0 = <&pinctrl_can>;
	     	interrupt-parent = <&gpio1>;
	     	interrupts = <6 GPIO_ACTIVE_LOW>;
	     	clocks = <&hclk>, <&cclk>;
	     	clock-names = "hclk", "cclk";
		#address-cells = <1>;
		#size-cells = <1>;
	     	spi-max-frequency = <5000000>;
	     	bosch,mram-cfg = <0x0 0 0 32 0 0 1 1>;
	     	reset-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
	     	vsup-supply = <&reg_3p3v>;
     	};
};

&wdog1 { /* Watchdog */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&pwm1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm>;
        status = "okay";
};

&A53_0 {
	cpu-supply = <&buck2_reg>;
};

&gpu { /* GPU */
	reg = <0x0 0x38000000 0 0x40000>, <0x0 0x40000000 0x0 0x40000000>, <0x0 0x0 0x0 0x4000000>;
	status = "okay";
};

&cameradev {
        status = "okay";
};

&isi_0 { /* Multimedia: Image Sensing Interface */
	status = "okay";

	cap_device {
		status = "okay";
	};
};

&gpu {
        status = "okay";
};

&unused_gpios { /* GPIO: iWave Unused GPIO pins */
        gpios = <&gpio1 3 0>,
                <&gpio1 7 0>,
                <&gpio1 8 0>,
                <&gpio1 13 0>,
                <&gpio2 7 0>,
                <&gpio2 8 0>,
                <&gpio2 11 0>,
                <&gpio3 7 0>,
                <&gpio4 21 0>,
                <&gpio4 22 0>,
                <&gpio4 27 0>,
                <&gpio5 1 0>,
                <&gpio5 3 0>,
                <&gpio5 4 0>,
                <&gpio5 20 0>,
                <&gpio5 24 0>,
                <&gpio5 25 0>;
};

&iomuxc {

	imx8mn-iwg37s {

		pinctrl_lt8912: lt8912grp {
			fsl,pins = <
                                MX8MN_IOMUXC_SAI2_RXD0_GPIO4_IO23              0x19 /* MIPI OV5640 Camera Reset GPIO */
                                MX8MN_IOMUXC_NAND_ALE_GPIO3_IO0              0x19
			>;
		};

                pinctrl_pwm: pwm {
                        fsl,pins = <
                                MX8MN_IOMUXC_I2C4_SDA_PWM1_OUT                 0x19 /* Interrupt GPIO */
                        >;
                };
                pinctrl_csi_rst: csi_rst_grp { /* MIPI CSI: OV5640 Camera IOMUX Pin Configuration */
                        fsl,pins = <
                                MX8MN_IOMUXC_NAND_DATA00_GPIO3_IO6              0x19
                        >;
                };

		pinctrl_fec1: fec1grp { /* Ethernet: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_ENET_MDC_ENET1_MDC			0x3
				MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO		0x3
				MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
				MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
				MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
				MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
				MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
				MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
				MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
				MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
				MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
				MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
				MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
				MX8MN_IOMUXC_SAI5_RXC_GPIO3_IO20                0x19 /* Ethernet Wake on LAN */
				MX8MN_IOMUXC_SAI5_RXFS_GPIO3_IO19               0x19 /* Ethernet Interrup */
				MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28		0x19 /* Ethernet Reset GPIO */
			>;
		};

		pinctrl_i2c1: i2c1grp { /* I2C1: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
				MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c3
			>;
		};

                pinctrl_can: cangrp { /* CAN: IOMUX Pin Configuration */
                        fsl,pins = <
                                MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5               0x41
                                MX8MN_IOMUXC_GPIO1_IO06_GPIO1_IO6               0x41
                        >;
                };

		pinctrl_pmic: pmicirq { /* PMIC: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_NAND_DQS_GPIO3_IO14		0x000 /* PMIC Interrupt GPIO */
			>;
		};

		pinctrl_rtc: rtcirq { /* RTC: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_NAND_DATA03_GPIO3_IO9		0x41 /* RTC Interrupt GPIO */
			>;
		};

		pinctrl_uart1: uart1grp { /* UART1: Bluetooth: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX			0x140
				MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX			0x140
				MX8MN_IOMUXC_UART3_TXD_UART1_DCE_RTS_B		0x140
				MX8MN_IOMUXC_UART3_RXD_UART1_DCE_CTS_B	0x140
				MX8MN_IOMUXC_SD1_DATA4_GPIO2_IO6		0x19 /* Bluetooth Reset GPIO */
			>;
		};

		pinctrl_uart4: uart4grp { /* UART4: Debug UART: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX		0x140
				MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX		0x140
			>;
		};

                pinctrl_i2c2: i2c2grp { /* I2C2: IOMUX Pin Configuration */
                        fsl,pins = <
                                MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL                  0x400001c3
                                MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA                  0x400001c3
                        >;
                };

                pinctrl_i2c3: i2c3grp { /* I2C3: IOMUX Pin Configuration */
                        fsl,pins = <
                                MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL                  0x400001c3
                                MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA                  0x400001c3
                        >;
                };

                pinctrl_sai5: sai5grp { /* SAI5: IOMUX Pin Configuration */
                        fsl,pins = <
                                MX8MN_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK             0xd6
                                MX8MN_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC             0xd6
                                MX8MN_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0            0xd6
                                MX8MN_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0            0xd6
				MX8MN_IOMUXC_SAI5_MCLK_SAI5_MCLK		0xd6
                        >;
                };

                pinctrl_sai2: sai2grp { /* SAI1: IOMUX Pin Configuration */
                        fsl,pins = <
                                MX8MN_IOMUXC_SAI2_TXC_SAI2_TX_BCLK              0xd6
                                MX8MN_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0            0xd6
				MX8MN_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC		0xd6

                        >;
                };

                pinctrl_hp_mic_detect: hp_mic_detect { /* SGTL5000: IOMUX Pin Configuration */
                        fsl,pins = <
                               MX8MN_IOMUXC_GPIO1_IO15_GPIO1_IO15                0x140 /* Headphone Detect GPIO */
                               MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9                0x140 /* Headphone Detect GPIO */
                       >;
               };

                pinctrl_uart2: uart2grp { /* UART2: DATA UART: IOMUX Pin Configuration */
                        fsl,pins = <
                                MX8MN_IOMUXC_SAI3_TXC_UART2_DCE_TX                  0x140
                                MX8MN_IOMUXC_SAI3_TXFS_UART2_DCE_RX                 0x140
                                MX8MN_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B               0x140
                                MX8MN_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B               0x140   
                        >;
                };

                pinctrl_uart3: uart3grp { /* UART2: DATA UART: IOMUX Pin Configuration */
                        fsl,pins = <
                                MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX                  0x140
                                MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX                 0x140
                                MX8MN_IOMUXC_GPIO1_IO14_GPIO1_IO14               0x140  
				MX8MN_IOMUXC_GPIO1_IO12_GPIO1_IO12		0x140 
                        >;
                };

                pinctrl_ecspi2: ecspi2grp {
                        fsl,pins = <
                                MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK            0x140
                                MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI            0x140
                                MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO            0x140  
				MX8MN_IOMUXC_ECSPI2_SS0_GPIO5_IO13		0x41
                        >;
                };

		pinctrl_wlan: wlangrp { /* WiFi: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SD1_DATA7_GPIO2_IO9		0x111 /* WIFI Host Wake GPIO */
			>;
		};

		pinctrl_usdhc1: usdhc1grp { /* USDHC1: SOM Micro SD/WiFi: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK			0x190
				MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD			0x1d0
				MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x1d0
				MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x1d0
				MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x1d0
				MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x1d0
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK			0x194
				MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD			0x1d4
				MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x1d4
				MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x1d4
				MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x1d4
				MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x1d4
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK			0x196
				MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD			0x1d6
				MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x1d6
				MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x1d6
				MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x1d6
				MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x1d6
			>;
		};
	
		pinctrl_usdhc1_gpio: usdhc1grpgpio { /* USDHC1: WiFi: Reset GPIO IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SD1_RESET_B_GPIO2_IO10     0x41 /* WIFI Reset GPIO */
			>;
		};

		pinctrl_usdhc2: usdhc2grp { /* USDHC2: Carrier Micro SD: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK			0x190
				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD			0x1d0
				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d0
				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d0
				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d0
				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d0
				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK			0x194
				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD			0x1d4
				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d4
				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d4
				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d4
				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d4
				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK			0x196
				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD			0x1d6
				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d6
				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d6
				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d6
				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d6
				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2grpgpio { /* USDHC2: Carrier Micro SD: Card Detect GPIO IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12        0x41 /* SD2 Card Detect GPIO */
			>;
		};

		pinctrl_usdhc3: usdhc3grp { /* USDHC3: EMMC: IOMUX Pin Configuration*/
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x190
				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x194
				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x196
				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
			>;
		};

		pinctrl_board_cfg: brd_cfg { /* SoC Board Settings: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SD2_WP_GPIO2_IO20			0x1d0
				MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19		0x1d5
				MX8MN_IOMUXC_NAND_CE0_B_GPIO3_IO1		0x1d5
				MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0		0x1d5
				MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10		0x1d5
				MX8MN_IOMUXC_GPIO1_IO11_GPIO1_IO11		0x1d5
				MX8MN_IOMUXC_GPIO1_IO09_GPIO1_IO9		0x1d5
			>;
		};

		pinctrl_wdog: wdoggrp { /* WATCHDOG: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
			>;
		};
		
		pinctrl_pwr:pwr {
                        fsl,pins = <
                                MX8MN_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5    0x140
                        >; 
                };

                pinctrl_unused_gpio: unused_gpiogrp{
                        fsl,pins = <
                                MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3               0x41   
				MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7		0x41 
				MX8MN_IOMUXC_GPIO1_IO08_GPIO1_IO8		0x41
				MX8MN_IOMUXC_GPIO1_IO13_GPIO1_IO13		0x41
				MX8MN_IOMUXC_SD1_DATA5_GPIO2_IO7		0x41
				MX8MN_IOMUXC_SD1_DATA6_GPIO2_IO8		0x41
				MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11		0x41
				MX8MN_IOMUXC_NAND_DATA01_GPIO3_IO7		0x41
				MX8MN_IOMUXC_SAI2_RXFS_GPIO4_IO21		0x41
				MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22		0x41
				MX8MN_IOMUXC_SAI2_MCLK_GPIO4_IO27		0x41
				MX8MN_IOMUXC_SAI3_TXD_GPIO5_IO1			0x41
				MX8MN_IOMUXC_SPDIF_TX_GPIO5_IO3			0x41
				MX8MN_IOMUXC_SPDIF_RX_GPIO5_IO4			0x41
				MX8MN_IOMUXC_I2C4_SCL_GPIO5_IO20		0x41
				MX8MN_IOMUXC_UART2_RXD_GPIO5_IO24		0x41
				MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25		0x41
                        >;
                };
	};
};
