
*** Running vivado
    with args -log design_main_project_design_A22_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_main_project_design_A22_wrapper_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_main_project_design_A22_wrapper_0_0.tcl -notrace
Command: synth_design -top design_main_project_design_A22_wrapper_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 295.977 ; gain = 86.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_main_project_design_A22_wrapper_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/synth/design_main_project_design_A22_wrapper_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_A22_wrapper' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ipshared/22ee/imports/hdl/design_A22_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_A22' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ipshared/22ee/bd/design_A22/hdl/design_A22.v:13]
INFO: [Synth 8-638] synthesizing module 'design_A22_xup_and3_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_and3_0_0/synth/design_A22_xup_and3_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and3' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ipshared/2167/src/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and3' (1#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ipshared/2167/src/xup_and3.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_A22_xup_and3_0_0' (2#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_and3_0_0/synth/design_A22_xup_and3_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_A22_xup_and4_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_and4_0_0/synth/design_A22_xup_and4_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and4' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ipshared/8301/src/xup_and4.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and4' (3#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ipshared/8301/src/xup_and4.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_A22_xup_and4_0_0' (4#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_and4_0_0/synth/design_A22_xup_and4_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_A22_xup_and4_0_1' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_and4_0_1/synth/design_A22_xup_and4_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_A22_xup_and4_0_1' (5#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_and4_0_1/synth/design_A22_xup_and4_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_A22_xup_and4_2_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_and4_2_0/synth/design_A22_xup_and4_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_A22_xup_and4_2_0' (6#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_and4_2_0/synth/design_A22_xup_and4_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_A22_xup_inv_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_inv_0_0/synth/design_A22_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_inv' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ipshared/67eb/src/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_inv' (7#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ipshared/67eb/src/xup_inv.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_A22_xup_inv_0_0' (8#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_inv_0_0/synth/design_A22_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_A22_xup_inv_0_1' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_inv_0_1/synth/design_A22_xup_inv_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_A22_xup_inv_0_1' (9#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_inv_0_1/synth/design_A22_xup_inv_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_A22_xup_inv_0_2' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_inv_0_2/synth/design_A22_xup_inv_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_A22_xup_inv_0_2' (10#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_inv_0_2/synth/design_A22_xup_inv_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'design_A22_xup_or4_0_0' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_or4_0_0/synth/design_A22_xup_or4_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_or4' [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ipshared/8053/src/xup_or4.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_or4' (11#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ipshared/8053/src/xup_or4.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_A22_xup_or4_0_0' (12#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/ip/design_A22_xup_or4_0_0/synth/design_A22_xup_or4_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_A22' (13#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ipshared/22ee/bd/design_A22/hdl/design_A22.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_A22_wrapper' (14#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ipshared/22ee/imports/hdl/design_A22_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_main_project_design_A22_wrapper_0_0' (15#1) [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/synth/design_main_project_design_A22_wrapper_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 333.344 ; gain = 123.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 333.344 ; gain = 123.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/design_A22_ooc.xdc] for cell 'inst/design_A22_i'
Finished Parsing XDC File [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/design_A22_ooc.xdc] for cell 'inst/design_A22_i'
Parsing XDC File [C:/Users/life/project_1/project_1.runs/design_main_project_design_A22_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/life/project_1/project_1.runs/design_main_project_design_A22_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 619.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/design_A22_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_A22_i/xup_and3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_A22_i/xup_and4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_A22_i/xup_and4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_A22_i/xup_and4_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_A22_i/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_A22_i/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_A22_i/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_A22_i/xup_or4_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT3 |     1|
|3     |LUT4 |     4|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |     8|
|2     |  inst           |design_A22_wrapper      |     8|
|3     |    design_A22_i |design_A22              |     8|
|4     |      xup_and3_0 |design_A22_xup_and3_0_0 |     1|
|5     |        inst     |xup_and3                |     1|
|6     |      xup_and4_0 |design_A22_xup_and4_0_0 |     1|
|7     |        inst     |xup_and4_1              |     1|
|8     |      xup_and4_1 |design_A22_xup_and4_0_1 |     1|
|9     |        inst     |xup_and4_0              |     1|
|10    |      xup_and4_2 |design_A22_xup_and4_2_0 |     1|
|11    |        inst     |xup_and4                |     1|
|12    |      xup_inv_0  |design_A22_xup_inv_0_0  |     1|
|13    |      xup_inv_1  |design_A22_xup_inv_0_1  |     1|
|14    |      xup_inv_2  |design_A22_xup_inv_0_2  |     1|
|15    |      xup_or4_0  |design_A22_xup_or4_0_0  |     1|
|16    |        inst     |xup_or4                 |     1|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 619.500 ; gain = 409.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 619.500 ; gain = 113.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 619.500 ; gain = 409.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/design_A22_ooc.xdc] for cell 'inst/design_A22_i'
Finished Parsing XDC File [c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/bd/design_A22/design_A22_ooc.xdc] for cell 'inst/design_A22_i'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 619.500 ; gain = 399.313
INFO: [Common 17-1381] The checkpoint 'C:/Users/life/project_1/project_1.runs/design_main_project_design_A22_wrapper_0_0_synth_1/design_main_project_design_A22_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ip/design_main_project_design_A22_wrapper_0_0/design_main_project_design_A22_wrapper_0_0.xci
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/life/project_1/project_1.runs/design_main_project_design_A22_wrapper_0_0_synth_1/design_main_project_design_A22_wrapper_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 619.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 16:31:23 2019...
