<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="master_fifo_slave" />
            <top_module name="tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="87281000000fs"></ZoomStartTime>
      <ZoomEndTime time="87425200001fs"></ZoomEndTime>
      <Cursor1Time time="87302300000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="291"></NameColumnWidth>
      <ValueColumnWidth column_width="128"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="34" />
   <wvobject fp_name="/tb/ddr2_addr" type="array">
      <obj_property name="ElementShortName">ddr2_addr[12:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_addr[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_ba" type="array">
      <obj_property name="ElementShortName">ddr2_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_ba[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_cas_n" type="logic">
      <obj_property name="ElementShortName">ddr2_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr2_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_ck_n" type="array">
      <obj_property name="ElementShortName">ddr2_ck_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_ck_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_ck_p" type="array">
      <obj_property name="ElementShortName">ddr2_ck_p[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_ck_p[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_cke" type="array">
      <obj_property name="ElementShortName">ddr2_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_cke[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_ras_n" type="logic">
      <obj_property name="ElementShortName">ddr2_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr2_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_we_n" type="logic">
      <obj_property name="ElementShortName">ddr2_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr2_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_dq" type="array">
      <obj_property name="ElementShortName">ddr2_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_dq[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_dqs_n" type="array">
      <obj_property name="ElementShortName">ddr2_dqs_n[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_dqs_n[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_dqs_p" type="array">
      <obj_property name="ElementShortName">ddr2_dqs_p[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_dqs_p[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_cs_n" type="array">
      <obj_property name="ElementShortName">ddr2_cs_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_cs_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_dm" type="array">
      <obj_property name="ElementShortName">ddr2_dm[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_dm[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/ddr2_odt" type="array">
      <obj_property name="ElementShortName">ddr2_odt[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr2_odt[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/reset_n" type="logic">
      <obj_property name="ElementShortName">reset_n</obj_property>
      <obj_property name="ObjectShortName">reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/mig_clk" type="logic">
      <obj_property name="ElementShortName">mig_clk</obj_property>
      <obj_property name="ObjectShortName">mig_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/cpu_clk" type="logic">
      <obj_property name="ElementShortName">cpu_clk</obj_property>
      <obj_property name="ObjectShortName">cpu_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/req_is_write" type="logic">
      <obj_property name="ElementShortName">req_is_write</obj_property>
      <obj_property name="ObjectShortName">req_is_write</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/req_valid" type="logic">
      <obj_property name="ElementShortName">req_valid</obj_property>
      <obj_property name="ObjectShortName">req_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/req_data" type="array">
      <obj_property name="ElementShortName">req_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">req_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/req_addr" type="array">
      <obj_property name="ElementShortName">req_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">req_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/res_data" type="array">
      <obj_property name="ElementShortName">res_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">res_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/res_ready" type="logic">
      <obj_property name="ElementShortName">res_ready</obj_property>
      <obj_property name="ObjectShortName">res_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/led" type="logic">
      <obj_property name="ElementShortName">led</obj_property>
      <obj_property name="ObjectShortName">led</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/master_fifo/req_en" type="logic">
      <obj_property name="ElementShortName">req_en</obj_property>
      <obj_property name="ObjectShortName">req_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/master_fifo/req_rdy" type="logic">
      <obj_property name="ElementShortName">req_rdy</obj_property>
      <obj_property name="ObjectShortName">req_rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/master_fifo/req" type="array">
      <obj_property name="ElementShortName">req</obj_property>
      <obj_property name="ObjectShortName">req</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/master_fifo/rsp_en" type="logic">
      <obj_property name="ElementShortName">rsp_en</obj_property>
      <obj_property name="ObjectShortName">rsp_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/master_fifo/rsp_rdy" type="logic">
      <obj_property name="ElementShortName">rsp_rdy</obj_property>
      <obj_property name="ObjectShortName">rsp_rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/master_fifo/rsp" type="array">
      <obj_property name="ElementShortName">rsp</obj_property>
      <obj_property name="ObjectShortName">rsp</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/state" type="array">
      <obj_property name="ElementShortName">state[1:0]</obj_property>
      <obj_property name="ObjectShortName">state[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/current_data" type="array">
      <obj_property name="ElementShortName">current_data[127:0]</obj_property>
      <obj_property name="ObjectShortName">current_data[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/current_meta" type="array">
      <obj_property name="ElementShortName">current_meta[15:0]</obj_property>
      <obj_property name="ObjectShortName">current_meta[15:0]</obj_property>
   </wvobject>
</wave_config>
