// Generated by CIRCT unknown git version
module la_uart(	// file.cleaned.mlir:2:3
  input          clk,	// file.cleaned.mlir:2:25
                 nreset,	// file.cleaned.mlir:2:39
  input  [31:0]  ctrl,	// file.cleaned.mlir:2:56
  input          udev_req_valid,	// file.cleaned.mlir:2:72
  input  [31:0]  udev_req_cmd,	// file.cleaned.mlir:2:97
  input  [63:0]  udev_req_dstaddr,	// file.cleaned.mlir:2:121
                 udev_req_srcaddr,	// file.cleaned.mlir:2:149
  input  [127:0] udev_req_data,	// file.cleaned.mlir:2:177
  input          udev_resp_ready,	// file.cleaned.mlir:2:203
                 uart_rx,	// file.cleaned.mlir:2:229
                 uart_cts_in,	// file.cleaned.mlir:2:247
                 uart_dtr_in,	// file.cleaned.mlir:2:269
  output [31:0]  status,	// file.cleaned.mlir:2:292
  output         irq,	// file.cleaned.mlir:2:310
                 udev_req_ready,	// file.cleaned.mlir:2:324
                 udev_resp_valid,	// file.cleaned.mlir:2:349
  output [31:0]  udev_resp_cmd,	// file.cleaned.mlir:2:375
  output [63:0]  udev_resp_dstaddr,	// file.cleaned.mlir:2:400
                 udev_resp_srcaddr,	// file.cleaned.mlir:2:429
  output [127:0] udev_resp_data,	// file.cleaned.mlir:2:458
  output         uart_tx,	// file.cleaned.mlir:2:485
                 uart_cts_out,	// file.cleaned.mlir:2:503
                 uart_dtr_out	// file.cleaned.mlir:2:526
);

  assign status = 32'h0;	// file.cleaned.mlir:3:15, :7:5
  assign irq = 1'h0;	// file.cleaned.mlir:4:14, :7:5
  assign udev_req_ready = 1'h0;	// file.cleaned.mlir:4:14, :7:5
  assign udev_resp_valid = 1'h0;	// file.cleaned.mlir:4:14, :7:5
  assign udev_resp_cmd = 32'h0;	// file.cleaned.mlir:3:15, :7:5
  assign udev_resp_dstaddr = 64'h0;	// file.cleaned.mlir:5:15, :7:5
  assign udev_resp_srcaddr = 64'h0;	// file.cleaned.mlir:5:15, :7:5
  assign udev_resp_data = 128'h0;	// file.cleaned.mlir:6:16, :7:5
  assign uart_tx = 1'h0;	// file.cleaned.mlir:4:14, :7:5
  assign uart_cts_out = 1'h0;	// file.cleaned.mlir:4:14, :7:5
  assign uart_dtr_out = 1'h0;	// file.cleaned.mlir:4:14, :7:5
endmodule

