\documentclass[8pt,a4paper,landscape]{extarticle}
\input{preamble}

\begin{document}
% Suppress page number for all pages
\pagestyle{empty}
% Math env spacing
\setlength{\abovedisplayskip}{1pt}
\setlength{\belowdisplayskip}{1pt}
\setlength{\abovedisplayshortskip}{0pt}
\setlength{\belowdisplayshortskip}{0pt}
% hl
\sethlcolor{dim}

% Notes begin
\begin{multicols*}{3}

% \section*{Decimal $\iff$ Binary (Unsigned, U)}
% \input{topics/binary_num}

%TODO: Full adder here?
% \pagebreak

% \section*{Combinational v.s. Sequential}
% \input{topics/combvsseq}

% \section*{MOSFETS (pMOS, nMOS, CMOS)}
% \input{topics/cmos}

% \section*{Functional Specifications (Boolean Equations)}
% \input{topics/fnspec}

% \section*{Bubble Pushing (backward: inputs $\leftarrow$ output)}
% \input{topics/bubpush}

% \section*{Karnaugh Maps (K-Maps works well for up to 4 vars)}
% \input{topics/kmap}

% \section*{Multiplexer(MUX), Decoder, Timing, Glitches}
% \input{topics/demux}

\vspace{1cm}
% \input{topics/timing}
% \input{topics/glitch}

% \pagebreak

\section*{Bistable (cross-coupled inverter pair)}
\begin{circuitikz}
  \ctikzset {
    logic ports=ieee,
    logic ports/scale=0.7,
  }

  % coupled-inverter pair
  \node [not port,anchor=in] (i2) at(.3,1) {I2} ;
  \node [not port,anchor=in] (i1) at($(i2.out)+(0.5,0)$) {I1};
  \draw (0,0) |- (i2.in);
  \draw (i2.out) -- +(.2,0) node[above] (qcomp) {$\overline{Q}$} -- (i1.in);
  \draw (i1.out) -- +(.2,0) node[above] (q) {$Q$};
  \draw (0,0) -| (q);

  \node[text width=3.5cm,right] at (0,1.8) {
    When power first applied, initial state is unknown
  };

  % cross-coupled inverter pair
  \node [not port,anchor=south west] (ib2) at(4.5,0) {I2};
  \node [not port,anchor=south west] (ib1) at(4.5,1.6) {I1};

  \node [left,blue,xshift=-.3,yshift=-.2] at (ib1.in) {1};
  \node [above,blue,xshift=.25] at (ib1.out) {0};
  \node [left,blue,xshift=-.3,yshift=.2] at (ib2.in) {0};
  \node [above,blue,xshift=.25] at (ib2.out) {1};

  \draw (ib2.in) -- ++(-.1,0) -- ++(0,.6) -- ($(ib1.out)+(.2,-.6)$) |- (ib1.out);
  \draw (ib2.out) -- ++(.2,0) -- +(0,.6) -- ($(ib1.in)+(-.1,-.6)$) |- (ib1.in);
  \draw (ib1.out) -- ++(.5,0) node[right]{$Q$};
  \draw (ib2.out) -- ++(.5,0) node[right]{$\overline{Q}$};

  % Cross-coupled inverter pair
  \node [not port,anchor=south west] (ic2) at(7.5,0) {I2};
  \node [not port,anchor=south west] (ic1) at(7.5,1.6) {I1};

  \node [left,blue,xshift=-.3,yshift=-.2] at (ic1.in) {0};
  \node [above,blue,xshift=.25] at (ic1.out) {1};
  \node [left,blue,xshift=-.3,yshift=.2] at (ic2.in) {1};
  \node [above,blue,xshift=.25] at (ic2.out) {0};

  \draw (ic2.in) -- ++(-.1,0) -- ++(0,.6) -- ($(ic1.out)+(.2,-.6)$) |- (ic1.out);
  \draw (ic2.out) -- ++(.2,0) -- +(0,.6) -- ($(ic1.in)+(-.1,-.6)$) |- (ic1.in);
  \draw (ic1.out) -- ++(.5,0) node[right]{$Q$};
  \draw (ic2.out) -- ++(.5,0) node[right]{$\overline{Q}$};
\end{circuitikz}
\section*{SR Latch (not synchronous)}

\section*{D Latch (transparent/level-sensitive)}
\begin{itemize}
\item Enable (maybe with a CLK) controls \emph{when} data flows through the latch
\item Enable determines whether or nor to block the circuit
\item Avoid gating Enable with Clock!
\item $E = 1$, latch is \textbf{transparent} and D flows to Q
\item $E = 0$, latch is \textbf{opaque} and blocks D from flowing to Q
\end{itemize}
\section*{D Flip Flop (synchronous)}
\begin{itemize}
\item it copies input \emph{D} to output \emph{Q} \textbf{only} on the rising edge of clock
\item it remembers its state at all other time
\item \emph{D} input specifies what the new state will be
\item clock edge indicates when the old should be updated
\end{itemize}
N-bit register needs a bank of N (D) flip-flops with a shared CLK.



\section*{Synchronous vs Asynchronous}
\begin{minipage}[h]{0.5\linewidth}
\begin{itemize}
\item no cyclic paths
\item stable (or bistable, metastable)
\item outputs settle after t$_{pd}$
\item use/insert registers to break cyclic path
\item states of registers \textbf{synchronized} to CLK; easier to design/analyze
\item virtually all digital systems are synchronous
\end{itemize}
\end{minipage}
\begin{minipage}[h]{0.5\linewidth}
\begin{itemize}
\item with cyclic paths
\item non-stable (astable)
\item infamous for race conditions, oscillations
\item Hard to analyze (depending on which path through logic gates is faster)
\item more general (only) in theory
\end{itemize}
\end{minipage}

\section*{Synchronous sequential circuits composition rule}
\begin{itemize}
\item Each circuit element is either a register or a combinational circuit (notation: C\kern-.4em\raisebox{-.3em}{L}, combinational logic)
\item At least one circuit element is a register
\item All registers receive the \textbf{same} clock signal
\item Every cyclic path contains least one register
\end{itemize}

\section*{Finite State Machine (FSM, Deterministic)}
All FSMs in circuit design courses are deterministic: \textbf{only one} path from current state to the next.
There should be no ambiguity.



\end{multicols*}
\end{document}
