// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgInput_417_dout,
        imgInput_417_empty_n,
        imgInput_417_read,
        imgOutput_418_din,
        imgOutput_418_full_n,
        imgOutput_418_write,
        img_height,
        img_width,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_pp1_stage0 = 10'd8;
parameter    ap_ST_fsm_state6 = 10'd16;
parameter    ap_ST_fsm_state7 = 10'd32;
parameter    ap_ST_fsm_state8 = 10'd64;
parameter    ap_ST_fsm_state9 = 10'd128;
parameter    ap_ST_fsm_pp3_stage0 = 10'd256;
parameter    ap_ST_fsm_state15 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] imgInput_417_dout;
input   imgInput_417_empty_n;
output   imgInput_417_read;
output  [7:0] imgOutput_418_din;
input   imgOutput_418_full_n;
output   imgOutput_418_write;
input  [15:0] img_height;
input  [15:0] img_width;
input  [7:0] p_read;
input  [7:0] p_read1;
input  [7:0] p_read2;
input  [7:0] p_read3;
input  [7:0] p_read4;
input  [7:0] p_read5;
input  [7:0] p_read6;
input  [7:0] p_read7;
input  [7:0] p_read8;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg imgInput_417_read;
reg imgOutput_418_write;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    imgInput_417_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln882_reg_1101;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln882_4_reg_1199;
reg   [0:0] icmp_ln882_5_reg_1208;
reg   [0:0] cmp_i_i138_i_reg_1181;
reg    imgOutput_418_blk_n;
reg    ap_enable_reg_pp3_iter4;
reg   [0:0] icmp_ln886_reg_1232;
reg   [0:0] icmp_ln886_reg_1232_pp3_iter3_reg;
reg   [12:0] empty_36_reg_340;
reg   [12:0] empty_39_reg_408;
reg   [12:0] empty_39_reg_408_pp3_iter1_reg;
wire    ap_block_state10_pp3_stage0_iter0;
reg    ap_predicate_op143_read_state11;
reg    ap_block_state11_pp3_stage0_iter1;
wire    ap_block_state12_pp3_stage0_iter2;
wire    ap_block_state13_pp3_stage0_iter3;
reg    ap_block_state14_pp3_stage0_iter4;
reg    ap_block_pp3_stage0_11001;
reg   [7:0] p_Val2_2_reg_420;
reg   [7:0] src_buf_V_1_0_reg_432;
reg   [7:0] p_Val2_1_reg_444;
reg   [7:0] src_buf_V_0_0_reg_456;
reg   [7:0] p_Val2_s_reg_468;
reg   [7:0] src_buf_V_2_0_reg_480;
wire   [13:0] empty_fu_556_p1;
reg   [13:0] empty_reg_1073;
reg   [12:0] row_ind_V_0_0_load_reg_1078;
wire    ap_CS_fsm_state2;
reg   [12:0] row_ind_V_1_0_load_reg_1083;
reg   [12:0] row_ind_V_2_0_load_reg_1088;
wire   [1:0] init_row_ind_fu_575_p2;
wire   [0:0] icmp_ln882_fu_604_p2;
wire    ap_block_state4_pp1_stage0_iter0;
reg    ap_block_state5_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [12:0] add_ln695_fu_609_p2;
reg   [12:0] add_ln695_reg_1105;
reg    ap_enable_reg_pp1_iter0;
wire   [12:0] add_ln695_1_fu_629_p2;
wire    ap_CS_fsm_state7;
wire   [16:0] op2_assign_fu_643_p2;
reg   [16:0] op2_assign_reg_1118;
wire    ap_CS_fsm_state8;
wire   [13:0] add_ln1620_fu_649_p2;
reg   [13:0] add_ln1620_reg_1123;
wire   [0:0] icmp_ln882_2_fu_664_p2;
reg   [0:0] icmp_ln882_2_reg_1128;
wire   [0:0] tobool_i_i_fu_670_p2;
reg   [0:0] tobool_i_i_reg_1132;
wire   [0:0] tobool_i_i_1983_fu_675_p2;
reg   [0:0] tobool_i_i_1983_reg_1137;
wire   [0:0] tobool_i_i_21010_fu_680_p2;
reg   [0:0] tobool_i_i_21010_reg_1142;
wire   [0:0] tobool_i_i_1_fu_685_p2;
reg   [0:0] tobool_i_i_1_reg_1147;
wire   [0:0] tobool_i_i_1_1_fu_690_p2;
reg   [0:0] tobool_i_i_1_1_reg_1152;
wire   [0:0] tobool_i_i_1_2_fu_695_p2;
reg   [0:0] tobool_i_i_1_2_reg_1157;
wire   [0:0] tobool_i_i_2_fu_700_p2;
reg   [0:0] tobool_i_i_2_reg_1162;
wire   [0:0] tobool_i_i_2_1_fu_705_p2;
reg   [0:0] tobool_i_i_2_1_reg_1167;
wire   [0:0] tobool_i_i_2_2_fu_710_p2;
reg   [0:0] tobool_i_i_2_2_reg_1172;
wire   [0:0] icmp_ln882_3_fu_723_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] cmp_i_i138_i_fu_728_p2;
wire   [1:0] trunc_ln324_fu_733_p1;
reg   [1:0] trunc_ln324_reg_1185;
wire   [1:0] trunc_ln324_1_fu_737_p1;
reg   [1:0] trunc_ln324_1_reg_1189;
wire   [1:0] trunc_ln324_2_fu_741_p1;
reg   [1:0] trunc_ln324_2_reg_1194;
wire   [0:0] icmp_ln882_4_fu_753_p2;
reg   [0:0] icmp_ln882_4_reg_1199_pp3_iter1_reg;
reg   [0:0] icmp_ln882_4_reg_1199_pp3_iter2_reg;
reg   [0:0] icmp_ln882_4_reg_1199_pp3_iter3_reg;
wire   [12:0] add_ln695_3_fu_758_p2;
reg   [12:0] add_ln695_3_reg_1203;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_ln882_5_fu_764_p2;
reg   [0:0] icmp_ln882_5_reg_1208_pp3_iter1_reg;
reg   [0:0] icmp_ln882_5_reg_1208_pp3_iter2_reg;
wire   [0:0] icmp_ln886_fu_790_p2;
wire   [7:0] src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return;
reg   [7:0] src_buf_V_0_1_reg_1236;
reg    ap_enable_reg_pp3_iter3;
wire   [7:0] src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return;
reg   [7:0] src_buf_V_1_1_reg_1241;
wire   [7:0] src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_return;
reg   [7:0] src_buf_V_2_1_reg_1246;
wire   [7:0] empty_45_fu_925_p3;
reg   [7:0] empty_45_reg_1253;
wire   [12:0] add_ln695_2_fu_991_p2;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state3;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state4;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_flush_enable;
reg    ap_enable_reg_pp3_iter2;
reg    ap_condition_pp3_exit_iter3_state13;
wire   [6:0] buf_0_V_address0;
reg    buf_0_V_ce0;
wire   [7:0] buf_0_V_q0;
reg   [6:0] buf_0_V_address1;
reg    buf_0_V_ce1;
reg    buf_0_V_we1;
reg   [7:0] buf_0_V_d1;
wire   [6:0] buf_1_V_address0;
reg    buf_1_V_ce0;
wire   [7:0] buf_1_V_q0;
reg   [6:0] buf_1_V_address1;
reg    buf_1_V_ce1;
reg    buf_1_V_we1;
reg   [7:0] buf_1_V_d1;
wire   [6:0] buf_2_V_address0;
reg    buf_2_V_ce0;
wire   [7:0] buf_2_V_q0;
reg   [6:0] buf_2_V_address1;
reg    buf_2_V_ce1;
reg    buf_2_V_we1;
reg   [7:0] buf_2_V_d1;
wire    src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_ready;
wire    src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_ready;
wire    src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_ready;
wire   [1:0] ap_phi_mux_row_ind_V_1_phi_fu_333_p4;
reg   [1:0] row_ind_V_1_reg_329;
wire   [0:0] icmp_ln263_fu_569_p2;
reg   [12:0] ap_phi_mux_empty_36_phi_fu_344_p4;
reg   [12:0] empty_37_reg_352;
wire   [0:0] icmp_ln882_1_fu_624_p2;
wire    ap_CS_fsm_state6;
reg   [12:0] row_ind_V_2_reg_363;
reg   [12:0] row_ind_V_0_reg_384;
reg   [12:0] row_ind_V_1_1_reg_373;
reg   [12:0] empty_38_reg_396;
reg   [12:0] ap_phi_mux_empty_39_phi_fu_412_p4;
reg   [7:0] ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4;
reg   [7:0] ap_phi_mux_p_Val2_1_phi_fu_448_p4;
reg   [7:0] ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4;
reg   [7:0] ap_phi_mux_p_Val2_s_phi_fu_472_p4;
wire   [7:0] ap_phi_reg_pp3_iter0_empty_40_reg_493;
reg   [7:0] ap_phi_reg_pp3_iter1_empty_40_reg_493;
reg   [7:0] ap_phi_reg_pp3_iter2_empty_40_reg_493;
reg   [7:0] ap_phi_reg_pp3_iter3_empty_40_reg_493;
reg   [7:0] ap_phi_mux_buf_cop_V_0_0_phi_fu_508_p4;
wire   [7:0] buf_cop_V_0_fu_796_p5;
reg   [7:0] ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_504;
wire   [7:0] ap_phi_reg_pp3_iter0_buf_cop_V_0_0_reg_504;
reg   [7:0] ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_504;
reg   [7:0] ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_504;
reg   [7:0] ap_phi_mux_buf_cop_V_1_phi_fu_519_p4;
wire   [7:0] tmp_fu_808_p5;
reg   [7:0] ap_phi_reg_pp3_iter3_buf_cop_V_1_reg_515;
wire   [7:0] ap_phi_reg_pp3_iter0_buf_cop_V_1_reg_515;
reg   [7:0] ap_phi_reg_pp3_iter1_buf_cop_V_1_reg_515;
reg   [7:0] ap_phi_reg_pp3_iter2_buf_cop_V_1_reg_515;
reg   [7:0] ap_phi_mux_buf_cop_V_2_phi_fu_530_p4;
reg   [7:0] ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_526;
wire   [7:0] ap_phi_reg_pp3_iter0_buf_cop_V_2_reg_526;
reg   [7:0] ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_526;
reg   [7:0] ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_526;
wire   [63:0] zext_ln538_fu_615_p1;
wire   [63:0] zext_ln538_1_fu_635_p1;
wire   [63:0] zext_ln538_3_fu_769_p1;
wire   [63:0] zext_ln538_2_fu_776_p1;
wire   [63:0] zext_ln1620_fu_783_p1;
reg   [12:0] row_ind_V_0_0_fu_116;
wire   [12:0] zext_ln304_fu_581_p1;
reg   [12:0] row_ind_V_1_0_fu_120;
reg   [12:0] row_ind_V_2_0_fu_124;
reg    ap_block_pp3_stage0_01001;
wire   [15:0] zext_ln882_fu_600_p1;
wire   [15:0] zext_ln882_1_fu_620_p1;
wire   [16:0] img_height_cast_fu_640_p1;
wire   [15:0] tmp_1_fu_654_p4;
wire   [16:0] zext_ln882_3_fu_719_p1;
wire   [15:0] zext_ln882_2_fu_715_p1;
wire   [13:0] zext_ln882_5_fu_749_p1;
wire   [15:0] zext_ln882_4_fu_745_p1;
wire   [7:0] p_Result_1_fu_820_p3;
wire   [0:0] icmp_ln882_6_fu_827_p2;
wire   [7:0] select_ln56_fu_833_p3;
wire   [7:0] empty_41_fu_841_p3;
wire   [0:0] icmp_ln882_7_fu_848_p2;
wire   [7:0] select_ln56_1_fu_854_p3;
wire   [7:0] empty_42_fu_862_p3;
wire   [0:0] icmp_ln882_8_fu_869_p2;
wire   [7:0] select_ln56_2_fu_875_p3;
wire   [7:0] empty_43_fu_883_p3;
wire   [0:0] icmp_ln882_9_fu_890_p2;
wire   [7:0] select_ln56_3_fu_896_p3;
wire   [7:0] empty_44_fu_904_p3;
wire   [0:0] icmp_ln882_10_fu_911_p2;
wire   [7:0] select_ln56_4_fu_917_p3;
wire   [0:0] icmp_ln882_11_fu_932_p2;
wire   [7:0] select_ln56_5_fu_937_p3;
wire   [7:0] empty_46_fu_944_p3;
wire   [0:0] icmp_ln882_12_fu_950_p2;
wire   [7:0] select_ln56_6_fu_956_p3;
wire   [7:0] empty_47_fu_964_p3;
wire   [0:0] icmp_ln882_13_fu_971_p2;
wire   [7:0] select_ln56_7_fu_976_p3;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_condition_262;
reg    ap_condition_446;
reg    ap_condition_86;
reg    ap_condition_272;
reg    ap_condition_896;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
end

erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_0_V_address0),
    .ce0(buf_0_V_ce0),
    .q0(buf_0_V_q0),
    .address1(buf_0_V_address1),
    .ce1(buf_0_V_ce1),
    .we1(buf_0_V_we1),
    .d1(buf_0_V_d1)
);

erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_V_address0),
    .ce0(buf_1_V_ce0),
    .q0(buf_1_V_q0),
    .address1(buf_1_V_address1),
    .ce1(buf_1_V_ce1),
    .we1(buf_1_V_we1),
    .d1(buf_1_V_d1)
);

erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_V_address0),
    .ce0(buf_2_V_ce0),
    .q0(buf_2_V_q0),
    .address1(buf_2_V_address1),
    .ce1(buf_2_V_ce1),
    .we1(buf_2_V_we1),
    .d1(buf_2_V_d1)
);

erosion_accel_xfExtractPixels_1_1_0_s src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538(
    .ap_ready(src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_ready),
    .p_read1(ap_phi_mux_buf_cop_V_0_0_phi_fu_508_p4),
    .ap_return(src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return)
);

erosion_accel_xfExtractPixels_1_1_0_s src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544(
    .ap_ready(src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_ready),
    .p_read1(ap_phi_mux_buf_cop_V_1_phi_fu_519_p4),
    .ap_return(src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return)
);

erosion_accel_xfExtractPixels_1_1_0_s src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550(
    .ap_ready(src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_ready),
    .p_read1(ap_phi_mux_buf_cop_V_2_phi_fu_530_p4),
    .ap_return(src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_return)
);

erosion_accel_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U80(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(trunc_ln324_1_reg_1189),
    .dout(buf_cop_V_0_fu_796_p5)
);

erosion_accel_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U81(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(trunc_ln324_2_reg_1194),
    .dout(tmp_fu_808_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state4))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state4))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state4);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp3_flush_enable)) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end else if ((((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b0) & (1'b1 == ap_condition_pp3_exit_iter3_state13)) | ((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
            ap_enable_reg_pp3_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter3_state13))) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter2;
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end else if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_enable_reg_pp3_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if (((icmp_ln882_5_fu_764_p2 == 1'd0) & (icmp_ln882_4_fu_753_p2 == 1'd1))) begin
            ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_504 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_504 <= ap_phi_reg_pp3_iter0_buf_cop_V_0_0_reg_504;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if (((icmp_ln882_5_fu_764_p2 == 1'd0) & (icmp_ln882_4_fu_753_p2 == 1'd1))) begin
            ap_phi_reg_pp3_iter1_buf_cop_V_1_reg_515 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_buf_cop_V_1_reg_515 <= ap_phi_reg_pp3_iter0_buf_cop_V_1_reg_515;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if (((icmp_ln882_5_fu_764_p2 == 1'd0) & (icmp_ln882_4_fu_753_p2 == 1'd1))) begin
            ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_526 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_526 <= ap_phi_reg_pp3_iter0_buf_cop_V_2_reg_526;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if ((1'b1 == ap_condition_446)) begin
            ap_phi_reg_pp3_iter1_empty_40_reg_493 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_empty_40_reg_493 <= ap_phi_reg_pp3_iter0_empty_40_reg_493;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_272)) begin
        if ((1'b1 == ap_condition_86)) begin
            ap_phi_reg_pp3_iter2_empty_40_reg_493 <= imgInput_417_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter2_empty_40_reg_493 <= ap_phi_reg_pp3_iter1_empty_40_reg_493;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_36_reg_340 <= 13'd0;
    end else if (((icmp_ln882_reg_1101 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        empty_36_reg_340 <= add_ln695_reg_1105;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        empty_37_reg_352 <= 13'd0;
    end else if (((icmp_ln882_1_fu_624_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        empty_37_reg_352 <= add_ln695_1_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_38_reg_396 <= add_ln695_2_fu_991_p2;
    end else if (((icmp_ln882_2_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        empty_38_reg_396 <= 13'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        empty_39_reg_408 <= add_ln695_3_reg_1203;
    end else if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        empty_39_reg_408 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        p_Val2_1_reg_444 <= src_buf_V_1_0_reg_432;
    end else if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        p_Val2_1_reg_444 <= 8'd255;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        p_Val2_2_reg_420 <= src_buf_V_2_0_reg_480;
    end else if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        p_Val2_2_reg_420 <= 8'd255;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        p_Val2_s_reg_468 <= src_buf_V_0_0_reg_456;
    end else if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        p_Val2_s_reg_468 <= 8'd255;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_ind_V_0_reg_384 <= row_ind_V_1_1_reg_373;
    end else if (((icmp_ln882_2_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        row_ind_V_0_reg_384 <= row_ind_V_0_0_load_reg_1078;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_ind_V_1_1_reg_373 <= row_ind_V_2_reg_363;
    end else if (((icmp_ln882_2_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        row_ind_V_1_1_reg_373 <= row_ind_V_1_0_load_reg_1083;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln263_fu_569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_1_reg_329 <= init_row_ind_fu_575_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_ind_V_1_reg_329 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_ind_V_2_reg_363 <= row_ind_V_0_reg_384;
    end else if (((icmp_ln882_2_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        row_ind_V_2_reg_363 <= row_ind_V_2_0_load_reg_1088;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        src_buf_V_0_0_reg_456 <= src_buf_V_0_1_reg_1236;
    end else if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        src_buf_V_0_0_reg_456 <= 8'd255;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        src_buf_V_1_0_reg_432 <= src_buf_V_1_1_reg_1241;
    end else if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        src_buf_V_1_0_reg_432 <= 8'd255;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        src_buf_V_2_0_reg_480 <= src_buf_V_2_1_reg_1246;
    end else if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        src_buf_V_2_0_reg_480 <= 8'd255;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln1620_reg_1123 <= add_ln1620_fu_649_p2;
        icmp_ln882_2_reg_1128 <= icmp_ln882_2_fu_664_p2;
        op2_assign_reg_1118 <= op2_assign_fu_643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        add_ln695_3_reg_1203 <= add_ln695_3_fu_758_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        add_ln695_reg_1105 <= add_ln695_fu_609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_504 <= ap_phi_reg_pp3_iter1_buf_cop_V_0_0_reg_504;
        ap_phi_reg_pp3_iter2_buf_cop_V_1_reg_515 <= ap_phi_reg_pp3_iter1_buf_cop_V_1_reg_515;
        ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_526 <= ap_phi_reg_pp3_iter1_buf_cop_V_2_reg_526;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_504 <= ap_phi_reg_pp3_iter2_buf_cop_V_0_0_reg_504;
        ap_phi_reg_pp3_iter3_buf_cop_V_1_reg_515 <= ap_phi_reg_pp3_iter2_buf_cop_V_1_reg_515;
        ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_526 <= ap_phi_reg_pp3_iter2_buf_cop_V_2_reg_526;
        ap_phi_reg_pp3_iter3_empty_40_reg_493 <= ap_phi_reg_pp3_iter2_empty_40_reg_493;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_3_fu_723_p2 == 1'd1) & (icmp_ln882_2_reg_1128 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        cmp_i_i138_i_reg_1181 <= cmp_i_i138_i_fu_728_p2;
        trunc_ln324_1_reg_1189 <= trunc_ln324_1_fu_737_p1;
        trunc_ln324_2_reg_1194 <= trunc_ln324_2_fu_741_p1;
        trunc_ln324_reg_1185 <= trunc_ln324_fu_733_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        empty_39_reg_408_pp3_iter1_reg <= empty_39_reg_408;
        icmp_ln882_4_reg_1199 <= icmp_ln882_4_fu_753_p2;
        icmp_ln882_4_reg_1199_pp3_iter1_reg <= icmp_ln882_4_reg_1199;
        icmp_ln882_5_reg_1208_pp3_iter1_reg <= icmp_ln882_5_reg_1208;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_4_reg_1199_pp3_iter2_reg == 1'd1))) begin
        empty_45_reg_1253 <= empty_45_fu_925_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_reg_1073 <= empty_fu_556_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        icmp_ln882_4_reg_1199_pp3_iter2_reg <= icmp_ln882_4_reg_1199_pp3_iter1_reg;
        icmp_ln882_4_reg_1199_pp3_iter3_reg <= icmp_ln882_4_reg_1199_pp3_iter2_reg;
        icmp_ln882_5_reg_1208_pp3_iter2_reg <= icmp_ln882_5_reg_1208_pp3_iter1_reg;
        icmp_ln886_reg_1232_pp3_iter3_reg <= icmp_ln886_reg_1232;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_4_fu_753_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln882_5_reg_1208 <= icmp_ln882_5_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln882_reg_1101 <= icmp_ln882_fu_604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln882_4_reg_1199_pp3_iter1_reg == 1'd1))) begin
        icmp_ln886_reg_1232 <= icmp_ln886_fu_790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln263_fu_569_p2 == 1'd0) & (ap_phi_mux_row_ind_V_1_phi_fu_333_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_0_0_fu_116[1 : 0] <= zext_ln304_fu_581_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_ind_V_0_0_load_reg_1078[1 : 0] <= row_ind_V_0_0_fu_116[1 : 0];
        row_ind_V_1_0_load_reg_1083[1 : 0] <= row_ind_V_1_0_fu_120[1 : 0];
        row_ind_V_2_0_load_reg_1088[1 : 0] <= row_ind_V_2_0_fu_124[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln263_fu_569_p2 == 1'd0) & (ap_phi_mux_row_ind_V_1_phi_fu_333_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_1_0_fu_120[1 : 0] <= zext_ln304_fu_581_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_row_ind_V_1_phi_fu_333_p4 == 2'd1) & ~(ap_phi_mux_row_ind_V_1_phi_fu_333_p4 == 2'd0) & (icmp_ln263_fu_569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        row_ind_V_2_0_fu_124[1 : 0] <= zext_ln304_fu_581_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1) & (icmp_ln882_4_reg_1199_pp3_iter2_reg == 1'd1))) begin
        src_buf_V_0_1_reg_1236 <= src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return;
        src_buf_V_1_1_reg_1241 <= src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return;
        src_buf_V_2_1_reg_1246 <= src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_2_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        tobool_i_i_1983_reg_1137 <= tobool_i_i_1983_fu_675_p2;
        tobool_i_i_1_1_reg_1152 <= tobool_i_i_1_1_fu_690_p2;
        tobool_i_i_1_2_reg_1157 <= tobool_i_i_1_2_fu_695_p2;
        tobool_i_i_1_reg_1147 <= tobool_i_i_1_fu_685_p2;
        tobool_i_i_21010_reg_1142 <= tobool_i_i_21010_fu_680_p2;
        tobool_i_i_2_1_reg_1167 <= tobool_i_i_2_1_fu_705_p2;
        tobool_i_i_2_2_reg_1172 <= tobool_i_i_2_2_fu_710_p2;
        tobool_i_i_2_reg_1162 <= tobool_i_i_2_fu_700_p2;
        tobool_i_i_reg_1132 <= tobool_i_i_fu_670_p2;
    end
end

always @ (*) begin
    if ((icmp_ln882_fu_604_p2 == 1'd0)) begin
        ap_condition_pp1_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_condition_pp3_exit_iter3_state13 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter3_state13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln882_4_fu_753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_condition_pp3_flush_enable = 1'b1;
    end else begin
        ap_condition_pp3_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state9) & ((icmp_ln882_3_fu_723_p2 == 1'd0) | (icmp_ln882_2_reg_1128 == 1'd1))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_5_reg_1208_pp3_iter2_reg == 1'd1) & (icmp_ln882_4_reg_1199_pp3_iter2_reg == 1'd1))) begin
        ap_phi_mux_buf_cop_V_0_0_phi_fu_508_p4 = buf_cop_V_0_fu_796_p5;
    end else begin
        ap_phi_mux_buf_cop_V_0_0_phi_fu_508_p4 = ap_phi_reg_pp3_iter3_buf_cop_V_0_0_reg_504;
    end
end

always @ (*) begin
    if (((icmp_ln882_5_reg_1208_pp3_iter2_reg == 1'd1) & (icmp_ln882_4_reg_1199_pp3_iter2_reg == 1'd1))) begin
        ap_phi_mux_buf_cop_V_1_phi_fu_519_p4 = tmp_fu_808_p5;
    end else begin
        ap_phi_mux_buf_cop_V_1_phi_fu_519_p4 = ap_phi_reg_pp3_iter3_buf_cop_V_1_reg_515;
    end
end

always @ (*) begin
    if (((icmp_ln882_5_reg_1208_pp3_iter2_reg == 1'd1) & (icmp_ln882_4_reg_1199_pp3_iter2_reg == 1'd1))) begin
        ap_phi_mux_buf_cop_V_2_phi_fu_530_p4 = ap_phi_reg_pp3_iter3_empty_40_reg_493;
    end else begin
        ap_phi_mux_buf_cop_V_2_phi_fu_530_p4 = ap_phi_reg_pp3_iter3_buf_cop_V_2_reg_526;
    end
end

always @ (*) begin
    if (((icmp_ln882_reg_1101 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_empty_36_phi_fu_344_p4 = add_ln695_reg_1105;
    end else begin
        ap_phi_mux_empty_36_phi_fu_344_p4 = empty_36_reg_340;
    end
end

always @ (*) begin
    if (((icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_empty_39_phi_fu_412_p4 = add_ln695_3_reg_1203;
    end else begin
        ap_phi_mux_empty_39_phi_fu_412_p4 = empty_39_reg_408;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        ap_phi_mux_p_Val2_1_phi_fu_448_p4 = src_buf_V_1_0_reg_432;
    end else begin
        ap_phi_mux_p_Val2_1_phi_fu_448_p4 = p_Val2_1_reg_444;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        ap_phi_mux_p_Val2_s_phi_fu_472_p4 = src_buf_V_0_0_reg_456;
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_472_p4 = p_Val2_s_reg_468;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4 = src_buf_V_0_1_reg_1236;
    end else begin
        ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4 = src_buf_V_0_0_reg_456;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln882_4_reg_1199_pp3_iter3_reg == 1'd1))) begin
        ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4 = src_buf_V_1_1_reg_1241;
    end else begin
        ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4 = src_buf_V_1_0_reg_432;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ((icmp_ln882_3_fu_723_p2 == 1'd0) | (icmp_ln882_2_reg_1128 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (trunc_ln324_reg_1185 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_0_V_address1 = zext_ln538_2_fu_776_p1;
    end else if (((cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (trunc_ln324_reg_1185 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_0_V_address1 = zext_ln538_3_fu_769_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_0_V_address1 = zext_ln538_1_fu_635_p1;
    end else begin
        buf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        buf_0_V_ce0 = 1'b1;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_reg_1185 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_reg_1185 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        buf_0_V_ce1 = 1'b1;
    end else begin
        buf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (trunc_ln324_reg_1185 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_0_V_d1 = imgInput_417_dout;
    end else if (((1'b1 == ap_CS_fsm_state7) | ((cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (trunc_ln324_reg_1185 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        buf_0_V_d1 = 8'd255;
    end else begin
        buf_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_reg_1185 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_reg_1185 == 2'd0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln882_1_fu_624_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)))) begin
        buf_0_V_we1 = 1'b1;
    end else begin
        buf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (trunc_ln324_reg_1185 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_1_V_address1 = zext_ln538_2_fu_776_p1;
    end else if (((cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (trunc_ln324_reg_1185 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_1_V_address1 = zext_ln538_3_fu_769_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_1_V_address1 = zext_ln538_fu_615_p1;
    end else begin
        buf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        buf_1_V_ce0 = 1'b1;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_reg_1185 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_reg_1185 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_1_V_ce1 = 1'b1;
    end else begin
        buf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (trunc_ln324_reg_1185 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        buf_1_V_d1 = 8'd255;
    end else if ((((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (trunc_ln324_reg_1185 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_1_V_d1 = imgInput_417_dout;
    end else begin
        buf_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_reg_1185 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln882_reg_1101 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (trunc_ln324_reg_1185 == 2'd1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        buf_1_V_we1 = 1'b1;
    end else begin
        buf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_896)) begin
        if ((cmp_i_i138_i_reg_1181 == 1'd1)) begin
            buf_2_V_address1 = zext_ln538_2_fu_776_p1;
        end else if ((cmp_i_i138_i_reg_1181 == 1'd0)) begin
            buf_2_V_address1 = zext_ln538_3_fu_769_p1;
        end else begin
            buf_2_V_address1 = 'bx;
        end
    end else begin
        buf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        buf_2_V_ce0 = 1'b1;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln324_reg_1185 == 2'd0) & ~(trunc_ln324_reg_1185 == 2'd1) & (cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~(trunc_ln324_reg_1185 == 2'd0) & ~(trunc_ln324_reg_1185 == 2'd1) & (cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        buf_2_V_ce1 = 1'b1;
    end else begin
        buf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_896)) begin
        if ((cmp_i_i138_i_reg_1181 == 1'd1)) begin
            buf_2_V_d1 = imgInput_417_dout;
        end else if ((cmp_i_i138_i_reg_1181 == 1'd0)) begin
            buf_2_V_d1 = 8'd255;
        end else begin
            buf_2_V_d1 = 'bx;
        end
    end else begin
        buf_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln324_reg_1185 == 2'd0) & ~(trunc_ln324_reg_1185 == 2'd1) & (cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~(trunc_ln324_reg_1185 == 2'd0) & ~(trunc_ln324_reg_1185 == 2'd1) & (cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        buf_2_V_we1 = 1'b1;
    end else begin
        buf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln882_reg_1101 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        imgInput_417_blk_n = imgInput_417_empty_n;
    end else begin
        imgInput_417_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_predicate_op143_read_state11 == 1'b1)) | ((icmp_ln882_reg_1101 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        imgInput_417_read = 1'b1;
    end else begin
        imgInput_417_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln886_reg_1232_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        imgOutput_418_blk_n = imgOutput_418_full_n;
    end else begin
        imgOutput_418_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln886_reg_1232_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        imgOutput_418_write = 1'b1;
    end else begin
        imgOutput_418_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln263_fu_569_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln882_fu_604_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln882_fu_604_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln882_1_fu_624_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & ((icmp_ln882_3_fu_723_p2 == 1'd0) | (icmp_ln882_2_reg_1128 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1620_fu_649_p2 = (empty_reg_1073 + 14'd1);

assign add_ln695_1_fu_629_p2 = (empty_37_reg_352 + 13'd1);

assign add_ln695_2_fu_991_p2 = (empty_38_reg_396 + 13'd1);

assign add_ln695_3_fu_758_p2 = (ap_phi_mux_empty_39_phi_fu_412_p4 + 13'd1);

assign add_ln695_fu_609_p2 = (ap_phi_mux_empty_36_phi_fu_344_p4 + 13'd1);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((icmp_ln882_reg_1101 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (imgInput_417_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((icmp_ln882_reg_1101 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (imgInput_417_empty_n == 1'b0));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = (((icmp_ln886_reg_1232_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (imgOutput_418_full_n == 1'b0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (imgInput_417_empty_n == 1'b0) & (ap_predicate_op143_read_state11 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = (((icmp_ln886_reg_1232_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (imgOutput_418_full_n == 1'b0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (imgInput_417_empty_n == 1'b0) & (ap_predicate_op143_read_state11 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = (((icmp_ln886_reg_1232_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (imgOutput_418_full_n == 1'b0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (imgInput_417_empty_n == 1'b0) & (ap_predicate_op143_read_state11 == 1'b1)));
end

assign ap_block_state10_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp3_stage0_iter1 = ((imgInput_417_empty_n == 1'b0) & (ap_predicate_op143_read_state11 == 1'b1));
end

assign ap_block_state12_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp3_stage0_iter4 = ((icmp_ln886_reg_1232_pp3_iter3_reg == 1'd0) & (imgOutput_418_full_n == 1'b0));
end

assign ap_block_state4_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp1_stage0_iter1 = ((icmp_ln882_reg_1101 == 1'd1) & (imgInput_417_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_262 = ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_272 = ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_446 = ((cmp_i_i138_i_reg_1181 == 1'd0) & (icmp_ln882_5_fu_764_p2 == 1'd1) & (icmp_ln882_4_fu_753_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_86 = ((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_condition_896 = (~(trunc_ln324_reg_1185 == 2'd0) & ~(trunc_ln324_reg_1185 == 2'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_mux_row_ind_V_1_phi_fu_333_p4 = row_ind_V_1_reg_329;

assign ap_phi_reg_pp3_iter0_buf_cop_V_0_0_reg_504 = 'bx;

assign ap_phi_reg_pp3_iter0_buf_cop_V_1_reg_515 = 'bx;

assign ap_phi_reg_pp3_iter0_buf_cop_V_2_reg_526 = 'bx;

assign ap_phi_reg_pp3_iter0_empty_40_reg_493 = 'bx;

always @ (*) begin
    ap_predicate_op143_read_state11 = ((cmp_i_i138_i_reg_1181 == 1'd1) & (icmp_ln882_5_reg_1208 == 1'd1) & (icmp_ln882_4_reg_1199 == 1'd1));
end

assign buf_0_V_address0 = zext_ln1620_fu_783_p1;

assign buf_1_V_address0 = zext_ln1620_fu_783_p1;

assign buf_2_V_address0 = zext_ln1620_fu_783_p1;

assign cmp_i_i138_i_fu_728_p2 = ((zext_ln882_2_fu_715_p1 < img_height) ? 1'b1 : 1'b0);

assign empty_41_fu_841_p3 = ((tobool_i_i_1983_reg_1137[0:0] === 1'b1) ? p_Result_1_fu_820_p3 : select_ln56_fu_833_p3);

assign empty_42_fu_862_p3 = ((tobool_i_i_21010_reg_1142[0:0] === 1'b1) ? empty_41_fu_841_p3 : select_ln56_1_fu_854_p3);

assign empty_43_fu_883_p3 = ((tobool_i_i_1_reg_1147[0:0] === 1'b1) ? empty_42_fu_862_p3 : select_ln56_2_fu_875_p3);

assign empty_44_fu_904_p3 = ((tobool_i_i_1_1_reg_1152[0:0] === 1'b1) ? empty_43_fu_883_p3 : select_ln56_3_fu_896_p3);

assign empty_45_fu_925_p3 = ((tobool_i_i_1_2_reg_1157[0:0] === 1'b1) ? empty_44_fu_904_p3 : select_ln56_4_fu_917_p3);

assign empty_46_fu_944_p3 = ((tobool_i_i_2_reg_1162[0:0] === 1'b1) ? empty_45_reg_1253 : select_ln56_5_fu_937_p3);

assign empty_47_fu_964_p3 = ((tobool_i_i_2_1_reg_1167[0:0] === 1'b1) ? empty_46_fu_944_p3 : select_ln56_6_fu_956_p3);

assign empty_fu_556_p1 = img_width[13:0];

assign icmp_ln263_fu_569_p2 = ((row_ind_V_1_reg_329 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln882_10_fu_911_p2 = ((src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return < empty_44_fu_904_p3) ? 1'b1 : 1'b0);

assign icmp_ln882_11_fu_932_p2 = ((p_Val2_2_reg_420 < empty_45_reg_1253) ? 1'b1 : 1'b0);

assign icmp_ln882_12_fu_950_p2 = ((src_buf_V_2_0_reg_480 < empty_46_fu_944_p3) ? 1'b1 : 1'b0);

assign icmp_ln882_13_fu_971_p2 = ((src_buf_V_2_1_reg_1246 < empty_47_fu_964_p3) ? 1'b1 : 1'b0);

assign icmp_ln882_1_fu_624_p2 = ((zext_ln882_1_fu_620_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln882_2_fu_664_p2 = ((tmp_1_fu_654_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln882_3_fu_723_p2 = ((zext_ln882_3_fu_719_p1 < op2_assign_reg_1118) ? 1'b1 : 1'b0);

assign icmp_ln882_4_fu_753_p2 = ((zext_ln882_5_fu_749_p1 < add_ln1620_reg_1123) ? 1'b1 : 1'b0);

assign icmp_ln882_5_fu_764_p2 = ((zext_ln882_4_fu_745_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln882_6_fu_827_p2 = ((ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4 < p_Result_1_fu_820_p3) ? 1'b1 : 1'b0);

assign icmp_ln882_7_fu_848_p2 = ((src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return < empty_41_fu_841_p3) ? 1'b1 : 1'b0);

assign icmp_ln882_8_fu_869_p2 = ((ap_phi_mux_p_Val2_1_phi_fu_448_p4 < empty_42_fu_862_p3) ? 1'b1 : 1'b0);

assign icmp_ln882_9_fu_890_p2 = ((ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4 < empty_43_fu_883_p3) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_604_p2 = ((zext_ln882_fu_600_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_790_p2 = ((empty_39_reg_408_pp3_iter1_reg == 13'd0) ? 1'b1 : 1'b0);

assign imgOutput_418_din = ((tobool_i_i_2_2_reg_1172[0:0] === 1'b1) ? empty_47_fu_964_p3 : select_ln56_7_fu_976_p3);

assign img_height_cast_fu_640_p1 = img_height;

assign init_row_ind_fu_575_p2 = (row_ind_V_1_reg_329 + 2'd1);

assign op2_assign_fu_643_p2 = (img_height_cast_fu_640_p1 + 17'd1);

assign p_Result_1_fu_820_p3 = ((tobool_i_i_reg_1132[0:0] === 1'b1) ? 8'd255 : ap_phi_mux_p_Val2_s_phi_fu_472_p4);

assign select_ln56_1_fu_854_p3 = ((icmp_ln882_7_fu_848_p2[0:0] === 1'b1) ? src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538_ap_return : empty_41_fu_841_p3);

assign select_ln56_2_fu_875_p3 = ((icmp_ln882_8_fu_869_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_1_phi_fu_448_p4 : empty_42_fu_862_p3);

assign select_ln56_3_fu_896_p3 = ((icmp_ln882_9_fu_890_p2[0:0] === 1'b1) ? ap_phi_mux_src_buf_V_1_0_phi_fu_436_p4 : empty_43_fu_883_p3);

assign select_ln56_4_fu_917_p3 = ((icmp_ln882_10_fu_911_p2[0:0] === 1'b1) ? src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544_ap_return : empty_44_fu_904_p3);

assign select_ln56_5_fu_937_p3 = ((icmp_ln882_11_fu_932_p2[0:0] === 1'b1) ? p_Val2_2_reg_420 : empty_45_reg_1253);

assign select_ln56_6_fu_956_p3 = ((icmp_ln882_12_fu_950_p2[0:0] === 1'b1) ? src_buf_V_2_0_reg_480 : empty_46_fu_944_p3);

assign select_ln56_7_fu_976_p3 = ((icmp_ln882_13_fu_971_p2[0:0] === 1'b1) ? src_buf_V_2_1_reg_1246 : empty_47_fu_964_p3);

assign select_ln56_fu_833_p3 = ((icmp_ln882_6_fu_827_p2[0:0] === 1'b1) ? ap_phi_mux_src_buf_V_0_0_phi_fu_460_p4 : p_Result_1_fu_820_p3);

assign tmp_1_fu_654_p4 = {{op2_assign_fu_643_p2[16:1]}};

assign tobool_i_i_1983_fu_675_p2 = ((p_read1 == 8'd0) ? 1'b1 : 1'b0);

assign tobool_i_i_1_1_fu_690_p2 = ((p_read4 == 8'd0) ? 1'b1 : 1'b0);

assign tobool_i_i_1_2_fu_695_p2 = ((p_read5 == 8'd0) ? 1'b1 : 1'b0);

assign tobool_i_i_1_fu_685_p2 = ((p_read3 == 8'd0) ? 1'b1 : 1'b0);

assign tobool_i_i_21010_fu_680_p2 = ((p_read2 == 8'd0) ? 1'b1 : 1'b0);

assign tobool_i_i_2_1_fu_705_p2 = ((p_read7 == 8'd0) ? 1'b1 : 1'b0);

assign tobool_i_i_2_2_fu_710_p2 = ((p_read8 == 8'd0) ? 1'b1 : 1'b0);

assign tobool_i_i_2_fu_700_p2 = ((p_read6 == 8'd0) ? 1'b1 : 1'b0);

assign tobool_i_i_fu_670_p2 = ((p_read == 8'd0) ? 1'b1 : 1'b0);

assign trunc_ln324_1_fu_737_p1 = row_ind_V_0_reg_384[1:0];

assign trunc_ln324_2_fu_741_p1 = row_ind_V_1_1_reg_373[1:0];

assign trunc_ln324_fu_733_p1 = row_ind_V_2_reg_363[1:0];

assign zext_ln1620_fu_783_p1 = empty_39_reg_408_pp3_iter1_reg;

assign zext_ln304_fu_581_p1 = row_ind_V_1_reg_329;

assign zext_ln538_1_fu_635_p1 = empty_37_reg_352;

assign zext_ln538_2_fu_776_p1 = empty_39_reg_408;

assign zext_ln538_3_fu_769_p1 = empty_39_reg_408;

assign zext_ln538_fu_615_p1 = empty_36_reg_340;

assign zext_ln882_1_fu_620_p1 = empty_37_reg_352;

assign zext_ln882_2_fu_715_p1 = empty_38_reg_396;

assign zext_ln882_3_fu_719_p1 = empty_38_reg_396;

assign zext_ln882_4_fu_745_p1 = ap_phi_mux_empty_39_phi_fu_412_p4;

assign zext_ln882_5_fu_749_p1 = ap_phi_mux_empty_39_phi_fu_412_p4;

assign zext_ln882_fu_600_p1 = ap_phi_mux_empty_36_phi_fu_344_p4;

always @ (posedge ap_clk) begin
    row_ind_V_0_0_load_reg_1078[12:2] <= 11'b00000000000;
    row_ind_V_1_0_load_reg_1083[12:2] <= 11'b00000000000;
    row_ind_V_2_0_load_reg_1088[12:2] <= 11'b00000000000;
    row_ind_V_0_0_fu_116[12:2] <= 11'b00000000000;
    row_ind_V_1_0_fu_120[12:2] <= 11'b00000000000;
    row_ind_V_2_0_fu_124[12:2] <= 11'b00000000000;
end

endmodule //erosion_accel_xferode_128_128_1_0_1_0_129_3_3_s
