<html>
    <head>
        <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>Examples Results</title>
        <style>
              body {font-family: Arial;}
              h1 {font-size: 18pt; font-weight: bold;}
              h2 {font-size: 16pt; font-weight: bold;}
              h3 {font-size: 14pt; font-weight: bold;}
              h4 {font-size: 12pt; font-weight: bold;}
              h5 {font-size: 11pt; font-weight: bold;}
              p {font-size: 10pt;}
              th {font-size: 9pt; font-weight: bold;}
              td {font-size: 9pt;}
        </style>
    </head>
    <body>
        </p><a name="tocLink">
            <h1><font color="CC092F">Table of Contents</font></h1></a>
            <table style="width:30%" border="1" cellpadding="5">
                <tr bgcolor="#D0D0CE">
                    <th>#</th>
                    <th>Commands</th>
                </tr>
                <tr>
                    <td>0.</td>
                    <td><a href="#PHY INFo">PHY INFo</a></td>
                </tr>
                <tr>
                    <td>1.</td>
                    <td><a href="#PHY PRBS Set sfi mode=mac poly=3">PHY PRBS Set sfi mode=mac poly=3</a></td>
                </tr>
                <tr>
                    <td>2.</td>
                    <td><a href="#PHY PRBS Set 1 poly=X31_X28_1 invert=1">PHY PRBS Set 1 poly=X31_X28_1 invert=1</a></td>
                </tr>
                <tr>
                    <td>3.</td>
                    <td><a href="#PHY PRBS Get 1 interval=1">PHY PRBS Get 1 interval=1</a></td>
                </tr>
                <tr>
                    <td>4.</td>
                    <td><a href="#PHY PRBS CLear sfi">PHY PRBS CLear sfi</a></td>
                </tr>
                <tr>
                    <td>5.</td>
                    <td><a href="#PHY PRBS CLear 13">PHY PRBS CLear 13</a></td>
                </tr>
                <tr>
                    <td>6.</td>
                    <td><a href="#PHY MeaSuRe sfi">PHY MeaSuRe sfi</a></td>
                </tr>
                <tr>
                    <td>7.</td>
                    <td><a href="#PHY MeaSuRe 1 rx">PHY MeaSuRe 1 rx</a></td>
                </tr>
                <tr>
                    <td>8.</td>
                    <td><a href="#PHY CL72 sfi">PHY CL72 sfi</a></td>
                </tr>
                <tr>
                    <td>9.</td>
                    <td><a href="#PHY CL72 1 on">PHY CL72 1 on</a></td>
                </tr>
                <tr>
                    <td>10.</td>
                    <td><a href="#PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96">PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96</a></td>
                </tr>
                <tr>
                    <td>11.</td>
                    <td><a href="#PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96 data=0x1">PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96 data=0x1</a></td>
                </tr>
                <tr>
                    <td>12.</td>
                    <td><a href="#PHY DSC fabric1 state">PHY DSC fabric1 state</a></td>
                </tr>
                <tr>
                    <td>13.</td>
                    <td><a href="#PHY DSC 1 config">PHY DSC 1 config</a></td>
                </tr>
                <tr>
                    <td>14.</td>
                    <td><a href="#PHY DSC 13">PHY DSC 13</a></td>
                </tr>
                <tr>
                    <td>15.</td>
                    <td><a href="#PHY DSC fabric1 state_eye">PHY DSC fabric1 state_eye</a></td>
                </tr>
                <tr>
                    <td>16.</td>
                    <td><a href="#PHY LIST sfi pmd">PHY LIST sfi pmd</a></td>
                </tr>
                <tr>
                    <td>17.</td>
                    <td><a href="#PHY LIST 13 ctrl">PHY LIST 13 ctrl</a></td>
                </tr>
                <tr>
                    <td>18.</td>
                    <td><a href="#PHY Set sfi reg=DIG_RST_CTL_PMDr data=0x1">PHY Set sfi reg=DIG_RST_CTL_PMDr data=0x1</a></td>
                </tr>
                <tr>
                    <td>19.</td>
                    <td><a href="#PHY Set 13 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB dt=0x1">PHY Set 13 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB dt=0x1</a></td>
                </tr>
                <tr>
                    <td>20.</td>
                    <td><a href="#PHY Set 14 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB lane=0 pindx=0 dt=0x1">PHY Set 14 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB lane=0 pindx=0 dt=0x1</a></td>
                </tr>
                <tr>
                    <td>21.</td>
                    <td><a href="#PHY Set 1 reg=0xd101 data=0x1">PHY Set 1 reg=0xd101 data=0x1</a></td>
                </tr>
                <tr>
                    <td>22.</td>
                    <td><a href="#PHY Get sfi nz *pmd">PHY Get sfi nz *pmd</a></td>
                </tr>
                <tr>
                    <td>23.</td>
                    <td><a href="#PHY Get 1 nz *">PHY Get 1 nz *</a></td>
                </tr>
                <tr>
                    <td>24.</td>
                    <td><a href="#PHY Get 13 DIG_RST_CTL_PMDr">PHY Get 13 DIG_RST_CTL_PMDr</a></td>
                </tr>
                <tr>
                    <td>25.</td>
                    <td><a href="#PHY Get 13 DIG_RST_CTL_PMDr lane=0 pindx=0">PHY Get 13 DIG_RST_CTL_PMDr lane=0 pindx=0</a></td>
                </tr>
                <tr>
                    <td>26.</td>
                    <td><a href="#PHY Get 14 nz DIG_RST_CTL_PMDr">PHY Get 14 nz DIG_RST_CTL_PMDr</a></td>
                </tr>
                <tr>
                    <td>27.</td>
                    <td><a href="#PHY EYEScan 1 lane=0">PHY EYEScan 1 lane=0</a></td>
                </tr>
                <tr>
                    <td>28.</td>
                    <td><a href="#PHY EYEScan 13 type=1">PHY EYEScan 13 type=1</a></td>
                </tr>
                <tr>
                    <td>29.</td>
                    <td><a href="#PHY EYEScan 13 type=4 ber_scan_mode=1 timer_control=100 max_err_control=51">PHY EYEScan 13 type=4 ber_scan_mode=1 timer_control=100 max_err_control=51</a></td>
                </tr>
                <tr>
                    <td>30.</td>
                    <td><a href="#PHY BerProJ 1">PHY BerProJ 1</a></td>
                </tr>
                <tr>
                    <td>31.</td>
                    <td><a href="#PHY BerProJ 13 hist_errcnt_threshold=4 sample_time=120">PHY BerProJ 13 hist_errcnt_threshold=4 sample_time=120</a></td>
                </tr>
                <tr>
                    <td>32.</td>
                    <td><a href="#PHY FECStat COUnters sfi">PHY FECStat COUnters sfi</a></td>
                </tr>
                <tr>
                    <td>33.</td>
                    <td><a href="#PHY FECStat COUnters 1">PHY FECStat COUnters 1</a></td>
                </tr>
                <tr>
                    <td>34.</td>
                    <td><a href="#PHY FECStat BER sfi">PHY FECStat BER sfi</a></td>
                </tr>
                <tr>
                    <td>35.</td>
                    <td><a href="#PHY FECStat BER 1">PHY FECStat BER 1</a></td>
                </tr>
                <tr>
                    <td>36.</td>
                    <td><a href="#PHY PRBSStat START 1 interval=30">PHY PRBSStat START 1 interval=30</a></td>
                </tr>
                <tr>
                    <td>37.</td>
                    <td><a href="#PHY PRBSStat START 1">PHY PRBSStat START 1</a></td>
                </tr>
                <tr>
                    <td>38.</td>
                    <td><a href="#PHY PRBSStat START">PHY PRBSStat START</a></td>
                </tr>
                <tr>
                    <td>39.</td>
                    <td><a href="#PHY PRBSStat STOP">PHY PRBSStat STOP</a></td>
                </tr>
                <tr>
                    <td>40.</td>
                    <td><a href="#PHY PRBSStat COUnters">PHY PRBSStat COUnters</a></td>
                </tr>
                <tr>
                    <td>41.</td>
                    <td><a href="#PHY PRBSStat BER">PHY PRBSStat BER</a></td>
                </tr>
                <tr>
                    <td>42.</td>
                    <td><a href="#PHY PRBSStat CLear">PHY PRBSStat CLear</a></td>
                </tr>
            </table>
        <h5><a name="PHY INFo">PHY INFo</a></h5>
        <textarea cols='180' rows='198' >=====================================================&#13;&#10;|                     PHY INFO Dump:                |&#13;&#10;=====================================================&#13;&#10;| Port        | ID0 | ID1 | ADDR  | Name            |&#13;&#10;=====================================================&#13;&#10;| sfi0(0)     | 0x0 | 0x0 | 0xa0  | BLACKHAWK16/0   |&#13;&#10;| sfi1(1)     | 0x0 | 0x0 | 0xa0  | BLACKHAWK16/1   |&#13;&#10;| sfi2(2)     | 0x0 | 0x0 | 0xa0  | BLACKHAWK16/2   |&#13;&#10;| sfi3(3)     | 0x0 | 0x0 | 0xa0  | BLACKHAWK16/3   |&#13;&#10;| sfi4(4)     | 0x0 | 0x0 | 0xa0  | BLACKHAWK16/4   |&#13;&#10;| sfi5(5)     | 0x0 | 0x0 | 0xa0  | BLACKHAWK16/5   |&#13;&#10;| sfi6(6)     | 0x0 | 0x0 | 0xa0  | BLACKHAWK16/6   |&#13;&#10;| sfi7(7)     | 0x0 | 0x0 | 0xa0  | BLACKHAWK16/7   |&#13;&#10;| sfi8(8)     | 0x0 | 0x0 | 0xa1  | BLACKHAWK16/8   |&#13;&#10;| sfi9(9)     | 0x0 | 0x0 | 0xa1  | BLACKHAWK16/9   |&#13;&#10;| sfi10(10)   | 0x0 | 0x0 | 0xa1  | BLACKHAWK16/10  |&#13;&#10;| sfi11(11)   | 0x0 | 0x0 | 0xa1  | BLACKHAWK16/11  |&#13;&#10;| sfi12(12)   | 0x0 | 0x0 | 0xa1  | BLACKHAWK16/12  |&#13;&#10;| sfi13(13)   | 0x0 | 0x0 | 0xa1  | BLACKHAWK16/13  |&#13;&#10;| sfi14(14)   | 0x0 | 0x0 | 0xa1  | BLACKHAWK16/14  |&#13;&#10;| sfi15(15)   | 0x0 | 0x0 | 0xa1  | BLACKHAWK16/15  |&#13;&#10;| sfi16(16)   | 0x0 | 0x0 | 0xa2  | BLACKHAWK16/16  |&#13;&#10;| sfi17(17)   | 0x0 | 0x0 | 0xa2  | BLACKHAWK16/17  |&#13;&#10;| sfi18(18)   | 0x0 | 0x0 | 0xa2  | BLACKHAWK16/18  |&#13;&#10;| sfi19(19)   | 0x0 | 0x0 | 0xa2  | BLACKHAWK16/19  |&#13;&#10;| sfi20(20)   | 0x0 | 0x0 | 0xa2  | BLACKHAWK16/20  |&#13;&#10;| sfi21(21)   | 0x0 | 0x0 | 0xa2  | BLACKHAWK16/21  |&#13;&#10;| sfi22(22)   | 0x0 | 0x0 | 0xa2  | BLACKHAWK16/22  |&#13;&#10;| sfi23(23)   | 0x0 | 0x0 | 0xa2  | BLACKHAWK16/23  |&#13;&#10;| sfi24(24)   | 0x0 | 0x0 | 0xa3  | BLACKHAWK16/24  |&#13;&#10;| sfi25(25)   | 0x0 | 0x0 | 0xa3  | BLACKHAWK16/25  |&#13;&#10;| sfi26(26)   | 0x0 | 0x0 | 0xa3  | BLACKHAWK16/26  |&#13;&#10;| sfi27(27)   | 0x0 | 0x0 | 0xa3  | BLACKHAWK16/27  |&#13;&#10;| sfi28(28)   | 0x0 | 0x0 | 0xa3  | BLACKHAWK16/28  |&#13;&#10;| sfi29(29)   | 0x0 | 0x0 | 0xa3  | BLACKHAWK16/29  |&#13;&#10;| sfi30(30)   | 0x0 | 0x0 | 0xa3  | BLACKHAWK16/30  |&#13;&#10;| sfi31(31)   | 0x0 | 0x0 | 0xa3  | BLACKHAWK16/31  |&#13;&#10;| sfi32(32)   | 0x0 | 0x0 | 0xa4  | BLACKHAWK16/32  |&#13;&#10;| sfi33(33)   | 0x0 | 0x0 | 0xa4  | BLACKHAWK16/33  |&#13;&#10;| sfi34(34)   | 0x0 | 0x0 | 0xa4  | BLACKHAWK16/34  |&#13;&#10;| sfi35(35)   | 0x0 | 0x0 | 0xa4  | BLACKHAWK16/35  |&#13;&#10;| sfi36(36)   | 0x0 | 0x0 | 0xa4  | BLACKHAWK16/36  |&#13;&#10;| sfi37(37)   | 0x0 | 0x0 | 0xa4  | BLACKHAWK16/37  |&#13;&#10;| sfi38(38)   | 0x0 | 0x0 | 0xa4  | BLACKHAWK16/38  |&#13;&#10;| sfi39(39)   | 0x0 | 0x0 | 0xa4  | BLACKHAWK16/39  |&#13;&#10;| sfi40(40)   | 0x0 | 0x0 | 0xa5  | BLACKHAWK16/40  |&#13;&#10;| sfi41(41)   | 0x0 | 0x0 | 0xa5  | BLACKHAWK16/41  |&#13;&#10;| sfi42(42)   | 0x0 | 0x0 | 0xa5  | BLACKHAWK16/42  |&#13;&#10;| sfi43(43)   | 0x0 | 0x0 | 0xa5  | BLACKHAWK16/43  |&#13;&#10;| sfi44(44)   | 0x0 | 0x0 | 0xa5  | BLACKHAWK16/44  |&#13;&#10;| sfi45(45)   | 0x0 | 0x0 | 0xa5  | BLACKHAWK16/45  |&#13;&#10;| sfi46(46)   | 0x0 | 0x0 | 0xa5  | BLACKHAWK16/46  |&#13;&#10;| sfi47(47)   | 0x0 | 0x0 | 0xa5  | BLACKHAWK16/47  |&#13;&#10;| sfi48(48)   | 0x0 | 0x0 | 0xc0  | BLACKHAWK16/48  |&#13;&#10;| sfi49(49)   | 0x0 | 0x0 | 0xc0  | BLACKHAWK16/49  |&#13;&#10;| sfi50(50)   | 0x0 | 0x0 | 0xc0  | BLACKHAWK16/50  |&#13;&#10;| sfi51(51)   | 0x0 | 0x0 | 0xc0  | BLACKHAWK16/51  |&#13;&#10;| sfi52(52)   | 0x0 | 0x0 | 0xc0  | BLACKHAWK16/52  |&#13;&#10;| sfi53(53)   | 0x0 | 0x0 | 0xc0  | BLACKHAWK16/53  |&#13;&#10;| sfi54(54)   | 0x0 | 0x0 | 0xc0  | BLACKHAWK16/54  |&#13;&#10;| sfi55(55)   | 0x0 | 0x0 | 0xc0  | BLACKHAWK16/55  |&#13;&#10;| sfi56(56)   | 0x0 | 0x0 | 0xc1  | BLACKHAWK16/56  |&#13;&#10;| sfi57(57)   | 0x0 | 0x0 | 0xc1  | BLACKHAWK16/57  |&#13;&#10;| sfi58(58)   | 0x0 | 0x0 | 0xc1  | BLACKHAWK16/58  |&#13;&#10;| sfi59(59)   | 0x0 | 0x0 | 0xc1  | BLACKHAWK16/59  |&#13;&#10;| sfi60(60)   | 0x0 | 0x0 | 0xc1  | BLACKHAWK16/60  |&#13;&#10;| sfi61(61)   | 0x0 | 0x0 | 0xc1  | BLACKHAWK16/61  |&#13;&#10;| sfi62(62)   | 0x0 | 0x0 | 0xc1  | BLACKHAWK16/62  |&#13;&#10;| sfi63(63)   | 0x0 | 0x0 | 0xc1  | BLACKHAWK16/63  |&#13;&#10;| sfi64(64)   | 0x0 | 0x0 | 0xc2  | BLACKHAWK16/64  |&#13;&#10;| sfi65(65)   | 0x0 | 0x0 | 0xc2  | BLACKHAWK16/65  |&#13;&#10;| sfi66(66)   | 0x0 | 0x0 | 0xc2  | BLACKHAWK16/66  |&#13;&#10;| sfi67(67)   | 0x0 | 0x0 | 0xc2  | BLACKHAWK16/67  |&#13;&#10;| sfi68(68)   | 0x0 | 0x0 | 0xc2  | BLACKHAWK16/68  |&#13;&#10;| sfi69(69)   | 0x0 | 0x0 | 0xc2  | BLACKHAWK16/69  |&#13;&#10;| sfi70(70)   | 0x0 | 0x0 | 0xc2  | BLACKHAWK16/70  |&#13;&#10;| sfi71(71)   | 0x0 | 0x0 | 0xc2  | BLACKHAWK16/71  |&#13;&#10;| sfi72(72)   | 0x0 | 0x0 | 0xc3  | BLACKHAWK16/72  |&#13;&#10;| sfi73(73)   | 0x0 | 0x0 | 0xc3  | BLACKHAWK16/73  |&#13;&#10;| sfi74(74)   | 0x0 | 0x0 | 0xc3  | BLACKHAWK16/74  |&#13;&#10;| sfi75(75)   | 0x0 | 0x0 | 0xc3  | BLACKHAWK16/75  |&#13;&#10;| sfi76(76)   | 0x0 | 0x0 | 0xc3  | BLACKHAWK16/76  |&#13;&#10;| sfi77(77)   | 0x0 | 0x0 | 0xc3  | BLACKHAWK16/77  |&#13;&#10;| sfi78(78)   | 0x0 | 0x0 | 0xc3  | BLACKHAWK16/78  |&#13;&#10;| sfi79(79)   | 0x0 | 0x0 | 0xc3  | BLACKHAWK16/79  |&#13;&#10;| sfi80(80)   | 0x0 | 0x0 | 0xc4  | BLACKHAWK16/80  |&#13;&#10;| sfi81(81)   | 0x0 | 0x0 | 0xc4  | BLACKHAWK16/81  |&#13;&#10;| sfi82(82)   | 0x0 | 0x0 | 0xc4  | BLACKHAWK16/82  |&#13;&#10;| sfi83(83)   | 0x0 | 0x0 | 0xc4  | BLACKHAWK16/83  |&#13;&#10;| sfi84(84)   | 0x0 | 0x0 | 0xc4  | BLACKHAWK16/84  |&#13;&#10;| sfi85(85)   | 0x0 | 0x0 | 0xc4  | BLACKHAWK16/85  |&#13;&#10;| sfi86(86)   | 0x0 | 0x0 | 0xc4  | BLACKHAWK16/86  |&#13;&#10;| sfi87(87)   | 0x0 | 0x0 | 0xc4  | BLACKHAWK16/87  |&#13;&#10;| sfi88(88)   | 0x0 | 0x0 | 0xc5  | BLACKHAWK16/88  |&#13;&#10;| sfi89(89)   | 0x0 | 0x0 | 0xc5  | BLACKHAWK16/89  |&#13;&#10;| sfi90(90)   | 0x0 | 0x0 | 0xc5  | BLACKHAWK16/90  |&#13;&#10;| sfi91(91)   | 0x0 | 0x0 | 0xc5  | BLACKHAWK16/91  |&#13;&#10;| sfi92(92)   | 0x0 | 0x0 | 0xc5  | BLACKHAWK16/92  |&#13;&#10;| sfi93(93)   | 0x0 | 0x0 | 0xc5  | BLACKHAWK16/93  |&#13;&#10;| sfi94(94)   | 0x0 | 0x0 | 0xc5  | BLACKHAWK16/94  |&#13;&#10;| sfi95(95)   | 0x0 | 0x0 | 0xc5  | BLACKHAWK16/95  |&#13;&#10;| sfi96(96)   | 0x0 | 0x0 | 0xe0  | BLACKHAWK16/96  |&#13;&#10;| sfi97(97)   | 0x0 | 0x0 | 0xe0  | BLACKHAWK16/97  |&#13;&#10;| sfi98(98)   | 0x0 | 0x0 | 0xe0  | BLACKHAWK16/98  |&#13;&#10;| sfi99(99)   | 0x0 | 0x0 | 0xe0  | BLACKHAWK16/99  |&#13;&#10;| sfi100(100) | 0x0 | 0x0 | 0xe0  | BLACKHAWK16/100 |&#13;&#10;| sfi101(101) | 0x0 | 0x0 | 0xe0  | BLACKHAWK16/101 |&#13;&#10;| sfi102(102) | 0x0 | 0x0 | 0xe0  | BLACKHAWK16/102 |&#13;&#10;| sfi103(103) | 0x0 | 0x0 | 0xe0  | BLACKHAWK16/103 |&#13;&#10;| sfi104(104) | 0x0 | 0x0 | 0xe1  | BLACKHAWK16/104 |&#13;&#10;| sfi105(105) | 0x0 | 0x0 | 0xe1  | BLACKHAWK16/105 |&#13;&#10;| sfi106(106) | 0x0 | 0x0 | 0xe1  | BLACKHAWK16/106 |&#13;&#10;| sfi107(107) | 0x0 | 0x0 | 0xe1  | BLACKHAWK16/107 |&#13;&#10;| sfi108(108) | 0x0 | 0x0 | 0xe1  | BLACKHAWK16/108 |&#13;&#10;| sfi109(109) | 0x0 | 0x0 | 0xe1  | BLACKHAWK16/109 |&#13;&#10;| sfi110(110) | 0x0 | 0x0 | 0xe1  | BLACKHAWK16/110 |&#13;&#10;| sfi111(111) | 0x0 | 0x0 | 0xe1  | BLACKHAWK16/111 |&#13;&#10;| sfi112(112) | 0x0 | 0x0 | 0xe2  | BLACKHAWK16/112 |&#13;&#10;| sfi113(113) | 0x0 | 0x0 | 0xe2  | BLACKHAWK16/113 |&#13;&#10;| sfi114(114) | 0x0 | 0x0 | 0xe2  | BLACKHAWK16/114 |&#13;&#10;| sfi115(115) | 0x0 | 0x0 | 0xe2  | BLACKHAWK16/115 |&#13;&#10;| sfi116(116) | 0x0 | 0x0 | 0xe2  | BLACKHAWK16/116 |&#13;&#10;| sfi117(117) | 0x0 | 0x0 | 0xe2  | BLACKHAWK16/117 |&#13;&#10;| sfi118(118) | 0x0 | 0x0 | 0xe2  | BLACKHAWK16/118 |&#13;&#10;| sfi119(119) | 0x0 | 0x0 | 0xe2  | BLACKHAWK16/119 |&#13;&#10;| sfi120(120) | 0x0 | 0x0 | 0xe3  | BLACKHAWK16/120 |&#13;&#10;| sfi121(121) | 0x0 | 0x0 | 0xe3  | BLACKHAWK16/121 |&#13;&#10;| sfi122(122) | 0x0 | 0x0 | 0xe3  | BLACKHAWK16/122 |&#13;&#10;| sfi123(123) | 0x0 | 0x0 | 0xe3  | BLACKHAWK16/123 |&#13;&#10;| sfi124(124) | 0x0 | 0x0 | 0xe3  | BLACKHAWK16/124 |&#13;&#10;| sfi125(125) | 0x0 | 0x0 | 0xe3  | BLACKHAWK16/125 |&#13;&#10;| sfi126(126) | 0x0 | 0x0 | 0xe3  | BLACKHAWK16/126 |&#13;&#10;| sfi127(127) | 0x0 | 0x0 | 0xe3  | BLACKHAWK16/127 |&#13;&#10;| sfi128(128) | 0x0 | 0x0 | 0xe4  | BLACKHAWK16/128 |&#13;&#10;| sfi129(129) | 0x0 | 0x0 | 0xe4  | BLACKHAWK16/129 |&#13;&#10;| sfi130(130) | 0x0 | 0x0 | 0xe4  | BLACKHAWK16/130 |&#13;&#10;| sfi131(131) | 0x0 | 0x0 | 0xe4  | BLACKHAWK16/131 |&#13;&#10;| sfi132(132) | 0x0 | 0x0 | 0xe4  | BLACKHAWK16/132 |&#13;&#10;| sfi133(133) | 0x0 | 0x0 | 0xe4  | BLACKHAWK16/133 |&#13;&#10;| sfi134(134) | 0x0 | 0x0 | 0xe4  | BLACKHAWK16/134 |&#13;&#10;| sfi135(135) | 0x0 | 0x0 | 0xe4  | BLACKHAWK16/135 |&#13;&#10;| sfi136(136) | 0x0 | 0x0 | 0xe5  | BLACKHAWK16/136 |&#13;&#10;| sfi137(137) | 0x0 | 0x0 | 0xe5  | BLACKHAWK16/137 |&#13;&#10;| sfi138(138) | 0x0 | 0x0 | 0xe5  | BLACKHAWK16/138 |&#13;&#10;| sfi139(139) | 0x0 | 0x0 | 0xe5  | BLACKHAWK16/139 |&#13;&#10;| sfi140(140) | 0x0 | 0x0 | 0xe5  | BLACKHAWK16/140 |&#13;&#10;| sfi141(141) | 0x0 | 0x0 | 0xe5  | BLACKHAWK16/141 |&#13;&#10;| sfi142(142) | 0x0 | 0x0 | 0xe5  | BLACKHAWK16/142 |&#13;&#10;| sfi143(143) | 0x0 | 0x0 | 0xe5  | BLACKHAWK16/143 |&#13;&#10;| sfi144(144) | 0x0 | 0x0 | 0x180 | BLACKHAWK16/144 |&#13;&#10;| sfi145(145) | 0x0 | 0x0 | 0x180 | BLACKHAWK16/145 |&#13;&#10;| sfi146(146) | 0x0 | 0x0 | 0x180 | BLACKHAWK16/146 |&#13;&#10;| sfi147(147) | 0x0 | 0x0 | 0x180 | BLACKHAWK16/147 |&#13;&#10;| sfi148(148) | 0x0 | 0x0 | 0x180 | BLACKHAWK16/148 |&#13;&#10;| sfi149(149) | 0x0 | 0x0 | 0x180 | BLACKHAWK16/149 |&#13;&#10;| sfi150(150) | 0x0 | 0x0 | 0x180 | BLACKHAWK16/150 |&#13;&#10;| sfi151(151) | 0x0 | 0x0 | 0x180 | BLACKHAWK16/151 |&#13;&#10;| sfi152(152) | 0x0 | 0x0 | 0x181 | BLACKHAWK16/152 |&#13;&#10;| sfi153(153) | 0x0 | 0x0 | 0x181 | BLACKHAWK16/153 |&#13;&#10;| sfi154(154) | 0x0 | 0x0 | 0x181 | BLACKHAWK16/154 |&#13;&#10;| sfi155(155) | 0x0 | 0x0 | 0x181 | BLACKHAWK16/155 |&#13;&#10;| sfi156(156) | 0x0 | 0x0 | 0x181 | BLACKHAWK16/156 |&#13;&#10;| sfi157(157) | 0x0 | 0x0 | 0x181 | BLACKHAWK16/157 |&#13;&#10;| sfi158(158) | 0x0 | 0x0 | 0x181 | BLACKHAWK16/158 |&#13;&#10;| sfi159(159) | 0x0 | 0x0 | 0x181 | BLACKHAWK16/159 |&#13;&#10;| sfi160(160) | 0x0 | 0x0 | 0x182 | BLACKHAWK16/160 |&#13;&#10;| sfi161(161) | 0x0 | 0x0 | 0x182 | BLACKHAWK16/161 |&#13;&#10;| sfi162(162) | 0x0 | 0x0 | 0x182 | BLACKHAWK16/162 |&#13;&#10;| sfi163(163) | 0x0 | 0x0 | 0x182 | BLACKHAWK16/163 |&#13;&#10;| sfi164(164) | 0x0 | 0x0 | 0x182 | BLACKHAWK16/164 |&#13;&#10;| sfi165(165) | 0x0 | 0x0 | 0x182 | BLACKHAWK16/165 |&#13;&#10;| sfi166(166) | 0x0 | 0x0 | 0x182 | BLACKHAWK16/166 |&#13;&#10;| sfi167(167) | 0x0 | 0x0 | 0x182 | BLACKHAWK16/167 |&#13;&#10;| sfi168(168) | 0x0 | 0x0 | 0x183 | BLACKHAWK16/168 |&#13;&#10;| sfi169(169) | 0x0 | 0x0 | 0x183 | BLACKHAWK16/169 |&#13;&#10;| sfi170(170) | 0x0 | 0x0 | 0x183 | BLACKHAWK16/170 |&#13;&#10;| sfi171(171) | 0x0 | 0x0 | 0x183 | BLACKHAWK16/171 |&#13;&#10;| sfi172(172) | 0x0 | 0x0 | 0x183 | BLACKHAWK16/172 |&#13;&#10;| sfi173(173) | 0x0 | 0x0 | 0x183 | BLACKHAWK16/173 |&#13;&#10;| sfi174(174) | 0x0 | 0x0 | 0x183 | BLACKHAWK16/174 |&#13;&#10;| sfi175(175) | 0x0 | 0x0 | 0x183 | BLACKHAWK16/175 |&#13;&#10;| sfi176(176) | 0x0 | 0x0 | 0x184 | BLACKHAWK16/176 |&#13;&#10;| sfi177(177) | 0x0 | 0x0 | 0x184 | BLACKHAWK16/177 |&#13;&#10;| sfi178(178) | 0x0 | 0x0 | 0x184 | BLACKHAWK16/178 |&#13;&#10;| sfi179(179) | 0x0 | 0x0 | 0x184 | BLACKHAWK16/179 |&#13;&#10;| sfi180(180) | 0x0 | 0x0 | 0x184 | BLACKHAWK16/180 |&#13;&#10;| sfi181(181) | 0x0 | 0x0 | 0x184 | BLACKHAWK16/181 |&#13;&#10;| sfi182(182) | 0x0 | 0x0 | 0x184 | BLACKHAWK16/182 |&#13;&#10;| sfi183(183) | 0x0 | 0x0 | 0x184 | BLACKHAWK16/183 |&#13;&#10;| sfi184(184) | 0x0 | 0x0 | 0x185 | BLACKHAWK16/184 |&#13;&#10;| sfi185(185) | 0x0 | 0x0 | 0x185 | BLACKHAWK16/185 |&#13;&#10;| sfi186(186) | 0x0 | 0x0 | 0x185 | BLACKHAWK16/186 |&#13;&#10;| sfi187(187) | 0x0 | 0x0 | 0x185 | BLACKHAWK16/187 |&#13;&#10;| sfi188(188) | 0x0 | 0x0 | 0x185 | BLACKHAWK16/188 |&#13;&#10;| sfi189(189) | 0x0 | 0x0 | 0x185 | BLACKHAWK16/189 |&#13;&#10;| sfi190(190) | 0x0 | 0x0 | 0x185 | BLACKHAWK16/190 |&#13;&#10;| sfi191(191) | 0x0 | 0x0 | 0x185 | BLACKHAWK16/191 |&#13;&#10;=====================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS Set sfi mode=mac poly=3">PHY PRBS Set sfi mode=mac poly=3</a></h5>
        <textarea cols='180' rows='2' >[bcmLINK.0]Linkscan exiting&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS Set 1 poly=X31_X28_1 invert=1">PHY PRBS Set 1 poly=X31_X28_1 invert=1</a></h5>
        <textarea cols='180' rows='2' >[bcmLINK.0]Linkscan exiting&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS Get 1 interval=1">PHY PRBS Get 1 interval=1</a></h5>
        <textarea cols='180' rows='3' >[bcmLINK.0]Linkscan exiting&#13;&#10;sfi1 :  PRBS FAILED (not LOCKED)!&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS CLear sfi">PHY PRBS CLear sfi</a></h5>
        <textarea cols='180' rows='2' >[bcmLINK.0]Linkscan exiting&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBS CLear 13">PHY PRBS CLear 13</a></h5>
        <textarea cols='180' rows='2' >[bcmLINK.0]Linkscan exiting&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY MeaSuRe sfi">PHY MeaSuRe sfi</a></h5>
        <textarea cols='180' rows='1157' >&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;================================================================&#13;&#10;|                             PHY MEASURE:                     |&#13;&#10;================================================================&#13;&#10;| Port        | Measured Lane | Serdes Rate [Gbps] | PLL [Mhz] |&#13;&#10;================================================================&#13;&#10;| sfi0(0)     | 0             | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi1(1)     | 1             | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi2(2)     | 2             | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi3(3)     | 3             | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi4(4)     | 4             | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi5(5)     | 5             | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi6(6)     | 6             | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi7(7)     | 7             | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi8(8)     | 8             | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi9(9)     | 9             | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi10(10)   | 10            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi11(11)   | 11            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi12(12)   | 12            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi13(13)   | 13            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi14(14)   | 14            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi15(15)   | 15            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi16(16)   | 16            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi17(17)   | 17            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi18(18)   | 18            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi19(19)   | 19            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi20(20)   | 20            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi21(21)   | 21            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi22(22)   | 22            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi23(23)   | 23            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi24(24)   | 24            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi25(25)   | 25            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi26(26)   | 26            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi27(27)   | 27            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi28(28)   | 28            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi29(29)   | 29            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi30(30)   | 30            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi31(31)   | 31            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi32(32)   | 32            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi33(33)   | 33            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi34(34)   | 34            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi35(35)   | 35            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi36(36)   | 36            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi37(37)   | 37            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi38(38)   | 38            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi39(39)   | 39            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi40(40)   | 40            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi41(41)   | 41            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi42(42)   | 42            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi43(43)   | 43            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi44(44)   | 44            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi45(45)   | 45            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi46(46)   | 46            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi47(47)   | 47            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi48(48)   | 48            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi49(49)   | 49            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi50(50)   | 50            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi51(51)   | 51            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi52(52)   | 52            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi53(53)   | 53            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi54(54)   | 54            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi55(55)   | 55            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi56(56)   | 56            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi57(57)   | 57            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi58(58)   | 58            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi59(59)   | 59            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi60(60)   | 60            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi61(61)   | 61            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi62(62)   | 62            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi63(63)   | 63            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi64(64)   | 64            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi65(65)   | 65            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi66(66)   | 66            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi67(67)   | 67            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi68(68)   | 68            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi69(69)   | 69            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi70(70)   | 70            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi71(71)   | 71            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi72(72)   | 72            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi73(73)   | 73            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi74(74)   | 74            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi75(75)   | 75            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi76(76)   | 76            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi77(77)   | 77            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi78(78)   | 78            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi79(79)   | 79            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi80(80)   | 80            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi81(81)   | 81            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi82(82)   | 82            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi83(83)   | 83            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi84(84)   | 84            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi85(85)   | 85            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi86(86)   | 86            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi87(87)   | 87            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi88(88)   | 88            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi89(89)   | 89            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi90(90)   | 90            | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi91(91)   | 91            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi92(92)   | 92            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi93(93)   | 93            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi94(94)   | 94            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi95(95)   | 95            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi96(96)   | 96            | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi97(97)   | 97            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi98(98)   | 98            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi99(99)   | 99            | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi100(100) | 100           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi101(101) | 101           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi102(102) | 102           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi103(103) | 103           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi104(104) | 104           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi105(105) | 105           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi106(106) | 106           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi107(107) | 107           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi108(108) | 108           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi109(109) | 109           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi110(110) | 110           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi111(111) | 111           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi112(112) | 112           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi113(113) | 113           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi114(114) | 114           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi115(115) | 115           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi116(116) | 116           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi117(117) | 117           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi118(118) | 118           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi119(119) | 119           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi120(120) | 120           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi121(121) | 121           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi122(122) | 122           | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi123(123) | 123           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi124(124) | 124           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi125(125) | 125           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi126(126) | 126           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi127(127) | 127           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi128(128) | 128           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi129(129) | 129           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi130(130) | 130           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi131(131) | 131           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi132(132) | 132           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi133(133) | 133           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi134(134) | 134           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi135(135) | 135           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi136(136) | 136           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi137(137) | 137           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi138(138) | 138           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi139(139) | 139           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi140(140) | 140           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi141(141) | 141           | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi142(142) | 142           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi143(143) | 143           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi144(144) | 144           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi145(145) | 145           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi146(146) | 146           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi147(147) | 147           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi148(148) | 148           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi149(149) | 149           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi150(150) | 150           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi151(151) | 151           | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi152(152) | 152           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi153(153) | 153           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi154(154) | 154           | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi155(155) | 155           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi156(156) | 156           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi157(157) | 157           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi158(158) | 158           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi159(159) | 159           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi160(160) | 160           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi161(161) | 161           | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi162(162) | 162           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi163(163) | 163           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi164(164) | 164           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi165(165) | 165           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi166(166) | 166           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi167(167) | 167           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi168(168) | 168           | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi169(169) | 169           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi170(170) | 170           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi171(171) | 171           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi172(172) | 172           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi173(173) | 173           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi174(174) | 174           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi175(175) | 175           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi176(176) | 176           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi177(177) | 177           | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi178(178) | 178           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi179(179) | 179           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi180(180) | 180           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi181(181) | 181           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi182(182) | 182           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi183(183) | 183           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi184(184) | 184           | 53.090             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi185(185) | 185           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi186(186) | 186           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi187(187) | 187           | 53.077             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi188(188) | 188           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi189(189) | 189           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi190(190) | 190           | 53.083             | -         |&#13;&#10;----------------------------------------------------------------&#13;&#10;| sfi191(191) | 191           | 53.083             | -         |&#13;&#10;================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY MeaSuRe 1 rx">PHY MeaSuRe 1 rx</a></h5>
        <textarea cols='180' rows='11' >&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;&#13;&#10;src/bcm/dnxf/stat.c[162]bcm_dnxf_stat_sync unit 0: Error 'Operation disabled' indicated ; &#13;&#10;============================================================&#13;&#10;|                           PHY MEASURE:                   |&#13;&#10;============================================================&#13;&#10;| Port    | Measured Lane | Serdes Rate [Gbps] | PLL [Mhz] |&#13;&#10;============================================================&#13;&#10;| sfi1(1) | 1             | 53.077             | -         |&#13;&#10;============================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY CL72 sfi">PHY CL72 sfi</a></h5>
        <textarea cols='180' rows='389' >===========================================&#13;&#10;|                    CL72 INFO:           |&#13;&#10;===========================================&#13;&#10;| Port        | CL72 Enable | CL72 Status |&#13;&#10;===========================================&#13;&#10;| sfi0(0)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi1(1)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi2(2)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi3(3)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi4(4)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi5(5)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi6(6)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi7(7)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi8(8)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi9(9)     | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi10(10)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi11(11)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi12(12)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi13(13)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi14(14)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi15(15)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi16(16)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi17(17)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi18(18)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi19(19)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi20(20)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi21(21)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi22(22)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi23(23)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi24(24)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi25(25)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi26(26)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi27(27)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi28(28)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi29(29)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi30(30)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi31(31)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi32(32)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi33(33)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi34(34)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi35(35)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi36(36)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi37(37)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi38(38)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi39(39)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi40(40)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi41(41)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi42(42)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi43(43)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi44(44)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi45(45)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi46(46)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi47(47)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi48(48)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi49(49)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi50(50)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi51(51)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi52(52)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi53(53)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi54(54)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi55(55)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi56(56)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi57(57)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi58(58)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi59(59)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi60(60)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi61(61)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi62(62)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi63(63)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi64(64)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi65(65)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi66(66)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi67(67)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi68(68)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi69(69)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi70(70)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi71(71)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi72(72)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi73(73)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi74(74)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi75(75)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi76(76)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi77(77)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi78(78)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi79(79)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi80(80)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi81(81)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi82(82)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi83(83)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi84(84)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi85(85)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi86(86)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi87(87)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi88(88)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi89(89)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi90(90)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi91(91)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi92(92)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi93(93)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi94(94)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi95(95)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi96(96)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi97(97)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi98(98)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi99(99)   | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi100(100) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi101(101) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi102(102) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi103(103) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi104(104) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi105(105) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi106(106) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi107(107) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi108(108) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi109(109) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi110(110) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi111(111) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi112(112) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi113(113) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi114(114) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi115(115) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi116(116) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi117(117) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi118(118) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi119(119) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi120(120) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi121(121) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi122(122) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi123(123) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi124(124) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi125(125) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi126(126) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi127(127) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi128(128) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi129(129) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi130(130) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi131(131) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi132(132) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi133(133) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi134(134) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi135(135) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi136(136) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi137(137) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi138(138) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi139(139) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi140(140) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi141(141) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi142(142) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi143(143) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi144(144) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi145(145) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi146(146) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi147(147) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi148(148) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi149(149) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi150(150) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi151(151) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi152(152) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi153(153) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi154(154) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi155(155) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi156(156) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi157(157) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi158(158) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi159(159) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi160(160) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi161(161) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi162(162) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi163(163) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi164(164) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi165(165) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi166(166) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi167(167) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi168(168) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi169(169) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi170(170) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi171(171) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi172(172) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi173(173) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi174(174) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi175(175) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi176(176) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi177(177) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi178(178) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi179(179) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi180(180) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi181(181) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi182(182) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi183(183) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi184(184) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi185(185) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi186(186) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi187(187) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi188(188) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi189(189) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi190(190) | Enabled     | Locked      |&#13;&#10;-------------------------------------------&#13;&#10;| sfi191(191) | Enabled     | Locked      |&#13;&#10;===========================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY CL72 1 on">PHY CL72 1 on</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96">PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96</a></h5>
        <textarea cols='180' rows='7' >========================&#13;&#10;| PHY RAW READ         |&#13;&#10;========================&#13;&#10;| PHY ID | Value  |&#13;&#10;========================&#13;&#10;| 0x1a0  | 0xffff |&#13;&#10;========================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96 data=0x1">PHY RAW C45 phy_id=0x1a0 devad=0x1 regad=0x96 data=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY DSC fabric1 state">PHY DSC fabric1 state</a></h5>
        <textarea cols='180' rows='2468' >[bcmLINK.0]Linkscan exiting&#13;&#10; blackhawk_phy_pmd_info_dump:567 type = 128 laneMask  = 0x2&#13;&#10; blackhawk_phy_pmd_info_dump:678 type = DEF&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 0&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       83C      (08) 83C    0x08   20.625,26.563GHz   000,173        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 0 (P4N ,BRx1:x1, 0x4404, 0x00_1a5d, 0,0, 01, 1,1) 1* 1*    0     1   ( 2,2,15, 0) 26 -17  205 (   0,   +3, 4,  2, -1) ( x ,  2,  7,  1,  2,  2)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2707.5  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 0 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 03 ff 00 80 00 00 00 00 00 00 00 00 69 c3 00 3b 00 &#13;&#10;0208 20 00 04 0c 77 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 f2 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1a 02 02 0f 00 00 3c 00 21 01 06 00 0b 02 f8 00 f9 01 ff ff fe 00 00 00 00 &#13;&#10;0256 02 02 02 02 07 07 07 07 01 01 01 01 02 02 02 02 02 02 02 02 02 02 02 02 ff ff &#13;&#10;0270 ff ff 01 01 01 01 01 01 01 01 ff ff ff ff 01 01 01 01 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ff ff ff ff 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 ef 00 ff 0c ff 01 02 06 00 01 03 00 fc 01 02 04 fc ff 08 04 02 &#13;&#10;02d8 ff 04 01 fe fe 03 01 02 fd 02 02 01 fc 07 01 01 04 03 ff ff 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 06 01 00 00 00 00 00 01 01 1c 1c 00 02 01 03 02 ff &#13;&#10;030c 01 05 03 00 03 06 00 00 00 00 00 00 00 00 00 00 00 00 02 ff 01 05 c2 c6 c3 c4 &#13;&#10;0326 fd 01 ff ff 00 00 00 00 00 00 00 00 00 00 00 00 39 3c 3b 3b 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0c 0d &#13;&#10;035a 0d 0e 0f 10 10 10 01 01 01 01 01 01 01 01 01 01 01 01 0e 0d 0c 0d 0d 0e 0e 0d &#13;&#10;0374 13 13 13 13 01 01 01 01 01 01 01 01 01 01 01 01 0e 0d 0e 0e fc 00 00 00 00 ff &#13;&#10;038e 00 13 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x0010&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88cb  0xc111  0xff00  0x1780  0x6db6  0x0eff  0x0001  0x80ee    0&#13;&#10;  0x1010  0x8121  0x820e  0xff00  0x0180  0x6c4d  0x0c81  0x3b2d    16&#13;&#10;  0x0cff  0x0001  0x81ff  0xa210  0x81ff  0xa110  0x81fd  0xd910    32&#13;&#10;  0x81fd  0xd810  0x81c6  0xcd10  0x81c6  0xcc10  0x81c6  0xca10    48&#13;&#10;  0x81c6  0xc910  0x8190  0xa510  0x8190  0xa410  0x8190  0xa110    64&#13;&#10;  0x8190  0xa010  0x8182  0xe710  0xc142  0x5920  0x0102  0xc142    80&#13;&#10;  0x5720  0x1d02  0xc042  0x5220  0x0102  0xc042  0x5020  0x0502    96&#13;&#10;  0xff00  0x0180  0x8628  0x0b80  0x8621  0x0b80  0x861b  0x0b80    112&#13;&#10;  0x8614  0x0bc1  0x7519  0x2000  0x2281  0x7516  0x0b81  0x7516    128&#13;&#10;  0x08c0  0x6d1b  0x2000  0x2280  0x6d19  0x0b80  0x6d19  0x0881    144&#13;&#10;  0x53e2  0x2281  0x53e2  0x2680  0x4c13  0x2280  0x4c13  0x2681    160&#13;&#10;  0x3afc  0x25c1  0x3afc  0x1962  0x00e1  0x3afb  0x1a04  0x4410    176&#13;&#10;  0xa13a  0xfb07  0x0280  0x3336  0x25c0  0x3335  0x1962  0x00e0    192&#13;&#10;  0x3335  0x1a04  0x4410  0xa033  0x3207  0x02ff  0x0001  0x81a5    208&#13;&#10;  0x200b  0x81a5  0x170b  0x81a5  0x130b  0x81a5  0x0c0b  0x80a0    224&#13;&#10;  0xa70b  0x80a0  0xa10b  0xc189  0xea20  0x0022  0x8189  0xe80b    240&#13;&#10;  0x8189  0xe808  0xc087  0x0520  0x0022  0x8087  0x040b  0x8087    256&#13;&#10;  0x0308  0x8168  0xbb22  0x8168  0xba26  0x8065  0xfe22  0x8065    272&#13;&#10;  0xfe26  0x8151  0xc825  0xc151  0xc819  0x6200  0xe151  0xc71a    288&#13;&#10;  0x0444  0x1081  0x51c7  0x03e1  0x51bf  0x0204  0x4490  0x8151    304&#13;&#10;  0x6601  0x8151  0x4025  0xc151  0x3f19  0x6200  0xe151  0x3f1a    320&#13;&#10;  0x0444  0x1081  0x513f  0x03e1  0x5136  0x0204  0x4490  0x8150    336&#13;&#10;  0xf701  0x8150  0x9b25  0xc150  0x9b19  0x6200  0xe150  0x9b1a    352&#13;&#10;  0x0444  0x1081  0x509b  0x03e1  0x5092  0x0204  0x4490  0x8150    368&#13;&#10;  0x3a01  0x8150  0x1325  0xc150  0x1319  0x6200  0xe150  0x131a    384&#13;&#10;  0x0444  0x1081  0x5013  0x03e1  0x500a  0x0204  0x4490  0x814f    400&#13;&#10;  0xcb01  0x804f  0x2c25  0xc04f  0x2c19  0x6200  0xe04f  0x2c1a    416&#13;&#10;  0x0444  0x1080  0x4f2c  0x03e0  0x4f23  0x0204  0x4490  0x804e    432&#13;&#10;  0xcb01  0x804e  0xa525  0xc04e  0xa519  0x6200  0xe04e  0xa51a    448&#13;&#10;  0x0444  0x1080  0x4ea4  0x03e0  0x4e9b  0x0204  0x4490  0x804e    464&#13;&#10;  0x5c01  0x804e  0x0125  0xc04e  0x0119  0x6200  0xe04e  0x011a    480&#13;&#10;  0x0444  0x1080  0x4e01  0x03e0  0x4df7  0x0204  0x4490  0x804d    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x0064&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88da  0xb911  0xff00  0x1783  0x1b43  0x0eff  0x0001  0x82ed    0&#13;&#10;  0x670e  0x825c  0xbc0c  0x8217  0xf810  0x8217  0xf710  0x8216    16&#13;&#10;  0x4410  0x8216  0x4310  0xff00  0x0182  0xd9ee  0x1082  0xd9ed    32&#13;&#10;  0x1082  0xd9eb  0x1082  0xd9ea  0x1083  0xd1c5  0x1082  0xc97a    48&#13;&#10;  0x1083  0xc1b6  0x0cff  0x0001  0xc358  0xad20  0x1e02  0xc358    64&#13;&#10;  0xa920  0x0202  0xc254  0xb820  0x0102  0xc254  0xb620  0x1d02    80&#13;&#10;  0xff00  0x0182  0x8b14  0x0b82  0x8b0c  0x0bc2  0x7201  0x2000    96&#13;&#10;  0x2282  0x71ff  0x0b82  0x71ff  0x08c3  0x6fa0  0x2000  0x2283    112&#13;&#10;  0x6f62  0x0b83  0x6f62  0x0882  0x5126  0x2282  0x5126  0x2683    128&#13;&#10;  0x4e6a  0x2283  0x4e6a  0x2682  0x3857  0x25c2  0x3856  0x1962    144&#13;&#10;  0x00e2  0x3856  0x1a04  0x4410  0xa238  0x5607  0x0283  0x35d0    160&#13;&#10;  0x25c3  0x35d0  0x1962  0x00e3  0x35d0  0x1a04  0x4410  0xa335    176&#13;&#10;  0xce07  0x02ff  0x0001  0x83a7  0x740b  0x83a7  0x6c0b  0xc38e    192&#13;&#10;  0xb920  0x0022  0x838e  0xb80b  0x838e  0xb708  0xc28b  0xfd20    208&#13;&#10;  0x0022  0x828b  0xfc0b  0x828b  0xfc08  0x836d  0xce22  0x836d    224&#13;&#10;  0xce26  0x826b  0x1222  0x826b  0x1226  0x8356  0xff25  0xc356    240&#13;&#10;  0xfe19  0x6200  0xe356  0xfe1a  0x0444  0x1083  0x56fe  0x03e3    256&#13;&#10;  0x56f6  0x0204  0x4490  0x8356  0x9d01  0x8356  0x7725  0xc356    272&#13;&#10;  0x7719  0x6200  0xe356  0x761a  0x0444  0x1083  0x5676  0x03e3    288&#13;&#10;  0x566e  0x0204  0x4490  0x8356  0x2e01  0x8355  0xd225  0xc355    304&#13;&#10;  0xd219  0x6200  0xe355  0xd21a  0x0444  0x1083  0x55d2  0x03e3    320&#13;&#10;  0x55c9  0x0204  0x4490  0x8355  0x7001  0x8355  0x4a25  0xc355    336&#13;&#10;  0x4a19  0x6200  0xe355  0x4a1a  0x0444  0x1083  0x554a  0x03e3    352&#13;&#10;  0x5541  0x0204  0x4490  0x8355  0x0301  0x8254  0x6425  0xc254    368&#13;&#10;  0x6419  0x6200  0xe254  0x641a  0x0444  0x1082  0x5464  0x03e2    384&#13;&#10;  0x545a  0x0204  0x4490  0x8254  0x0201  0x8253  0xdb25  0xc253    400&#13;&#10;  0xdb19  0x6200  0xe253  0xdb1a  0x0444  0x1082  0x53db  0x03e2    416&#13;&#10;  0x53d2  0x0204  0x4490  0x8253  0x9301  0x8253  0x3725  0xc253    432&#13;&#10;  0x3719  0x6200  0xe253  0x371a  0x0444  0x1082  0x5337  0x03e2    448&#13;&#10;  0x532d  0x0204  0x4490  0x8252  0xd501  0x8252  0xaf25  0xc252    464&#13;&#10;  0xae19  0x6200  0xe252  0xae1a  0x0444  0x1082  0x52ae  0x03e2    480&#13;&#10;  0x52a5  0x0204  0x4490  0x8252  0x6501  0xff00  0x0183  0x13d1    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x0063&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88e9  0xbc11  0xff00  0x1885  0xe4b3  0x0e84  0x4def  0x0e85    0&#13;&#10;  0x32cc  0x10ff  0x0001  0x85e8  0x7d0c  0x84c6  0xff10  0x8418    16&#13;&#10;  0x8d0c  0xff00  0x01c5  0x4383  0x2001  0x02c5  0x4381  0x201d    32&#13;&#10;  0x02c4  0x31b6  0x2001  0x02c4  0x31b4  0x2005  0x02ff  0x0001    48&#13;&#10;  0x859d  0x520b  0x848f  0xa40b  0x848f  0xa00b  0x848f  0x9a0b    64&#13;&#10;  0x848f  0x950b  0xc57c  0x9220  0x0022  0x857c  0x900b  0x857c    80&#13;&#10;  0x9008  0xc477  0x7620  0x0022  0x8477  0x2c0b  0x8477  0x2b08    96&#13;&#10;  0x855b  0xb222  0x855b  0xb226  0x8456  0x3a22  0x8456  0x3a26    112&#13;&#10;  0x8542  0xce25  0xc542  0xce19  0x6200  0xe542  0xce1a  0x0444    128&#13;&#10;  0x10a5  0x42cd  0x0702  0x843d  0x9b25  0xc43d  0x9b19  0x6200    144&#13;&#10;  0xe43d  0x9b1a  0x0444  0x10a4  0x3d9a  0x0702  0xc53d  0x0120    160&#13;&#10;  0x0102  0xc53c  0xfe20  0x0502  0xff00  0x01c5  0x93c2  0x2000    176&#13;&#10;  0x2285  0x93c0  0x0b85  0x93c0  0x08c4  0x9179  0x2000  0x2284    192&#13;&#10;  0x9178  0x0b84  0x9178  0x0885  0x72e2  0x2285  0x72e2  0x2684    208&#13;&#10;  0x708a  0x2284  0x708a  0x2685  0x5c33  0x25c5  0x5c33  0x1962    224&#13;&#10;  0x00e5  0x5c33  0x1a04  0x4410  0x855c  0x3303  0xe55c  0x2a02    240&#13;&#10;  0x0444  0x9085  0x5bd2  0x0185  0x5bac  0x25c5  0x5bab  0x1962    256&#13;&#10;  0x00e5  0x5bab  0x1a04  0x4410  0x855b  0xab03  0xe55b  0xa302    272&#13;&#10;  0x0444  0x9085  0x5b63  0x0185  0x5b07  0x25c5  0x5b07  0x1962    288&#13;&#10;  0x00e5  0x5b07  0x1a04  0x4410  0x855b  0x0703  0xe55a  0xfe02    304&#13;&#10;  0x0444  0x9085  0x5aa6  0x0185  0x5a7f  0x25c5  0x5a7f  0x1962    320&#13;&#10;  0x00e5  0x5a7f  0x1a04  0x4410  0x855a  0x7e03  0xe55a  0x7602    336&#13;&#10;  0x0444  0x9085  0x5a36  0x0184  0x5999  0x25c4  0x5999  0x1962    352&#13;&#10;  0x00e4  0x5998  0x1a04  0x4410  0x8459  0x9803  0xe459  0x9002    368&#13;&#10;  0x0444  0x9084  0x5938  0x0184  0x5911  0x25c4  0x5911  0x1962    384&#13;&#10;  0x00e4  0x5911  0x1a04  0x4410  0x8459  0x1103  0xe459  0x0802    400&#13;&#10;  0x0444  0x9084  0x58c9  0x0184  0x586d  0x25c4  0x586d  0x1962    416&#13;&#10;  0x00e4  0x586d  0x1a04  0x4410  0x8458  0x6d03  0xe458  0x6402    432&#13;&#10;  0x0444  0x9084  0x580c  0x0184  0x57e5  0x25c4  0x57e5  0x1962    448&#13;&#10;  0x00e4  0x57e5  0x1a04  0x4410  0x8457  0xe503  0xe457  0xdd02    464&#13;&#10;  0x0444  0x9084  0x579d  0x01ff  0x0001  0x8478  0x070e  0xff00    480&#13;&#10;  0x0185  0xf97e  0x0e84  0xd3cb  0x1084  0x8172  0x0c85  0x678f    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x004e&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88f8  0xc911  0xff00  0x1886  0x6d2f  0x0e87  0x2424  0x0eff    0&#13;&#10;  0x0001  0x86e1  0x9f0c  0x86af  0xe410  0x87a4  0xee10  0xff00    16&#13;&#10;  0x0187  0x9482  0x0cc6  0x3e5d  0x2001  0x02c6  0x3e5b  0x201d    32&#13;&#10;  0x02c7  0x26d7  0x2001  0x02c7  0x26d5  0x2005  0x02ff  0x0001    48&#13;&#10;  0xc67f  0x3220  0x0022  0x867e  0xf60b  0x867e  0xf608  0xc779    64&#13;&#10;  0xeb20  0x0022  0x8779  0xe90b  0x8779  0xe808  0x865e  0x0a22    80&#13;&#10;  0x865e  0x0a26  0x8758  0xf622  0x8758  0xf626  0x8645  0x7625    96&#13;&#10;  0xc645  0x7619  0x6200  0xe645  0x761a  0x0444  0x10a6  0x4575    112&#13;&#10;  0x0702  0x8740  0x3625  0xc740  0x3619  0x6200  0xe740  0x361a    128&#13;&#10;  0x0444  0x10a7  0x4035  0x0702  0xff00  0x0187  0xbd21  0x0b87    144&#13;&#10;  0xbd19  0x0b86  0xb7a3  0x0b86  0xb7a0  0x0b86  0xb79c  0x0b86    160&#13;&#10;  0xb797  0x0bc7  0x9947  0x2000  0x2287  0x9946  0x0b87  0x9945    176&#13;&#10;  0x08c6  0x96a0  0x2000  0x2286  0x969f  0x0b86  0x969f  0x0887    192&#13;&#10;  0x785a  0x2287  0x785a  0x2686  0x759e  0x2286  0x759e  0x2687    208&#13;&#10;  0x616a  0x25c7  0x616a  0x1962  0x00e7  0x616a  0x1a04  0x4410    224&#13;&#10;  0x8761  0x6a03  0xe761  0x6102  0x0444  0x9087  0x6108  0x0187    240&#13;&#10;  0x60e2  0x25c7  0x60e2  0x1962  0x00e7  0x60e2  0x1a04  0x4410    256&#13;&#10;  0x8760  0xe203  0xe760  0xd902  0x0444  0x9087  0x6099  0x0187    272&#13;&#10;  0x603d  0x25c7  0x603d  0x1962  0x00e7  0x603d  0x1a04  0x4410    288&#13;&#10;  0x8760  0x3d03  0xe760  0x3502  0x0444  0x9087  0x5fdc  0x0187    304&#13;&#10;  0x5fb5  0x25c7  0x5fb5  0x1962  0x00e7  0x5fb5  0x1a04  0x4410    320&#13;&#10;  0x875f  0xb503  0xe75f  0xad02  0x0444  0x9087  0x5f6d  0x0186    336&#13;&#10;  0x5ecf  0x25c6  0x5ece  0x1962  0x00e6  0x5ece  0x1a04  0x4410    352&#13;&#10;  0x865e  0xce03  0xe65e  0xc602  0x0444  0x9086  0x5e6d  0x0186    368&#13;&#10;  0x5e48  0x25c6  0x5e48  0x1962  0x00e6  0x5e48  0x1a04  0x4410    384&#13;&#10;  0x865e  0x4803  0xe65e  0x3e02  0x0444  0x9086  0x5dff  0x0186    400&#13;&#10;  0x5da3  0x25c6  0x5da2  0x1962  0x00e6  0x5da2  0x1a04  0x4410    416&#13;&#10;  0x865d  0xa203  0xe65d  0x9902  0x0444  0x9086  0x5d41  0x0186    432&#13;&#10;  0x5d1a  0x25c6  0x5d1a  0x1962  0x00e6  0x5d1a  0x1a04  0x4410    448&#13;&#10;  0x865d  0x1a03  0xe65d  0x1202  0x0444  0x9086  0x5cd2  0x01ff    464&#13;&#10;  0x0002  0x86eb  0xc60e  0x8794  0x960e  0x8634  0x0f10  0x870a    480&#13;&#10;  0x140c  0xff00  0x0187  0xda38  0x1087  0xda38  0x1087  0xd891    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 0 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 3f3f 0101 0100 3c3d 3e04 0408 0203 023f 0702 0303 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 2222 2222 2222 ffff 1111 0104 0400 060c 0102 013f 0000 &#13;&#10;d020 1111 ffff 1111 0000 ffff 0000 0000 0000 bbbb 0000 3e02 3c3c 003f 0101 023f 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0021 003c 00ef 1a00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 3020 0000 0000 1d88 0000 0000 ef00 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 f5f3 f5fd 027b 2fb0 0003 6ef4 72f2 6ffa fffe 0000 78be 0842 08e7 00e7 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 1aa0 5013 03f5 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0e20 4000 c000 91c0 03b9 0108 0000 9817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 08a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 03c3 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d9a7 21df 5825 0000 0000 0000 0000 00ec 003b 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0001 0003 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0000 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0007 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 516e 2000 0000 0000 4b70 2000 f888 0000 0000 0000 0000 0000 &#13;&#10;d210 028d 0000 0001 516f 4bc2 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 08e7 00e7 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 091a 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0000 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad de97 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0303 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 03 d0 74 14 08 06 0c a0 00 00 06 24 08 00 56 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 03 00 01 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 34 84 00 00 00 00 77 0c 01 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 53 2b 00 00 74 09 00 00 00 00 00 00 19 3f 29 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 e9 02 d6 fe ee 01 f7 01 e6 fe 2e 01 c6 ff 1e 00 fa ff b2 00 c9 ff f7 ff &#13;&#10;0068 e3 ff e2 ff 63 00 c5 ff 03 00 97 00 24 00 58 ff 5b 01 5a fe de 01 b7 fe 7b 01 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 00 01 01 00 02 30 8a 00 00 c5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 f5 12 02 83 04 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3c 00 00 21 00 10 10 10 00 ef 5b 1a 02 00 00 00 00 00 02 01 00 01 00 00 0f 01 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 05 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 01 01 00 00 01 00 00 ff f8 10 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 12 9f 00 7d 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 04 03 ff ff fe 03 01 02 fd 02 02 01 fc 07 01 &#13;&#10;0138 01 00 ff 0c ff 01 02 06 00 01 03 00 fc 01 02 04 fc ff 08 04 02 ff 04 01 fe 00 &#13;&#10;0152 00 00 00 02 02 02 02 07 07 07 07 01 01 01 01 02 02 02 02 02 02 02 02 02 02 02 &#13;&#10;016c 02 ff ff ff ff 01 01 01 01 01 01 01 01 ff ff ff ff 01 01 01 01 00 00 00 00 ff &#13;&#10;0186 ff ff ff 07 08 09 0a 0b 0c 15 1a fb ff 06 03 01 ff 00 fc ff fd 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 ff 00 13 02 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 fc 0c 0d 0d 0e 0f 10 10 10 01 01 01 01 01 01 01 01 01 01 01 01 0e &#13;&#10;01d4 0d 0c 0d 0d 0e 0e 0d 13 13 13 13 01 01 01 01 01 01 01 01 01 01 01 01 0e 0d 0e &#13;&#10;01ee 0e 02 01 03 02 ff 01 05 03 00 03 06 00 00 00 00 00 00 00 00 00 00 00 00 02 ff &#13;&#10;0208 01 05 c2 c6 c3 c4 fd 01 ff ff 00 00 00 00 00 00 00 00 00 00 00 00 39 3c 3b 3b &#13;&#10;0222 84 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 03 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 2a df ff ff 44 a1 27 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 6c e4 51 ff b2 0e 93 ff &#13;&#10;02d8 02 5a fe ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 1&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 1 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 1* 1*    0    -1   ( 6,3, 4, 0) 26 -10  215 (   0,   +3, 4,  2,  9) ( x ,  2,  2,  1,  2, -1)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  1837.1  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 1 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 03 ff 00 80 00 00 00 00 00 00 00 00 47 c3 00 3a 00 &#13;&#10;0208 20 00 00 0d 04 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 ff ff 01 44 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1a 06 03 04 00 fe 3d 00 22 ff fb fd 01 01 f6 ff 03 ff fd ff ff 00 00 00 00 &#13;&#10;0256 02 02 02 02 02 02 02 02 01 01 01 01 02 02 02 02 ff ff ff ff 01 01 01 01 00 00 &#13;&#10;0270 00 00 ff ff ff ff 01 01 01 01 ff ff ff ff 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 f6 05 ff 01 02 fc 06 00 ff 05 01 01 01 01 03 fa 05 ff 06 08 06 &#13;&#10;02d8 02 fe fc fe 03 01 02 ff fe 06 04 06 01 00 00 03 01 ff 03 08 00 01 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 01 01 1c 1c 00 02 01 03 02 00 &#13;&#10;030c 02 02 03 01 03 02 00 00 00 00 00 00 00 00 00 00 00 00 02 00 02 01 c1 c2 c2 be &#13;&#10;0326 fe ff 00 fc 00 00 00 00 00 00 00 00 00 00 00 00 3c 3c 3d 3a 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0c 0d &#13;&#10;035a 0c 0d 0e 0e 0d 0e 01 01 01 01 01 01 01 01 01 01 01 01 0b 0d 0b 0d 0f 10 0f 0f &#13;&#10;0374 15 15 15 15 01 01 01 01 01 01 01 01 01 01 01 01 0f 0f 0e 0f 05 00 00 00 00 09 &#13;&#10;038e 02 10 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8807  0xe011  0xff00  0x2c00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8818  0x9b11  0xff00  0x2c00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x882b  0x6711  0xff00  0x2c00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x883e  0x2f11  0xff00  0x2c00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 1 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 023f 0105 3c05 013e 0301 3e06 0301 063f 0006 013f 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 2222 ffff 1111 0000 ffff 3c08 3a01 0001 0004 0203 0000 &#13;&#10;d020 1111 ffff 0000 0000 0000 0000 0000 2222 cccc 0000 3e06 0501 3f02 0306 3f08 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0022 fe3d 00f6 1a00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 3020 0000 0000 1d08 0000 0000 f600 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 4342 454f 8e0f 2cbe e000 ca45 c542 cc4d 0038 0000 a184 0842 0842 0042 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 505c 5013 0d13 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0820 4000 c000 a929 0399 0106 0000 a817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 48a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 03c3 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d7a3 21dc 5a26 0000 0000 0000 0000 00e8 003a 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 01da 000e 0721 0000 0200 0001 0003 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0000 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0008 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 516e 2000 0000 0000 4b70 2000 2f3e 0000 0000 0000 0000 0000 &#13;&#10;d210 0290 0000 0000 516f 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 0842 0042 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 199a 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0001 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c005 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 1 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 b4 59 00 00 00 00 04 0d ff 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 69 2b 00 00 81 09 00 00 00 00 00 00 3b 02 2b 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 35 01 d3 00 57 fe 91 01 c3 fe fb ff f5 ff 38 ff 18 00 aa ff b8 ff 0e 00 &#13;&#10;0068 df ff 40 ff 39 00 dd ff f0 ff ac ff 59 00 b5 ff f5 ff 01 00 00 00 31 00 0d 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 00 03 01 00 02 31 8a 00 01 d5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 fb 00 02 83 04 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3d fe 00 22 00 10 10 10 00 f6 5d 1a 06 01 00 00 00 00 03 00 00 00 00 00 04 01 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 04 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 01 00 00 00 00 01 00 00 00 fa 10 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 14 9f 00 2a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 01 ff 03 08 03 01 02 ff fe 06 04 06 01 00 00 &#13;&#10;0138 03 05 ff 01 02 fc 06 00 ff 05 01 01 01 01 03 fa 05 ff 06 08 06 02 fe fc fe 00 &#13;&#10;0152 00 00 00 02 02 02 02 02 02 02 02 01 01 01 01 02 02 02 02 ff ff ff ff 01 01 01 &#13;&#10;016c 01 00 00 00 00 ff ff ff ff 01 01 01 01 ff ff ff ff 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 07 08 09 0a 0b 14 19 0e 00 fe 0a 02 ff fe ff 02 ff ff 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 09 02 10 01 04 00 ff ff 00 00 00 00 &#13;&#10;01ba 00 00 00 00 05 0c 0d 0c 0d 0e 0e 0d 0e 01 01 01 01 01 01 01 01 01 01 01 01 0b &#13;&#10;01d4 0d 0b 0d 0f 10 0f 0f 15 15 15 15 01 01 01 01 01 01 01 01 01 01 01 01 0f 0f 0e &#13;&#10;01ee 0f 02 01 03 02 00 02 02 03 01 03 02 00 00 00 00 00 00 00 00 00 00 00 00 02 00 &#13;&#10;0208 02 01 c1 c2 c2 be fe ff 00 fc 00 00 00 00 00 00 00 00 00 00 00 00 3c 3c 3d 3a &#13;&#10;0222 94 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 01 02 01 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 3e f2 ff ff 00 c0 e6 ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 1f 43 9f ff cb 6b c3 ff &#13;&#10;02d8 65 5b fd ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 2&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 2 (P4N ,BRx1:x1, 0x4404, 0x00_1b59, 0,0, 01, 1,1) 1* 1*    0     0   ( 5,3, 7, 0) 26 -12  215 (   0,   +3, 4,  0,  3) ( x ,  2,  4,  1,  1,  0)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2366.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 2 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 03 ff 00 80 00 00 00 00 00 00 00 00 5c 6c ff fe 00 &#13;&#10;0208 20 00 32 0d 1c 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 35 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1a 05 03 07 00 fe 3f 00 23 00 ff ff 06 04 f9 03 07 03 00 00 00 00 00 00 00 &#13;&#10;0256 02 02 02 02 04 04 04 04 01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01 01 01 &#13;&#10;0270 01 01 fe fe fe fe 02 02 02 02 fe fe fe fe 01 01 01 01 ff ff ff ff 01 01 01 01 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 f4 01 04 fd 07 fc 00 fe fc fd ff f9 fe fb fc fe 05 02 00 ff 00 &#13;&#10;02d8 fe 01 05 ff 03 04 01 03 00 04 ff fe 02 ff ff fe 01 01 fc ff 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 06 02 00 00 00 00 00 01 01 1c 1c 00 00 ff 03 01 02 &#13;&#10;030c ff 01 02 03 01 02 00 00 00 00 00 00 00 00 00 00 00 00 01 02 00 01 c0 c2 c1 c0 &#13;&#10;0326 fe 00 00 fe 00 00 00 00 00 00 00 00 00 00 00 00 3c 3d 3e 3c 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0d 0d &#13;&#10;035a 0b 0d 0e 0f 0e 0f 01 01 01 01 01 01 01 01 01 01 01 01 0c 0d 0b 0d 0f 0f 0f 0f &#13;&#10;0374 15 14 15 14 01 01 01 01 01 01 01 01 01 01 01 01 0f 0e 0f 0f 01 00 00 00 00 03 &#13;&#10;038e fe 11 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8807  0x5a11  0xff00  0x2e00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8819  0x9911  0xff00  0x2e00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x882c  0x7011  0xff00  0x2e00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x883f  0x4511  0xff00  0x2e00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 2 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 3e02 3b3d 3c01 0200 0301 0100 3c3f 0004 3f04 0401 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 1111 0000 1111 1111 eeee 053f 3e39 3e3d 3f3f 013c 0000 &#13;&#10;d020 2222 eeee 1111 ffff 1111 0000 0000 0000 0000 0000 3f00 053e 3c07 3e3e 033f 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0023 fe3f 00f4 1a00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 2020 0000 0000 7f08 0000 0000 f400 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 3632 363d 9059 2c01 7000 b837 b231 b93f ffdc 0000 1b01 0842 0884 0084 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 8689 5013 15a7 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0e40 4000 c000 0242 0300 0104 0000 b817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 88a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 03c3 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d7a3 22dd 5b27 0000 0000 0000 0000 03f8 00fe 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0001 0003 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0001 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0009 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 516e 2000 0000 0000 4b70 2000 453f 0000 0000 0000 0000 0000 &#13;&#10;d210 028c 0000 0000 516f 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 0884 0084 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 159a 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0002 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c005 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 2 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 88 73 00 00 00 00 1c 0d 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 41 28 00 00 71 09 00 00 00 00 00 00 b0 34 2d 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 fc 01 5e 01 2e fd 25 03 21 fd 5a 01 90 fe 68 00 b2 ff 18 00 66 ff b6 ff &#13;&#10;0068 f3 ff fc ff 7a ff 37 00 ee ff 97 ff 3b 00 dd ff 9a ff 2a 00 0b 00 00 00 42 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 ff 00 00 02 31 8a 00 00 d5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 f5 12 02 83 04 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3f fe 00 23 00 10 10 10 00 f4 5d 1a 05 01 00 00 00 00 03 01 00 01 00 00 07 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 07 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 02 03 03 00 00 01 00 00 ff f6 0f 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 16 9f 00 9d 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 01 01 fc ff 03 04 01 03 00 04 ff fe 02 ff ff &#13;&#10;0138 fe 01 04 fd 07 fc 00 fe fc fd ff f9 fe fb fc fe 05 02 00 ff 00 fe 01 05 ff 00 &#13;&#10;0152 00 00 00 02 02 02 02 04 04 04 04 01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 &#13;&#10;016c 01 01 01 01 01 fe fe fe fe 02 02 02 02 fe fe fe fe 01 01 01 01 ff ff ff ff 01 &#13;&#10;0186 01 01 01 07 08 09 0a 0b 0c 0d 0e fc fc 07 00 02 00 02 04 00 00 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 03 fe 11 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 01 0d 0d 0b 0d 0e 0f 0e 0f 01 01 01 01 01 01 01 01 01 01 01 01 0c &#13;&#10;01d4 0d 0b 0d 0f 0f 0f 0f 15 14 15 14 01 01 01 01 01 01 01 01 01 01 01 01 0f 0e 0f &#13;&#10;01ee 0f 00 ff 03 01 02 ff 01 02 03 01 02 00 00 00 00 00 00 00 00 00 00 00 00 01 02 &#13;&#10;0208 00 01 c0 c2 c1 c0 fe 00 00 fe 00 00 00 00 00 00 00 00 00 00 00 00 3c 3d 3e 3c &#13;&#10;0222 94 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 01 01 02 01 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 e7 3d ff ff b4 65 30 00 00 00 00 00 87 24 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a8 bb c7 ff 6b 99 d2 ff &#13;&#10;02d8 ba 84 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 3&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 3 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 1* 1*    0     1   ( 4,3, 7, 0) 27 -27  198 (   0,   +3, 4,  3,  1) ( x ,  2,  7, -1,  2,  2)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2490.4  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 3 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 03 ff 00 80 00 00 00 00 00 00 00 00 61 48 00 3a 00 &#13;&#10;0208 20 00 0a 0c 05 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 ff ff 01 5f 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1b 04 03 07 00 01 3b 00 1e 01 00 fc fd 02 fc ff 00 ff 01 00 fd 00 00 00 00 &#13;&#10;0256 02 02 02 02 07 07 07 07 ff ff ff ff 02 02 02 02 02 02 02 02 ff ff ff ff 03 03 &#13;&#10;0270 03 03 fe fe fe fe 01 01 01 01 ff ff ff ff 01 01 01 01 ff ff ff ff 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 e5 00 00 07 05 02 fb 06 05 fd 03 00 01 03 fe fd 00 02 01 fd 03 &#13;&#10;02d8 fd fe 01 02 04 00 09 ff ff 02 04 06 06 07 02 03 03 03 fd 01 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 01 01 1c 1c 00 03 01 03 01 02 &#13;&#10;030c 01 02 03 03 02 03 00 00 00 00 00 00 00 00 00 00 00 00 01 02 01 01 c7 c7 c7 c5 &#13;&#10;0326 01 01 01 ff 00 00 00 00 00 00 00 00 00 00 00 00 3a 3a 39 3a 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0d 0e &#13;&#10;035a 0c 0e 0e 10 0e 10 01 01 01 01 01 01 01 01 01 01 01 01 0d 0e 0d 0d 0f 0f 0f 0f &#13;&#10;0374 13 14 14 15 01 01 01 01 01 01 01 01 01 01 01 01 0e 0e 0d 0e 02 00 00 00 00 01 &#13;&#10;038e ff 0f 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8807  0x8011  0xff00  0x3000  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x881d  0x2d11  0xff00  0x3000  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x882f  0xf811  0xff00  0x3000  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8842  0xc011  0xff00  0x3000  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 3 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 3d02 033d 0200 063f 0403 3e01 3e03 3b00 0702 0003 0000 &#13;&#10;d010 0000 0000 0000 03ff 03ff 2222 2222 ffff 3333 eeee 013d 3d00 0607 0204 093d 0000 &#13;&#10;d020 1111 ffff 1111 ffff 0000 0000 0000 0000 3333 0000 0203 0001 0505 0306 3f01 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001e 013b 00e5 1b00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 3020 0000 0000 1d08 0000 0000 e500 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 605e 5e62 9e5b 0436 e03f dd5d de5a e562 fff0 0000 afbf 0842 08e7 00e7 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 c822 5013 1b6f 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0820 4000 c000 1909 03a0 0104 0000 b016 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 c8a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 03c3 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 dbaa 22e1 5626 0000 0000 0000 0000 00e8 003a 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0001 0003 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0002 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0010 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 516e 2000 0000 0000 4b70 2000 c042 0000 0000 0000 0000 0000 &#13;&#10;d210 0290 0000 0000 516f 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 08e7 00e7 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 119b 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0003 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c005 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 3 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 9b 79 00 00 00 00 05 0c 01 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 e9 2a 00 00 6f 09 00 00 00 00 00 00 20 40 2f 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 ba fd cd 03 76 fd 0c 02 84 fe a1 00 09 ff 43 00 0e ff 79 00 bd ff cf ff &#13;&#10;0068 cb ff f9 ff 99 ff f5 ff fd ff 9d ff dc ff 61 00 b0 ff 0c 00 2b 00 1b 00 14 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 00 09 01 00 02 30 8a 00 01 d5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 fb 00 02 83 04 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3b 01 00 1e 00 10 10 10 00 e5 59 1b 04 01 00 00 00 00 03 01 00 01 00 00 07 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 06 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 03 02 02 00 00 01 00 00 01 fa 10 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 18 9f 00 ec 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 03 03 fd 01 04 00 09 ff ff 02 04 06 06 07 02 &#13;&#10;0138 03 00 00 07 05 02 fb 06 05 fd 03 00 01 03 fe fd 00 02 01 fd 03 fd fe 01 02 00 &#13;&#10;0152 00 00 00 02 02 02 02 07 07 07 07 ff ff ff ff 02 02 02 02 02 02 02 02 ff ff ff &#13;&#10;016c ff 03 03 03 03 fe fe fe fe 01 01 01 01 ff ff ff ff 01 01 01 01 ff ff ff ff 00 &#13;&#10;0186 00 00 00 07 08 09 0a 0b 0c 0d 1a fd fd 04 03 ff 01 ff 00 00 fe 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 01 ff 0f 02 04 00 ff ff 00 00 00 00 &#13;&#10;01ba 00 00 00 00 02 0d 0e 0c 0e 0e 10 0e 10 01 01 01 01 01 01 01 01 01 01 01 01 0d &#13;&#10;01d4 0e 0d 0d 0f 0f 0f 0f 13 14 14 15 01 01 01 01 01 01 01 01 01 01 01 01 0e 0e 0d &#13;&#10;01ee 0e 03 01 03 01 02 01 02 03 03 02 03 00 00 00 00 00 00 00 00 00 00 00 00 01 02 &#13;&#10;0208 01 01 c7 c7 c7 c5 01 01 01 ff 00 00 00 00 00 00 00 00 00 00 00 00 3a 3a 39 3a &#13;&#10;0222 94 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 02 03 01 02 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 31 a4 ff ff 00 14 30 00 00 00 00 00 41 0b 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 da 6f 87 ff fe 19 87 ff &#13;&#10;02d8 20 ff ff ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 4&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 4 (P4N ,BRx1:x1, 0x4404, 0x00_1a59, 0,0, 01, 1,1) 1* 1*    0     0   ( 5,3, 7, 0) 29 -14  217 (   0,   +3, 4,  4,  2) ( x ,  1,  5,  1,  2,  1)    0   T(  0,-20,144, -4,  0,  0) (  0,  0,  0,  0)  1944.8  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 4 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 03 ff 00 80 00 00 00 00 00 00 00 00 4b f8 00 3d 00 &#13;&#10;0208 20 00 16 0d 34 00 00 ff ec 00 90 ff fc 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 01 00 29 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1d 05 03 07 00 01 3f 00 22 00 00 fe 00 02 fd 07 07 03 00 01 01 00 00 00 00 &#13;&#10;0256 01 01 01 01 05 05 05 05 01 01 01 01 02 02 02 02 01 01 01 01 00 00 00 00 01 01 &#13;&#10;0270 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 f2 02 01 00 ff ff 02 03 02 03 00 ff fd 02 fd fe 01 01 fb ff fe &#13;&#10;02d8 05 0b 00 03 03 04 03 fe 03 01 04 01 01 02 03 fa 02 00 03 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 05 00 00 00 00 00 01 01 1c 1c 00 04 02 03 03 02 &#13;&#10;030c 00 00 04 03 01 01 00 00 00 00 00 00 00 00 00 00 00 00 02 02 ff 00 c1 c2 c2 be &#13;&#10;0326 ff 00 00 fd 00 00 00 00 00 00 00 00 00 00 00 00 3e 3e 3f 3d 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0c 0d &#13;&#10;035a 0c 0d 0f 0f 0e 0f 01 01 01 01 01 01 01 01 01 01 01 01 0c 0d 0b 0d 0f 0f 0f 0f &#13;&#10;0374 14 14 14 14 01 01 01 01 01 01 01 01 01 01 01 01 0f 0f 0e 0f 00 00 00 00 00 02 &#13;&#10;038e ff 11 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8826  0xa911  0xff00  0x3200  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x883c  0x5811  0xff00  0x3200  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x884f  0x2611  0xff00  0x3200  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8861  0xf411  0xff00  0x3200  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 4 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0200 8a30 0218 8a00 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0501 0203 3f02 0103 0302 0b3b 3d00 0201 0201 0400 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 2222 1111 0000 1111 0000 003f 3e3f 0300 0304 0303 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 2222 4444 3333 0000 033e 013d 023f 3a01 3e00 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0022 013f 00f2 1d00 0000 0000 &#13;&#10;d050 000a c185 0001 5010 0400 c000 0101 0000 3020 0000 0000 1e88 0000 0000 f200 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 2826 2d30 82f9 6c9e 0001 ab2b a927 ac2c ffe2 0000 143c 0421 04a5 00a5 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8800 0005 0006 1072 1aa0 5013 03f5 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 08a0 4000 c000 0244 0311 0104 0000 b813 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 08a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 03c3 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d7a3 22dd 5c27 0000 0000 0000 0000 00f4 003d 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 01ec 0090 01fc 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0001 0003 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0003 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0011 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 516e 2000 0000 0000 4b70 2000 f461 0000 0000 0000 0000 0000 &#13;&#10;d210 028c 0000 0000 516f 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0421 04a5 00a5 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 159d 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0004 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c005 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 4 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 f6 5e 00 00 00 00 34 0d 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 4c 28 00 00 70 09 00 00 00 00 00 00 3d 9d 31 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 45 ff 6f 01 5d 00 dc ff 0d 00 62 ff 2e 00 17 00 80 ff 00 00 0a 00 c1 ff &#13;&#10;0068 c7 ff fb ff 13 00 ce ff fb ff ef ff f2 ff 94 ff 50 00 dd ff 3d 00 ef ff f2 ff &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 00 ff 00 00 02 30 8a 00 00 c5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 f5 12 02 83 04 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3f 01 00 22 00 10 10 10 00 f2 5e 1d 05 00 00 00 00 00 03 01 00 01 00 00 07 01 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 04 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 04 05 05 00 00 01 00 00 00 f8 0f 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 1b 9f 00 16 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 02 00 03 00 03 04 03 fe 03 01 04 01 01 02 03 &#13;&#10;0138 fa 02 01 00 ff ff 02 03 02 03 00 ff fd 02 fd fe 01 01 fb ff fe 05 0b 00 03 00 &#13;&#10;0152 00 00 00 01 01 01 01 05 05 05 05 01 01 01 01 02 02 02 02 01 01 01 01 00 00 00 &#13;&#10;016c 00 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 07 08 09 12 0f 0c 0d 1a fe fe 03 03 02 00 04 04 01 01 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 02 ff 11 00 04 00 01 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 0c 0d 0c 0d 0f 0f 0e 0f 01 01 01 01 01 01 01 01 01 01 01 01 0c &#13;&#10;01d4 0d 0b 0d 0f 0f 0f 0f 14 14 14 14 01 01 01 01 01 01 01 01 01 01 01 01 0f 0f 0e &#13;&#10;01ee 0f 04 02 03 03 02 00 00 04 03 01 01 00 00 00 00 00 00 00 00 00 00 00 00 02 02 &#13;&#10;0208 ff 00 c1 c2 c2 be ff 00 00 fd 00 00 00 00 00 00 00 00 00 00 00 00 3e 3e 3f 3d &#13;&#10;0222 84 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 02 00 01 03 00 02 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 0b c8 ff ff 1b c3 e5 ff 00 00 00 00 22 13 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 82 49 00 17 82 41 00 &#13;&#10;02d8 d3 64 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 5&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 5 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 1* 1*    0     0   ( 5,3, 2, 0) 26  -8  196 (   0,   +3, 4,  1,  1) ( x ,  2,  5, -2,  5, -3)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2316.8  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 5 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 03 ff 00 80 00 00 00 00 00 00 00 00 5a 80 00 00 00 &#13;&#10;0208 20 00 18 0b ee 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 01 00 00 00 00 00 a0 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1a 05 03 02 00 00 3a 00 20 00 05 fd 01 03 fa 01 00 fd ff 00 fd 00 00 00 00 &#13;&#10;0256 02 02 02 02 05 05 05 05 fe fe fe fe 05 05 05 05 fd fd fd fd 02 02 02 02 00 00 &#13;&#10;0270 00 00 01 01 01 01 fe fe fe fe 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 f8 fc 02 ff 00 06 00 06 fd fb 01 00 01 00 fc 02 00 02 fc 03 01 &#13;&#10;02d8 fd 02 02 00 06 06 06 02 03 fd 01 03 02 fa ff ff ff ff 00 03 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 05 04 00 00 00 00 00 01 01 1c 1c 00 01 fe 03 02 00 &#13;&#10;030c 01 02 04 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 00 00 02 c5 c8 c6 c4 &#13;&#10;0326 ff 01 00 ff 00 00 00 00 00 00 00 00 00 00 00 00 3a 3a 38 39 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0c 0d &#13;&#10;035a 0c 0d 10 0e 0f 0e 01 01 01 01 01 01 01 01 01 01 01 01 0c 0c 0c 0c 0e 0e 0e 0e &#13;&#10;0374 13 12 13 13 01 01 01 01 01 01 01 01 01 01 01 01 0d 0e 0d 0e fd 04 01 00 00 01 &#13;&#10;038e fe 0c 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8820  0x2611  0xff00  0x3400  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8830  0x5011  0xff00  0x3400  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8843  0x1b11  0xff00  0x3400  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8855  0xe611  0xff00  0x3400  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 5 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 3d02 003b 063c 0203 063f 023c 3c01 0002 3a3d 063f 0000 &#13;&#10;d010 0000 0000 0000 03de 03de 5555 dddd 2222 0000 1111 0203 0200 063f 3f01 0600 0000 &#13;&#10;d020 eeee 1111 0000 0000 0000 0000 0000 1111 2222 0000 0001 0001 3d00 3f03 0203 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 f800 fff1 5e00 000a 2a00 fffd 7f00 fffa ffc0 fffc 0020 003a 00f8 1a00 0000 0000 &#13;&#10;d050 000a c185 0001 1000 0000 8000 0000 0000 0000 0000 0000 0008 0000 0000 f800 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 9e9b 9fa5 9643 6c36 f03f 189d 1e9b 23a4 fffa 0000 5080 0842 08a5 00a5 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 505c 5013 0d13 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0d80 4000 c000 9a01 03a0 0103 0000 b817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 48a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 03c3 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 daaa 1fe1 5525 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0001 0003 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0004 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0012 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 516e 2000 0000 0000 4b70 2000 e655 0000 0000 0000 0000 0000 &#13;&#10;d210 028e 0000 0000 516f 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 08a5 00a5 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 159a 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0005 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c005 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 5 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 20 71 00 00 00 00 ee 0b 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 48 29 00 00 74 09 00 00 00 00 00 00 e6 c9 33 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 e6 02 5d ff 48 01 bb fd 75 00 c0 ff 86 ff d4 ff 1b 00 9a ff 9e ff 22 00 &#13;&#10;0068 bb ff df ff f1 ff 90 ff 23 00 ca ff ea ff 28 00 e9 ff 19 00 b5 ff 51 00 8e ff &#13;&#10;0082 00 00 00 00 00 00 00 00 fe ff c6 ff 00 00 00 00 02 01 00 02 30 8a 00 01 d7 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 fb 00 02 83 0a 01 00 00 00 07 07 01 00 00 01 03 01 00 &#13;&#10;00b6 3a 00 00 20 00 10 10 10 00 f8 59 1a 05 00 00 00 00 00 03 00 00 00 00 00 02 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 04 00 0a 0a 00 00 00 00 02 00 01 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 02 05 04 04 00 00 01 00 00 01 f8 09 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 1b 9f 00 a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 ff ff 00 03 06 06 06 02 03 fd 01 03 02 fa ff &#13;&#10;0138 ff fc 02 ff 00 06 00 06 fd fb 01 00 01 00 fc 02 00 02 fc 03 01 fd 02 02 00 00 &#13;&#10;0152 00 00 00 02 02 02 02 05 05 05 05 fe fe fe fe 05 05 05 05 fd fd fd fd 02 02 02 &#13;&#10;016c 02 00 00 00 00 01 01 01 01 fe fe fe fe 01 01 01 01 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 07 08 09 0a 0b 10 0d 16 fd 03 06 06 fe ff 01 00 00 fe 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 01 fe 0c 02 04 00 00 00 01 00 04 01 &#13;&#10;01ba 00 00 00 00 fd 0c 0d 0c 0d 10 0e 0f 0e 01 01 01 01 01 01 01 01 01 01 01 01 0c &#13;&#10;01d4 0c 0c 0c 0e 0e 0e 0e 13 12 13 13 01 01 01 01 01 01 01 01 01 01 01 01 0d 0e 0d &#13;&#10;01ee 0e 01 fe 03 02 00 01 02 04 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 00 &#13;&#10;0208 00 02 c5 c8 c6 c4 ff 01 00 ff 00 00 00 00 00 00 00 00 00 00 00 00 3a 3a 38 39 &#13;&#10;0222 84 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 03 01 02 00 03 03 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 95 69 ff ff a8 a4 3e 00 00 00 00 00 39 09 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 27 65 a0 ff 99 18 97 ff &#13;&#10;02d8 9e 41 ff ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 6&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 6 (P4N ,BRx1:x1, 0x4404, 0x00_1b5d, 0,0, 01, 1,1) 1* 1*    0     0   ( 4,3, 4, 0) 28 -18  209 (   0,   +3, 4,  1,  1) ( x ,  3,  6,  1,  1,  1)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2004.8  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 6 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 03 ff 00 80 00 00 00 00 00 00 00 00 4e 50 00 00 00 &#13;&#10;0208 20 00 34 0c bd 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 ff ff 00 00 00 03 01 93 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1c 04 03 04 00 fe 3d 00 22 00 fc ff fe fe f8 03 01 01 00 fe ff 00 00 00 00 &#13;&#10;0256 03 03 03 03 06 06 06 06 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 &#13;&#10;0270 00 00 01 01 01 01 ff ff ff ff ff ff ff ff 01 01 01 01 00 00 00 00 ff ff ff ff &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 ee ff 00 02 03 06 00 00 00 05 ff 00 03 02 02 01 00 ff 00 01 05 &#13;&#10;02d8 09 00 00 07 05 00 05 02 02 01 04 06 04 fa 00 fd fd fc 01 02 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 01 01 1c 1c 00 01 01 03 01 01 &#13;&#10;030c 01 01 02 02 03 03 00 00 00 00 00 00 00 00 00 00 00 00 01 01 01 01 c2 c5 c4 c1 &#13;&#10;0326 ff 01 01 ff 00 00 00 00 00 00 00 00 00 00 00 00 3b 3c 3d 3c 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0c 0d &#13;&#10;035a 0d 0c 0f 0f 10 0f 01 01 01 01 01 01 01 01 01 01 01 01 0d 0d 0c 0d 0f 0f 0f 10 &#13;&#10;0374 15 14 15 14 01 01 01 01 01 01 01 01 01 01 01 01 0f 0f 0e 0f 02 04 02 00 00 01 &#13;&#10;038e ff 0c 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x881a  0x3511  0xff00  0x3600  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x882f  0xd911  0xff00  0x3600  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8842  0xa711  0xff00  0x3600  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8855  0x7411  0xff00  0x3600  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 6 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 093f 0205 063f 0402 053d 0000 023f 0000 3a01 003c 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 1111 1111 1111 1111 1111 0001 0100 0002 0004 0501 0000 &#13;&#10;d020 ffff ffff 0000 0000 ffff 1111 0000 1111 0000 0000 0705 0003 0003 3d06 0202 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 d900 fff5 4800 0009 7d00 0001 5200 fff5 7c00 fffd 0022 fe3d 00ee 1c00 0000 0000 &#13;&#10;d050 000a c185 0001 1000 0000 8000 0000 0000 0000 0000 0000 0008 0000 0000 ee00 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 9698 969e f2c0 00fe a03f 1995 1695 1d9b 0010 0000 ca83 0c63 0cc6 00c6 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 8689 5013 15a7 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0820 4000 c000 0112 039b 0106 0000 b012 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 88a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 03c3 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d9a5 22de 5926 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0001 0003 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0005 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0013 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 516e 2000 0000 0000 4b70 2000 7455 0000 0000 0000 0000 0000 &#13;&#10;d210 028f 0000 0000 516f 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0c63 0cc6 00c6 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 119c 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0006 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c005 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 6 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 e4 61 00 00 00 00 bd 0c 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 a6 28 00 00 77 09 00 00 00 00 00 00 f8 c3 35 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 51 01 83 ff 64 01 cd fe ff fe 1a 01 38 ff 71 ff 39 00 70 ff e2 ff a1 ff &#13;&#10;0068 ee ff d1 ff 85 ff 04 00 ed ff 28 00 69 ff 40 00 f5 ff 70 ff 50 00 3e ff 3e 01 &#13;&#10;0082 00 00 00 00 00 00 00 00 01 00 3a 00 00 00 00 00 00 01 00 02 30 8a 00 00 d7 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 28 09 02 83 0a 01 00 00 00 07 07 01 00 00 01 03 01 00 &#13;&#10;00b6 3d fe 00 22 00 10 10 10 00 ee 5d 1c 04 00 00 00 00 00 03 00 00 00 00 00 04 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 04 00 0a 0a 00 00 00 00 02 00 01 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 07 06 07 07 00 00 01 00 00 ff f9 0d 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 1c 9f 00 ca 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 fd fc 01 02 05 00 05 02 02 01 04 06 04 fa 00 &#13;&#10;0138 fd ff 00 02 03 06 00 00 00 05 ff 00 03 02 02 01 00 ff 00 01 05 09 00 00 07 00 &#13;&#10;0152 00 00 00 03 03 03 03 06 06 06 06 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;016c 01 01 01 01 01 01 01 01 01 ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00 ff &#13;&#10;0186 ff ff ff 07 0c 09 0a 0b 10 0d 0e fc fd 02 04 01 00 02 01 fd ff 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 01 ff 0c 01 04 00 03 00 ff ff 04 02 &#13;&#10;01ba 00 00 00 00 02 0c 0d 0d 0c 0f 0f 10 0f 01 01 01 01 01 01 01 01 01 01 01 01 0d &#13;&#10;01d4 0d 0c 0d 0f 0f 0f 10 15 14 15 14 01 01 01 01 01 01 01 01 01 01 01 01 0f 0f 0e &#13;&#10;01ee 0f 01 01 03 01 01 01 01 02 02 03 03 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;0208 01 01 c2 c5 c4 c1 ff 01 01 ff 00 00 00 00 00 00 00 00 00 00 00 00 3b 3c 3d 3c &#13;&#10;0222 84 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 01 01 02 03 01 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 8d 71 ff ff 00 c5 d4 ff 00 00 00 00 27 1c 00 00 00 00 00 00 00 00 00 00 5d 56 &#13;&#10;02be 0c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 a9 51 ec ff 40 a8 d7 ff &#13;&#10;02d8 3b e8 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 7&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 7 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 1* 1*    0     0   ( 4,3, 4, 0) 27  -6  215 (   0,   +4, 4,  0,  2) ( x ,  3,  6,  0,  2,  0)    0   T(  4,-20,128,-16,  0,  0) (  0,  0,  0,  0)  1830.8  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 7 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 03 ff 00 80 00 00 00 00 00 00 00 00 47 84 00 3a 00 &#13;&#10;0208 20 ff e4 0d 05 00 04 ff ec 00 80 ff f0 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 ff ff 00 00 ff fe 00 0a 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1b 04 03 04 00 fe 3d 00 22 00 00 01 04 02 f8 03 fd 03 fd 01 ff 00 00 00 00 &#13;&#10;0256 03 03 03 03 06 06 06 06 00 00 00 00 02 02 02 02 00 00 00 00 01 01 01 01 00 00 &#13;&#10;0270 00 00 00 00 00 00 01 01 01 01 ff ff ff ff 00 00 00 00 00 00 00 00 ff ff ff ff &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ff ff &#13;&#10;02a4 ff ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 fa 03 ff fd 05 ff ff 02 03 06 01 05 02 00 fd fb 01 02 07 fa ff &#13;&#10;02d8 00 fa ff 02 01 00 02 02 02 02 ff 01 04 05 fb 01 fe 06 ff ff 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 05 01 00 00 00 00 00 01 01 1c 1c 00 00 01 04 02 ff &#13;&#10;030c 00 02 03 01 02 04 00 00 00 00 00 00 00 00 00 00 00 00 02 00 01 02 c2 c2 c1 c1 &#13;&#10;0326 fe ff ff fe 00 00 00 00 00 00 00 00 00 00 00 00 3b 3b 3c 3a 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0d 0d &#13;&#10;035a 0d 0e 11 10 10 0f 01 01 01 01 01 01 01 01 01 01 01 01 0e 0d 0d 0e 10 11 10 11 &#13;&#10;0374 16 16 17 15 01 01 01 01 01 01 01 01 01 01 01 01 10 10 11 10 00 04 02 00 00 02 &#13;&#10;038e ff 0c 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x883c  0xc811  0xff00  0x3800  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8852  0x7d11  0xff00  0x3800  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8865  0x5211  0xff00  0x3800  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8878  0x1e11  0xff00  0x3800  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 7 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0002 0006 3f03 0402 013e 3a07 3d01 3f3f 0502 0006 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 2222 0000 1111 0000 0000 3f3a 3b05 023d 3b3f 023f 0000 &#13;&#10;d020 1111 ffff 0000 ffff ffff 0000 0000 0000 8888 0000 023f 0102 0305 0101 023f 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0022 fe3d 00fa 1b00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 3020 0000 0000 1d08 0000 0000 fa00 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 0a08 0c14 0ec7 efb0 4000 8b0b 8a0b 9115 000a 0000 0701 0c63 0cc6 00c6 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 c822 5013 1b6f 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0003 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0d20 4000 c000 a2a2 0391 0106 0000 b016 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 c8a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 03c3 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d7a2 20dd 5925 0000 0000 0000 0000 00e8 003a 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01ec 0080 01f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0001 0003 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0006 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0014 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 516e 2000 0000 0000 4b70 2000 1e78 0000 0000 0000 0000 0000 &#13;&#10;d210 028f 0000 0000 516f 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0c63 0cc6 00c6 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 119b 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0007 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c005 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 LANE 7 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 65 59 00 00 00 00 05 0d 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 0c 2a 00 00 72 09 00 00 00 00 00 00 cd 77 37 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 a2 00 59 00 7a ff 14 01 87 fe 50 00 fb ff f5 fe 38 00 e8 ff 85 ff cd ff &#13;&#10;0068 25 00 f5 ff 69 ff 0d 00 e4 ff 15 00 9e ff 08 00 01 00 1a 00 e3 ff ea ff 3b 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 00 03 01 00 02 30 8a 00 01 c7 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 fb 00 02 83 04 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3d fe 00 22 00 10 10 10 00 fa 5d 1b 04 01 00 00 00 00 03 01 00 01 00 00 04 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 02 00 0a 0a 00 00 00 00 02 00 01 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 07 06 06 00 00 01 00 00 00 fb 0b 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 1f 9f 00 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 fe 06 ff ff 01 00 02 02 02 02 ff 01 04 05 fb &#13;&#10;0138 01 03 ff fd 05 ff ff 02 03 06 01 05 02 00 fd fb 01 02 07 fa ff 00 fa ff 02 00 &#13;&#10;0152 00 00 00 03 03 03 03 06 06 06 06 00 00 00 00 02 02 02 02 00 00 00 00 01 01 01 &#13;&#10;016c 01 00 00 00 00 00 00 00 00 01 01 01 01 ff ff ff ff 00 00 00 00 ff ff ff ff ff &#13;&#10;0186 ff ff ff 07 08 09 0a 0b 0c 15 0e fe fd 08 04 02 fe 02 fe 01 ff 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 02 ff 0c 01 04 00 fe ff ff ff 04 02 &#13;&#10;01ba 00 00 00 00 00 0d 0d 0d 0e 11 10 10 0f 01 01 01 01 01 01 01 01 01 01 01 01 0e &#13;&#10;01d4 0d 0d 0e 10 11 10 11 16 16 17 15 01 01 01 01 01 01 01 01 01 01 01 01 10 10 11 &#13;&#10;01ee 10 00 01 04 02 ff 00 02 03 01 02 04 00 00 00 00 00 00 00 00 00 00 00 00 02 00 &#13;&#10;0208 01 02 c2 c2 c1 c1 fe ff ff fe 00 00 00 00 00 00 00 00 00 00 00 00 3b 3b 3c 3a &#13;&#10;0222 94 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 01 00 01 00 03 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 b2 be ff ff 38 0b cb ff 00 00 00 00 2e 2f 00 00 00 00 00 00 00 00 00 00 54 47 &#13;&#10;02be fc ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 87 28 8a ff da cb 9e ff &#13;&#10;02d8 36 5a ff ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY DSC 1 config">PHY DSC 1 config</a></h5>
        <textarea cols='180' rows='74' >[bcmLINK.0]Linkscan exiting&#13;&#10; blackhawk_phy_pmd_info_dump:567 type = 4096 laneMask  = 0x2&#13;&#10; blackhawk_phy_pmd_info_dump:618 type = CFG&#13;&#10;&#13;&#10;&#13;&#10;***********************************&#13;&#10;**** SERDES CORE CONFIGURATION ****&#13;&#10;***********************************&#13;&#10;&#13;&#10;uC Config VCO Rate   = 98 (~20.625GHz), 193 (~26.563GHz)&#13;&#10;Core Config from PCS = 0, 0&#13;&#10;&#13;&#10;Tx Lane Addr 0       = 0&#13;&#10;Rx Lane Addr 0       = 0&#13;&#10;Tx Lane Addr 1       = 1&#13;&#10;Rx Lane Addr 1       = 1&#13;&#10;Tx Lane Addr 2       = 2&#13;&#10;Rx Lane Addr 2       = 2&#13;&#10;Tx Lane Addr 3       = 3&#13;&#10;Rx Lane Addr 3       = 3&#13;&#10;Tx Lane Addr 4       = 4&#13;&#10;Rx Lane Addr 4       = 4&#13;&#10;Tx Lane Addr 5       = 5&#13;&#10;Rx Lane Addr 5       = 5&#13;&#10;Tx Lane Addr 6       = 6&#13;&#10;Rx Lane Addr 6       = 6&#13;&#10;Tx Lane Addr 7       = 7&#13;&#10;Rx Lane Addr 7       = 7&#13;&#10;&#13;&#10;&#13;&#10;*************************************&#13;&#10;**** SERDES LANE 1 CONFIGURATION ****&#13;&#10;*************************************&#13;&#10;&#13;&#10;Lane Config from PCS        = 0&#13;&#10;&#13;&#10;Auto-Neg Enabled            = 0&#13;&#10;DFE on                      = 1&#13;&#10;DFE low power mode          = 0&#13;&#10;Brdfe_on                    = 0&#13;&#10;Media Type                  = 0&#13;&#10;Unreliable LOS              = 0&#13;&#10;Scrambling Disable          = 0&#13;&#10;Link Training Enable        = 1&#13;&#10;CL72 Auto Polarity   Enable = 0&#13;&#10;CL72 Restart timeout Enable = 1&#13;&#10;Force ES Mode               = 0&#13;&#10;Force NS Mode               = 0&#13;&#10;Link Partner has Precoder En= 0&#13;&#10;Force PAM4 mode             = 1&#13;&#10;Force NRZ mode              = 0&#13;&#10;RX PLL Select               = 1&#13;&#10;TX PLL Select               = 1&#13;&#10;TX OSR Mode Force           = 1&#13;&#10;TX OSR Mode Force Val       = 0&#13;&#10;RX OSR Mode Force           = 1&#13;&#10;RX OSR Mode Force Val       = 0&#13;&#10;TX Polarity Invert          = 1&#13;&#10;RX Polarity Invert          = 1&#13;&#10;&#13;&#10;TXFIR Range                 = PAM4&#13;&#10;TXFIR Tap0                  = 4&#13;&#10;TXFIR Tap1                  = -24&#13;&#10;TXFIR Tap2                  = 140&#13;&#10;TXFIR Tap3                  = 0&#13;&#10;TXFIR Tap4                  = 0&#13;&#10;TXFIR Tap5                  = 0&#13;&#10;TXFIR Tap6                  = 0&#13;&#10;TXFIR Tap7                  = 0&#13;&#10;TXFIR Tap8                  = 0&#13;&#10;TXFIR Tap9                  = 0&#13;&#10;TXFIR Tap10                 = 0&#13;&#10;TXFIR Tap11                 = 0&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY DSC 13">PHY DSC 13</a></h5>
        <textarea cols='180' rows='25' >[bcmLINK.0]Linkscan exiting&#13;&#10; blackhawk_phy_pmd_info_dump:567 type = 16384 laneMask  = 0x20&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 5&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       83C      (08) 84C    0x08   20.625,26.563GHz   000,174        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 5 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 1* 1*    0     0   ( 4,3, 7, 0) 23 -11  194 (   0,   +4, 4,  3, -3) ( x ,  2,  5,  2, -1,  2)    0   T(  0,-20,144, -4,  0,  0) (  0,  0,  0,  0)  1789.3  &#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY DSC fabric1 state_eye">PHY DSC fabric1 state_eye</a></h5>
        <textarea cols='180' rows='4692' >[bcmLINK.0]Linkscan exiting&#13;&#10; blackhawk_phy_pmd_info_dump:567 type = 131072 laneMask  = 0x2&#13;&#10; blackhawk_phy_pmd_info_dump:603 type = DEF&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 0&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       84C      (08) 85C    0x08   20.625,26.563GHz   000,173        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 0 (P4N ,BRx1:x1, 0x4404, 0x00_1a5d, 0,0, 01, 1,1) 1  1     0     1   ( 2,2,15, 0) 26 -16  205 (   0,   +3, 4,  3, -2) ( x ,  2,  7,  1,  2,  1)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2707.5  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 0 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 01 80 00 80 00 00 00 00 00 00 00 00 69 c3 00 3a 00 &#13;&#10;0208 20 ff e0 0c 60 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 f2 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1a 02 02 0f 00 00 3c 00 21 01 06 00 0b 02 f8 00 f9 01 ff ff fe 00 00 00 00 &#13;&#10;0256 02 02 02 02 07 07 07 07 01 01 01 01 02 02 02 02 01 01 01 01 02 02 02 02 ff ff &#13;&#10;0270 ff ff 01 01 01 01 01 01 01 01 ff ff ff ff 01 01 01 01 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ff ff ff ff 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 f0 00 ff 0c ff 01 02 06 00 01 03 00 fc 01 02 04 fc ff 08 04 02 &#13;&#10;02d8 ff 04 01 fe fe 03 01 02 fd 02 02 01 fc 07 01 01 04 03 ff ff 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 06 01 00 00 00 00 00 01 01 1c 1c 00 03 01 03 01 ff &#13;&#10;030c 01 04 03 00 03 06 00 00 00 00 00 00 00 00 00 00 00 00 02 ff 02 05 c1 c6 c2 c4 &#13;&#10;0326 fd 01 ff ff 00 00 00 00 00 00 00 00 00 00 00 00 39 3c 3a 3a 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0d 0e &#13;&#10;035a 0d 0d 0f 10 10 10 01 01 01 01 01 01 01 01 01 01 01 01 0d 0d 0d 0d 0e 0d 0e 0e &#13;&#10;0374 13 13 12 12 01 01 01 01 01 01 01 01 01 01 01 01 0e 0d 0d 0e fc 00 00 00 00 fe &#13;&#10;038e 00 13 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88bd  0x9211  0xff00  0x3a00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88ce  0x4811  0xff00  0x3a00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88e2  0x0511  0xff00  0x3a00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88f5  0x9811  0xff00  0x3a00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 0 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 3f3f 0101 0100 3c3d 3e04 0408 0203 023f 0702 0303 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 2222 1111 2222 ffff 1111 0104 0400 060c 0102 013f 0000 &#13;&#10;d020 1111 ffff 1111 0000 ffff 0000 0000 0000 bbbb 0000 3e02 3c3c 003f 0101 023f 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 ff00 ffff 0000 0000 0000 0000 ffc0 ffff 0021 003c 00f0 1a00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 3020 0000 0000 1d08 0000 0000 f000 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 f1ef f1f9 1018 1c32 1000 6df3 70f0 6ef9 0000 0000 7a3f 0842 08e7 00e7 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 1aa0 5013 03f5 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0e20 4000 c000 91c0 03b9 0108 0000 9817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 08a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 0141 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d8b3 1fdf 4a25 0000 0000 0000 0000 00e8 003a 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0001 0001 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0000 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0007 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 516e 2000 0000 0000 4b70 2000 98f5 0000 0000 0000 0000 0000 &#13;&#10;d210 028f 0000 0000 516f 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 08e7 00e7 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 091a 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0000 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c007 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 03 d0 6e 14 08 06 0c a0 00 00 06 24 08 00 56 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 00 00 02 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 03 00 01 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 34 84 00 00 00 00 60 0c 01 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 87 2b 00 00 85 09 00 00 00 00 00 00 5f 6f 39 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 e9 02 d6 fe ee 01 f7 01 e6 fe 2e 01 c6 ff 1e 00 fa ff b2 00 c9 ff f7 ff &#13;&#10;0068 e3 ff e2 ff 63 00 c5 ff 03 00 97 00 24 00 58 ff 5b 01 5a fe de 01 b7 fe 7b 01 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 00 00 01 00 02 30 8a 00 00 c5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 f5 12 02 83 05 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3c 00 00 21 00 10 10 10 00 f0 5b 1a 02 00 00 00 00 00 02 00 00 00 00 00 0f 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 05 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 01 01 00 00 01 00 00 ff f8 10 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 1d 9f 00 99 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 04 03 ff ff fe 03 01 02 fd 02 02 01 fc 07 01 &#13;&#10;0138 01 00 ff 0c ff 01 02 06 00 01 03 00 fc 01 02 04 fc ff 08 04 02 ff 04 01 fe 00 &#13;&#10;0152 00 00 00 02 02 02 02 07 07 07 07 01 01 01 01 02 02 02 02 01 01 01 01 02 02 02 &#13;&#10;016c 02 ff ff ff ff 01 01 01 01 01 01 01 01 ff ff ff ff 01 01 01 01 00 00 00 00 ff &#13;&#10;0186 ff ff ff 07 08 09 0a 0b 0c 15 1a fb ff 06 03 01 ff 00 fc ff fd 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 fe 00 13 02 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 fc 0d 0e 0d 0d 0f 10 10 10 01 01 01 01 01 01 01 01 01 01 01 01 0d &#13;&#10;01d4 0d 0d 0d 0e 0d 0e 0e 13 13 12 12 01 01 01 01 01 01 01 01 01 01 01 01 0e 0d 0d &#13;&#10;01ee 0e 03 01 03 01 ff 01 04 03 00 03 06 00 00 00 00 00 00 00 00 00 00 00 00 02 ff &#13;&#10;0208 02 05 c1 c6 c2 c4 fd 01 ff ff 00 00 00 00 00 00 00 00 00 00 00 00 39 3c 3a 3a &#13;&#10;0222 94 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 03 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 f9 ca ff ff 00 60 05 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 d7 aa 11 ff 67 3e 68 ff &#13;&#10;02d8 73 03 fe ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 0   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   202mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   200mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   198mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   196mV : 111111111111111111111111111111122221111111111111111111111111111&#13;&#10;   194mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;   192mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;   190mV : 111111111111111111111111122222222222222211111111111111111111111&#13;&#10;   188mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;   186mV : 111111111111111111111112222222222222222222211111111111111111111&#13;&#10;   184mV : 111111111111111111111112222222222222222222211111111111111111111&#13;&#10;   182mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;   180mV : 111111111111111111111122222222222222222222222211111111111111111&#13;&#10;   178mV : 111111111111111111111122222222332222222222222221111111111111111&#13;&#10;   176mV : 111111111111111111111122222222332222222222222221111111111111111&#13;&#10;   173mV : 111111111111111111111222222223333222222222222222111111111111111&#13;&#10;   171mV : 111111111111111111112222222223333322222222222222211111111111111&#13;&#10;   169mV : 111111111111111111112222222233333332222222222222221111111111111&#13;&#10;   167mV : 111111111111111111112222222233333332222222222222221111111111111&#13;&#10;   165mV : 111111111111111111122222222233343333222222222222222111111111111&#13;&#10;   163mV : 111111111111111111122222222333444333222222222222222211111111111&#13;&#10;   161mV : 111111111111111111222222222333444333322222222222222211111111111&#13;&#10;   159mV : 111111111111111111222222222334454433332222222222222221111111111&#13;&#10;   157mV : 111111111111111111222222222334454433332222222222222221111111111&#13;&#10;   155mV : 111111111111111112222222223334555443332222222222222221111111111&#13;&#10;   153mV : 111111111111111112222222223344555443333222222222222222111111111&#13;&#10;   151mV : 111111111111111112222222223344565544333222222222222222111111111&#13;&#10;   149mV : 111111111111111112222222233345566544333322222222222222111111111&#13;&#10;   147mV : 111111111111111112222222233345566544333322222222222222111111111&#13;&#10;   144mV : 111111111111111122222222233445666554433332222222222222211111111&#13;&#10;   142mV : 111111111111111122222222233445677654433332222222222222211111111&#13;&#10;   140mV : 111111111111111122222222333455677655443333222222222222211111111&#13;&#10;   138mV : 1111111111111111222222223344567:7765443333222222222222211111111&#13;&#10;   136mV : 1111111111111111222222223344567: 765544333322222222222221111111&#13;&#10;   134mV : 1111111111111111222222223344567+-765544333322222222222221111111&#13;&#10;   132mV : 1111111111111111222222233345567:  76544333322222222222221111111&#13;&#10;   130mV : 111111111111111122222223334567 :  76554433332222222222221111111&#13;&#10;   128mV : 111111111111111122222223344567 :   6654433332222222222221111111&#13;&#10;   126mV : 11111111111111112222222334456  :   6554433332222222222221111111&#13;&#10;   124mV : 111111111111111122222223345577-+--76554433332222222222221111111&#13;&#10;   122mV : 111111111111111122222233345567 : 766544433332222222222222111111&#13;&#10;   120mV : 111111111111111122222233345567 : 766544433332222222222222111111&#13;&#10;   118mV : 111111111111111122222233345567 : 765544333332222222222222111111&#13;&#10;   115mV : 111111111111111122222233344567 :7665444333322222222222222111111&#13;&#10;   113mV : 1111111111111111222222333445567+7655443333322222222222222111111&#13;&#10;   111mV : 111111111111111122222223334456676554443333222222222222222111111&#13;&#10;   109mV : 111111111111111122222223334455666554433333222222222222222111111&#13;&#10;   107mV : 111111111111111122222223333445666544433332222222222222222111111&#13;&#10;   105mV : 111111111111111122222222333445565544333322222222222222222111111&#13;&#10;   103mV : 111111111111111122222222333344555443333322222222222222222111111&#13;&#10;   101mV : 111111111111111122222222233344554443333222222222222222222111111&#13;&#10;    99mV : 111111111111111122222222233344554443333222222222222222222111111&#13;&#10;    97mV : 111111111111111112222222223334444433333222222222222222222111111&#13;&#10;    95mV : 111111111111111112222222223333444433332222222222222222222111111&#13;&#10;    93mV : 111111111111111112222222222333444333322222222222222222221111111&#13;&#10;    91mV : 111111111111111112222222222333333333222222222222222222221111111&#13;&#10;    89mV : 111111111111111112222222222233333332222222222222222222221111111&#13;&#10;    86mV : 111111111111111112222222222223333332222222222222222222221111111&#13;&#10;    84mV : 111111111111111112222222222222333322222222222222222222211111111&#13;&#10;    82mV : 111111111111111112222222222222222222222222222222222222211111111&#13;&#10;    80mV : 111111111111111111222222222222222222222222222222222222211111111&#13;&#10;    78mV : 111111111111111111222222222222222222222222222222222222111111111&#13;&#10;    76mV : 111111111111111111122222222222222222222222222222222221111111111&#13;&#10;    74mV : 111111111111111111111222222222222222222222222222221111111111111&#13;&#10;    72mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111111122221111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111111222221111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    62mV : 111111111111111111111111111112222222111111111111111111111111111&#13;&#10;    60mV : 111111111111111111111111111222222222222211111111111111111111111&#13;&#10;    57mV : 111111111111111111111111112222222222222222111111111111111111111&#13;&#10;    55mV : 111111111111111111111111122222222222222222222111111111111111111&#13;&#10;    53mV : 111111111111111111111112222222222222222222222221111111111111111&#13;&#10;    51mV : 111111111111111111111112222222222222222222222222211111111111111&#13;&#10;    49mV : 111111111111111111111122222222222222222222222222221111111111111&#13;&#10;    47mV : 111111111111111111112222222222233322222222222222222211111111111&#13;&#10;    45mV : 111111111111111111112222222222233332222222222222222221111111111&#13;&#10;    43mV : 111111111111111111122222222222333333222222222222222222111111111&#13;&#10;    41mV : 111111111111111111222222222223333333222222222222222222111111111&#13;&#10;    39mV : 111111111111111111222222222223334333322222222222222222211111111&#13;&#10;    37mV : 111111111111111112222222222233344433322222222222222222211111111&#13;&#10;    35mV : 111111111111111112222222222233344443332222222222222222221111111&#13;&#10;    33mV : 111111111111111112222222222333445443333222222222222222221111111&#13;&#10;    31mV : 111111111111111122222222222333445543333222222222222222222111111&#13;&#10;    28mV : 111111111111111122222222222334455544333322222222222222222111111&#13;&#10;    26mV : 111111111111111122222222223334556554433322222222222222222111111&#13;&#10;    24mV : 111111111111111122222222223344556654433332222222222222222111111&#13;&#10;    22mV : 111111111111111122222222233344567654433332222222222222222211111&#13;&#10;    20mV : 111111111111111122222222233345567665443333222222222222222211111&#13;&#10;    18mV : 11111111111111112222222223344567 765443333322222222222222211111&#13;&#10;    16mV : 11111111111111112222222233344567 765544333322222222222222211111&#13;&#10;    14mV : 1111111111111111222222223334567: 776544333332222222222222211111&#13;&#10;    12mV : 1111111111111111222222223344567:  76554433332222222222222211111&#13;&#10;    10mV : 1111111111111111222222233344567+---6654433333222222222222211111&#13;&#10;     8mV : 111111111111111122222223334567 :   7654433333222222222222221111&#13;&#10;     6mV : 111111111111111122222223344567 :   7655443333222222222222221111&#13;&#10;     4mV : 111111111111111122222223344567 :    765443333322222222222221111&#13;&#10;     2mV : 111111111111111122222233345667 :    765544333322222222222221111&#13;&#10;     0mV : 11111111111111112222223334567--+----765544333322222222222221111&#13;&#10;    -2mV : 11111111111111112222223334567  :    765544333322222222222221111&#13;&#10;    -4mV : 11111111111111112222223334566  :    765544333322222222222221111&#13;&#10;    -6mV : 111111111111111122222233344567 :   7665444333322222222222221111&#13;&#10;    -8mV : 111111111111111122222233344567 :   7655443333322222222222221111&#13;&#10;   -10mV : 111111111111111122222223344566-+--76654443333222222222222221111&#13;&#10;   -12mV : 1111111111111111222222233345567:  76554443333222222222222221111&#13;&#10;   -14mV : 1111111111111111222222233344567: 766554433333222222222222211111&#13;&#10;   -16mV : 1111111111111111222222233344566: 765544333332222222222222211111&#13;&#10;   -18mV : 11111111111111112222222233345567 765544333332222222222222211111&#13;&#10;   -20mV : 111111111111111122222222333445677665444333322222222222222211111&#13;&#10;   -22mV : 111111111111111122222222333445667655443333322222222222222211111&#13;&#10;   -24mV : 111111111111111122222222233345566654443333222222222222222211111&#13;&#10;   -26mV : 111111111111111122222222233344566554433333222222222222222211111&#13;&#10;   -28mV : 111111111111111122222222223344556544433332222222222222222111111&#13;&#10;   -31mV : 111111111111111122222222223334455544333322222222222222222111111&#13;&#10;   -33mV : 111111111111111122222222223334455444333322222222222222222111111&#13;&#10;   -35mV : 111111111111111112222222222333445443333222222222222222222111111&#13;&#10;   -37mV : 111111111111111112222222222333444433333222222222222222221111111&#13;&#10;   -39mV : 111111111111111112222222222233344433332222222222222222221111111&#13;&#10;   -41mV : 111111111111111112222222222233344333322222222222222222221111111&#13;&#10;   -43mV : 111111111111111112222222222223333333322222222222222222211111111&#13;&#10;   -45mV : 111111111111111111222222222223333333222222222222222222211111111&#13;&#10;   -47mV : 111111111111111111222222222222333332222222222222222222111111111&#13;&#10;   -49mV : 111111111111111111112222222222333322222222222222222221111111111&#13;&#10;   -51mV : 111111111111111111112222222222233322222222222222222211111111111&#13;&#10;   -53mV : 111111111111111111111222222222222222222222222222222111111111111&#13;&#10;   -55mV : 111111111111111111111122222222222222222222222222221111111111111&#13;&#10;   -57mV : 111111111111111111111112222222222222222222222221111111111111111&#13;&#10;   -60mV : 111111111111111111111111122222222222222222222111111111111111111&#13;&#10;   -62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -74mV : 111111111111111111111111111122222111111111111111111111111111111&#13;&#10;   -76mV : 111111111111111111111111112222222222221111111111111111111111111&#13;&#10;   -78mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;   -80mV : 111111111111111111122222222222222222222222222222222211111111111&#13;&#10;   -82mV : 111111111111111111222222222222222222222222222222222221111111111&#13;&#10;   -84mV : 111111111111111111222222222222222222222222222222222222111111111&#13;&#10;   -86mV : 111111111111111112222222222222222222222222222222222222211111111&#13;&#10;   -89mV : 111111111111111112222222222222233322222222222222222222211111111&#13;&#10;   -91mV : 111111111111111112222222222223333332222222222222222222221111111&#13;&#10;   -93mV : 111111111111111112222222222223333333222222222222222222221111111&#13;&#10;   -95mV : 111111111111111112222222222233333333222222222222222222221111111&#13;&#10;   -97mV : 111111111111111112222222222333344333322222222222222222221111111&#13;&#10;   -99mV : 111111111111111112222222223333444433332222222222222222221111111&#13;&#10;  -101mV : 111111111111111122222222223333444433332222222222222222221111111&#13;&#10;  -103mV : 111111111111111122222222223334445443332222222222222222222111111&#13;&#10;  -105mV : 111111111111111122222222233344455443333222222222222222222111111&#13;&#10;  -107mV : 111111111111111122222222233344555544333322222222222222222111111&#13;&#10;  -109mV : 111111111111111122222222333445566554333322222222222222222111111&#13;&#10;  -111mV : 111111111111111122222222333445666554433332222222222222222111111&#13;&#10;  -113mV : 111111111111111122222223334455677654433332222222222222222111111&#13;&#10;  -115mV : 111111111111111122222223334456777665443333222222222222222111111&#13;&#10;  -118mV : 11111111111111112222222333455677 765443333322222222222222111111&#13;&#10;  -120mV : 111111111111111122222233344567 : 765544333322222222222222111111&#13;&#10;  -122mV : 111111111111111122222233344567 :  65544333322222222222222111111&#13;&#10;  -124mV : 111111111111111122222233345567-+--76544333322222222222222111111&#13;&#10;  -126mV : 11111111111111112222223334556  :  76554433332222222222222111111&#13;&#10;  -128mV : 11111111111111112222223334556  :  76554433332222222222222111111&#13;&#10;  -130mV : 111111111111111122222233344567 :  76554433332222222222221111111&#13;&#10;  -132mV : 111111111111111122222223344567 : 765544433332222222222221111111&#13;&#10;  -134mV : 111111111111111122222223344567-+-765544333332222222222221111111&#13;&#10;  -136mV : 111111111111111122222223344567 : 765544333332222222222221111111&#13;&#10;  -138mV : 1111111111111111222222233345567:7665444333322222222222221111111&#13;&#10;  -140mV : 1111111111111111222222233344567:7655443333322222222222221111111&#13;&#10;  -142mV : 111111111111111122222222334456676654443333222222222222221111111&#13;&#10;  -144mV : 111111111111111122222222333455676554433333222222222222211111111&#13;&#10;  -147mV : 111111111111111122222222333445665544333332222222222222211111111&#13;&#10;  -149mV : 111111111111111122222222333445665544433332222222222222211111111&#13;&#10;  -151mV : 111111111111111122222222233445665544333332222222222222211111111&#13;&#10;  -153mV : 111111111111111122222222233345555443333322222222222222211111111&#13;&#10;  -155mV : 111111111111111112222222233344555443333222222222222222111111111&#13;&#10;  -157mV : 111111111111111112222222233344554433333222222222222222111111111&#13;&#10;  -159mV : 111111111111111112222222233344554433333222222222222222111111111&#13;&#10;  -161mV : 111111111111111112222222223334544433332222222222222221111111111&#13;&#10;  -163mV : 111111111111111111222222223334444333332222222222222221111111111&#13;&#10;  -165mV : 111111111111111111222222223334444333322222222222222221111111111&#13;&#10;  -167mV : 111111111111111111222222222333443333222222222222222211111111111&#13;&#10;  -169mV : 111111111111111111222222222333443333222222222222222211111111111&#13;&#10;  -171mV : 111111111111111111122222222333333333222222222222222111111111111&#13;&#10;  -173mV : 111111111111111111122222222233333332222222222222221111111111111&#13;&#10;  -176mV : 111111111111111111112222222233333322222222222222221111111111111&#13;&#10;  -178mV : 111111111111111111112222222233333322222222222222221111111111111&#13;&#10;  -180mV : 111111111111111111111222222223333222222222222222211111111111111&#13;&#10;  -182mV : 111111111111111111111222222223332222222222222222111111111111111&#13;&#10;  -184mV : 111111111111111111111122222222222222222222222221111111111111111&#13;&#10;  -186mV : 111111111111111111111122222222222222222222222221111111111111111&#13;&#10;  -188mV : 111111111111111111111122222222222222222222222111111111111111111&#13;&#10;  -190mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;  -192mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;  -194mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;  -196mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;  -198mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;  -200mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;  -202mV : 111111111111111111111111111112222222111111111111111111111111111&#13;&#10;  -205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 1&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       84C      (08) 85C    0x08   20.625,26.563GHz   000,173        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 1 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 1  1     0    -1   ( 6,3, 4, 0) 26 -10  213 (   0,   +3, 4,  1,  7) ( x ,  2,  2,  1,  2, -1)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  1837.1  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 1 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 01 80 00 80 00 00 00 00 00 00 00 00 47 c3 ff fc 00 &#13;&#10;0208 20 00 34 0c ed 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 ff ff 01 44 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1a 06 03 04 00 fe 3d 00 22 ff fb fd 01 01 f6 ff 03 ff fd ff ff 00 00 00 00 &#13;&#10;0256 02 02 02 02 02 02 02 02 01 01 01 01 02 02 02 02 ff ff ff ff 01 01 01 01 00 00 &#13;&#10;0270 00 00 ff ff ff ff 01 01 01 01 ff ff ff ff 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ff ff ff ff 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 f6 05 ff 01 02 fc 06 00 ff 05 01 01 01 01 03 fa 05 ff 06 08 06 &#13;&#10;02d8 02 fe fc fe 03 01 02 ff fe 06 04 06 01 00 00 03 01 ff 03 08 00 01 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 01 01 1c 1c 00 01 01 03 02 01 &#13;&#10;030c 02 01 03 01 03 02 00 00 00 00 00 00 00 00 00 00 00 00 02 00 02 01 c2 c3 c3 bf &#13;&#10;0326 fe ff ff fc 00 00 00 00 00 00 00 00 00 00 00 00 3c 3c 3d 39 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0c 0c &#13;&#10;035a 0c 0d 0e 0e 0d 0e 01 01 01 01 01 01 01 01 01 01 01 01 0b 0c 0b 0d 0f 0f 0f 10 &#13;&#10;0374 14 14 14 15 01 01 01 01 01 01 01 01 01 01 01 01 0f 0e 0f 0f 05 00 00 00 00 07 &#13;&#10;038e 01 10 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x880a  0xaa11  0xff00  0x5f00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x881a  0xe011  0xff00  0x5f00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x882b  0x9e11  0xff00  0x5f00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x883c  0x6e11  0xff00  0x5f00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 1 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 023f 0105 3c05 013e 0301 3e06 0301 063f 0006 013f 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 2222 ffff 1111 0000 ffff 3c08 3a01 0001 0004 0203 0000 &#13;&#10;d020 1111 ffff ffff 0000 0000 0000 0000 2222 cccc 0000 3e06 0501 3f02 0306 3f08 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0022 fe3d 00f6 1a00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 2020 0000 0000 7e08 0000 0000 f600 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 4443 434d 03fb 3fb7 b03d c843 c744 cc4d 0000 0000 a203 0842 0842 0042 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 505c 5013 0d13 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0820 4000 c000 a929 0399 0106 0000 a817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 48a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 0141 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d7b1 21dc 4c26 0000 0000 0000 0000 03f0 00fc 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 01da 000e 0721 0000 0200 0001 0001 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0000 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0008 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 03d4 2000 00c0 0000 4b70 2000 6e3c 0000 0000 0000 0000 0000 &#13;&#10;d210 028d 0000 0000 03d5 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 0842 0042 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 199a 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0001 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c007 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 03 d0 62 14 08 06 0c a0 00 00 06 24 08 00 56 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 02 00 02 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 1 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 b4 59 00 00 00 00 ed 0c ff 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 99 2a 00 00 75 09 00 00 00 00 00 00 16 ab 5d 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 35 01 d3 00 57 fe 91 01 c3 fe fb ff f5 ff 38 ff 18 00 aa ff b8 ff 0e 00 &#13;&#10;0068 df ff 40 ff 39 00 dd ff f0 ff ac ff 59 00 b5 ff f5 ff 01 00 00 00 31 00 0d 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 02 01 00 02 31 8a 00 01 d5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 fb 00 02 83 05 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3d fe 00 22 00 10 10 10 00 f6 5d 1a 06 00 00 00 00 00 03 00 00 00 00 00 04 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 04 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 01 00 00 00 00 01 00 00 00 fa 10 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 3a 9f 00 79 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 01 ff 03 08 03 01 02 ff fe 06 04 06 01 00 00 &#13;&#10;0138 03 05 ff 01 02 fc 06 00 ff 05 01 01 01 01 03 fa 05 ff 06 08 06 02 fe fc fe 00 &#13;&#10;0152 00 00 00 02 02 02 02 02 02 02 02 01 01 01 01 02 02 02 02 ff ff ff ff 01 01 01 &#13;&#10;016c 01 00 00 00 00 ff ff ff ff 01 01 01 01 ff ff ff ff ff ff ff ff 00 00 00 00 00 &#13;&#10;0186 00 00 00 07 08 09 0a 0b 14 19 0e 00 fe 0a 02 ff fe ff 02 ff ff 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 07 01 10 01 04 00 ff ff 00 00 00 00 &#13;&#10;01ba 00 00 00 00 05 0c 0c 0c 0d 0e 0e 0d 0e 01 01 01 01 01 01 01 01 01 01 01 01 0b &#13;&#10;01d4 0c 0b 0d 0f 0f 0f 10 14 14 14 15 01 01 01 01 01 01 01 01 01 01 01 01 0f 0e 0f &#13;&#10;01ee 0f 01 01 03 02 01 02 01 03 01 03 02 00 00 00 00 00 00 00 00 00 00 00 00 02 00 &#13;&#10;0208 02 01 c2 c3 c3 bf fe ff ff fc 00 00 00 00 00 00 00 00 00 00 00 00 3c 3c 3d 39 &#13;&#10;0222 94 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 01 02 01 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 4f d5 ff ff 00 b0 e0 ff 00 00 00 00 d4 01 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 91 a0 68 ff 59 9f 9e ff &#13;&#10;02d8 30 b8 fc ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 1   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   202mV : 111111111111111111111111111112222222211111111111111111111111111&#13;&#10;   200mV : 111111111111111111111111111222222222222111111111111111111111111&#13;&#10;   198mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;   196mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;   194mV : 111111111111111111111111122222222222222222211111111111111111111&#13;&#10;   192mV : 111111111111111111111111122222222222222222211111111111111111111&#13;&#10;   190mV : 111111111111111111111111222222222222222222221111111111111111111&#13;&#10;   188mV : 111111111111111111111112222222222222222222222211111111111111111&#13;&#10;   186mV : 111111111111111111111112222222322222222222222221111111111111111&#13;&#10;   184mV : 111111111111111111111112222222322222222222222221111111111111111&#13;&#10;   182mV : 111111111111111111111122222223332222222222222222111111111111111&#13;&#10;   180mV : 111111111111111111111122222223333222222222222222211111111111111&#13;&#10;   178mV : 111111111111111111111222222223333222222222222222211111111111111&#13;&#10;   176mV : 111111111111111111111222222223333222222222222222211111111111111&#13;&#10;   173mV : 111111111111111111111222222233433322222222222222221111111111111&#13;&#10;   171mV : 111111111111111111112222222233443332222222222222222111111111111&#13;&#10;   169mV : 111111111111111111112222222334443332222222222222222211111111111&#13;&#10;   167mV : 111111111111111111112222222234443332222222222222222211111111111&#13;&#10;   165mV : 111111111111111111122222222334544333222222222222222211111111111&#13;&#10;   163mV : 111111111111111111122222222334554433322222222222222221111111111&#13;&#10;   161mV : 111111111111111111222222222334665433322222222222222221111111111&#13;&#10;   159mV : 111111111111111111222222223345665433332222222222222221111111111&#13;&#10;   157mV : 111111111111111111222222223345665433332222222222222221111111111&#13;&#10;   155mV : 111111111111111111222222223345665443332222222222222222111111111&#13;&#10;   153mV : 111111111111111111222222223345776543333222222222222222111111111&#13;&#10;   151mV : 1111111111111111122222222233467:6544333222222222222222111111111&#13;&#10;   149mV : 1111111111111111122222222334567:7654333322222222222222211111111&#13;&#10;   147mV : 111111111111111112222222233456 :7654333322222222222222211111111&#13;&#10;   144mV : 111111111111111112222222233456-+-654433322222222222222211111111&#13;&#10;   142mV : 111111111111111112222222233457 : 655433332222222222222211111111&#13;&#10;   140mV : 111111111111111112222222233457 : 765443332222222222222211111111&#13;&#10;   138mV : 111111111111111112222222334467 : 765443333222222222222211111111&#13;&#10;   136mV : 11111111111111111222222233456  :  76544333222222222222221111111&#13;&#10;   134mV : 11111111111111111222222233456--+--76544333222222222222221111111&#13;&#10;   132mV : 11111111111111111222222233457  :  76544333222222222222221111111&#13;&#10;   130mV : 11111111111111111222222233457  :   7654333222222222222221111111&#13;&#10;   128mV : 11111111111111111222222334467  :   7654333222222222222221111111&#13;&#10;   126mV : 1111111111111111122222233456   :   7654333222222222222221111111&#13;&#10;   124mV : 1111111111111111122222233456---+---6544333222222222222221111111&#13;&#10;   122mV : 1111111111111111122222233456   :  76543332222222222222221111111&#13;&#10;   120mV : 1111111111111111122222233456   :  76543332222222222222221111111&#13;&#10;   118mV : 11111111111111111222222334567  :  75443332222222222222221111111&#13;&#10;   115mV : 11111111111111111222222334467  : 765433332222222222222221111111&#13;&#10;   113mV : 11111111111111111222222233456--+-765433322222222222222221111111&#13;&#10;   111mV : 111111111111111111222222334567 : 654333222222222222222221111111&#13;&#10;   109mV : 111111111111111111222222333457 :7654333222222222222222221111111&#13;&#10;   107mV : 111111111111111111222222233456776544332222222222222222221111111&#13;&#10;   105mV : 111111111111111111222222233455666543332222222222222222221111111&#13;&#10;   103mV : 111111111111111111222222233345665543322222222222222222221111111&#13;&#10;   101mV : 111111111111111111222222223344555433322222222222222222221111111&#13;&#10;    99mV : 111111111111111111222222223345555433322222222222222222221111111&#13;&#10;    97mV : 111111111111111111222222222334554433222222222222222222211111111&#13;&#10;    95mV : 111111111111111111222222222334444333222222222222222222211111111&#13;&#10;    93mV : 111111111111111111122222222233444332222222222222222222211111111&#13;&#10;    91mV : 111111111111111111122222222233343332222222222222222222111111111&#13;&#10;    89mV : 111111111111111111122222222223333322222222222222222222111111111&#13;&#10;    86mV : 111111111111111111122222222223333222222222222222222222111111111&#13;&#10;    84mV : 111111111111111111122222222222232222222222222222222221111111111&#13;&#10;    82mV : 111111111111111111112222222222222222222222222222222211111111111&#13;&#10;    80mV : 111111111111111111112222222222222222222222222222222111111111111&#13;&#10;    78mV : 111111111111111111111122222222222222222222211111111111111111111&#13;&#10;    76mV : 111111111111111111111111112222222222221111111111111111111111111&#13;&#10;    74mV : 111111111111111111111111111122222222111111111111111111111111111&#13;&#10;    72mV : 111111111111111111111111111111222111111111111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    62mV : 111111111111111111111111111222222222222211111111111111111111111&#13;&#10;    60mV : 111111111111111111111111112222222222222222111111111111111111111&#13;&#10;    57mV : 111111111111111111111111122222222222222222222111111111111111111&#13;&#10;    55mV : 111111111111111111111111222222222222222222222221111111111111111&#13;&#10;    53mV : 111111111111111111111112222222222222222222222222211111111111111&#13;&#10;    51mV : 111111111111111111111112222222233222222222222222222111111111111&#13;&#10;    49mV : 111111111111111111111122222222233322222222222222222211111111111&#13;&#10;    47mV : 111111111111111111111222222222333322222222222222222221111111111&#13;&#10;    45mV : 111111111111111111112222222222333332222222222222222222111111111&#13;&#10;    43mV : 111111111111111111112222222223333332222222222222222222111111111&#13;&#10;    41mV : 111111111111111111122222222223344333222222222222222222211111111&#13;&#10;    39mV : 111111111111111111122222222233344433222222222222222222211111111&#13;&#10;    37mV : 111111111111111111222222222233444433322222222222222222221111111&#13;&#10;    35mV : 111111111111111111222222222233455433322222222222222222221111111&#13;&#10;    33mV : 111111111111111111222222222334455443332222222222222222221111111&#13;&#10;    31mV : 111111111111111111222222222334566543332222222222222222222111111&#13;&#10;    28mV : 111111111111111111222222222334566543333222222222222222222111111&#13;&#10;    26mV : 111111111111111111222222223344677544333222222222222222222111111&#13;&#10;    24mV : 111111111111111111222222223345677654333322222222222222222211111&#13;&#10;    22mV : 11111111111111111122222222334567 654433322222222222222222211111&#13;&#10;    20mV : 1111111111111111112222222233457+-654433322222222222222222211111&#13;&#10;    18mV : 1111111111111111112222222334567: 765433332222222222222222211111&#13;&#10;    16mV : 1111111111111111112222222334567: 765443332222222222222222211111&#13;&#10;    14mV : 111111111111111111222222233457 :  65443333222222222222222211111&#13;&#10;    12mV : 111111111111111111222222333467 :  76543333222222222222222211111&#13;&#10;    10mV : 11111111111111111122222233456--+--76544333322222222222222221111&#13;&#10;     8mV : 11111111111111111222222233456  :   6544333322222222222222221111&#13;&#10;     6mV : 11111111111111111222222233457  :   7654433322222222222222221111&#13;&#10;     4mV : 1111111111111111122222223446   :   7654433332222222222222221111&#13;&#10;     2mV : 1111111111111111122222233456   :    655433332222222222222221111&#13;&#10;     0mV : 1111111111111111122222233456---+----765443332222222222222221111&#13;&#10;    -2mV : 1111111111111111122222233456   :    765443332222222222222221111&#13;&#10;    -4mV : 1111111111111111122222233456   :    :65443332222222222222221111&#13;&#10;    -6mV : 11111111111111111222222334567  :    765443332222222222222221111&#13;&#10;    -8mV : 11111111111111111222222334467  :    765433332222222222222221111&#13;&#10;   -10mV : 11111111111111111222222233457--+---7654433332222222222222221111&#13;&#10;   -12mV : 11111111111111111222222233456  :   7654433332222222222222221111&#13;&#10;   -14mV : 11111111111111111122222233456  :   6554333322222222222222221111&#13;&#10;   -16mV : 111111111111111111222222334467 :   6544333322222222222222211111&#13;&#10;   -18mV : 111111111111111111222222233457 :  76544333322222222222222211111&#13;&#10;   -20mV : 111111111111111111222222233457-+--75543333222222222222222211111&#13;&#10;   -22mV : 111111111111111111222222233456 :  65443333222222222222222211111&#13;&#10;   -24mV : 1111111111111111112222222334567: 765443332222222222222222211111&#13;&#10;   -26mV : 1111111111111111112222222233457: 755433332222222222222222211111&#13;&#10;   -28mV : 11111111111111111122222222334567 654433322222222222222222211111&#13;&#10;   -31mV : 1111111111111111112222222233456+7654333322222222222222222111111&#13;&#10;   -33mV : 111111111111111111222222222334677544333222222222222222222111111&#13;&#10;   -35mV : 111111111111111111222222222334566544333222222222222222222111111&#13;&#10;   -37mV : 111111111111111111222222222334566543332222222222222222222111111&#13;&#10;   -39mV : 111111111111111111222222222234455443332222222222222222221111111&#13;&#10;   -41mV : 111111111111111111122222222233455433322222222222222222221111111&#13;&#10;   -43mV : 111111111111111111122222222233445433322222222222222222221111111&#13;&#10;   -45mV : 111111111111111111122222222223344433222222222222222222211111111&#13;&#10;   -47mV : 111111111111111111122222222223344333222222222222222222211111111&#13;&#10;   -49mV : 111111111111111111112222222223333332222222222222222222111111111&#13;&#10;   -51mV : 111111111111111111111222222222333332222222222222222222111111111&#13;&#10;   -53mV : 111111111111111111111122222222333322222222222222222221111111111&#13;&#10;   -55mV : 111111111111111111111112222222233322222222222222222211111111111&#13;&#10;   -57mV : 111111111111111111111111222222222222222222222222221111111111111&#13;&#10;   -60mV : 111111111111111111111111122222222222222222222222111111111111111&#13;&#10;   -62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -74mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -76mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -78mV : 111111111111111111111111111122222211111111111111111111111111111&#13;&#10;   -80mV : 111111111111111111111111112222222222211111111111111111111111111&#13;&#10;   -82mV : 111111111111111111111222222222222222222211111111111111111111111&#13;&#10;   -84mV : 111111111111111111112222222222222222222222222221111111111111111&#13;&#10;   -86mV : 111111111111111111122222222222222222222222222222222111111111111&#13;&#10;   -89mV : 111111111111111111122222222222232222222222222222222211111111111&#13;&#10;   -91mV : 111111111111111111122222222222333222222222222222222221111111111&#13;&#10;   -93mV : 111111111111111111122222222223333322222222222222222222111111111&#13;&#10;   -95mV : 111111111111111111122222222233333332222222222222222222111111111&#13;&#10;   -97mV : 111111111111111111222222222233444332222222222222222222211111111&#13;&#10;   -99mV : 111111111111111111222222222334444333222222222222222222211111111&#13;&#10;  -101mV : 111111111111111111222222222334444333222222222222222222211111111&#13;&#10;  -103mV : 111111111111111111222222222334554433222222222222222222221111111&#13;&#10;  -105mV : 111111111111111111222222223344555433322222222222222222221111111&#13;&#10;  -107mV : 111111111111111111222222223345665443322222222222222222221111111&#13;&#10;  -109mV : 111111111111111111222222223345665543332222222222222222221111111&#13;&#10;  -111mV : 111111111111111111222222233456766543332222222222222222221111111&#13;&#10;  -113mV : 111111111111111111222222233456776544333222222222222222221111111&#13;&#10;  -115mV : 111111111111111111222222334567 :7654333222222222222222222111111&#13;&#10;  -118mV : 11111111111111111122222233456  :7654433322222222222222222111111&#13;&#10;  -120mV : 11111111111111111122222233457  : 765433322222222222222222111111&#13;&#10;  -122mV : 11111111111111111122222233457  : 765433322222222222222222111111&#13;&#10;  -124mV : 11111111111111111222222334567--+-765443332222222222222222111111&#13;&#10;  -126mV : 1111111111111111122222233456   :  65543332222222222222222111111&#13;&#10;  -128mV : 1111111111111111122222233456   :  76543332222222222222222111111&#13;&#10;  -130mV : 1111111111111111122222233456   :   6544333222222222222222111111&#13;&#10;  -132mV : 11111111111111111222222334567  :   6554333222222222222221111111&#13;&#10;  -134mV : 11111111111111111222222334467--+---7654333222222222222221111111&#13;&#10;  -136mV : 11111111111111111222222334467  :   7654333222222222222221111111&#13;&#10;  -138mV : 11111111111111111222222233457  :   7654333222222222222221111111&#13;&#10;  -140mV : 11111111111111111222222233457  :   7554333222222222222221111111&#13;&#10;  -142mV : 11111111111111111222222233456  :  76544333222222222222221111111&#13;&#10;  -144mV : 11111111111111111222222233456--+--76543333222222222222221111111&#13;&#10;  -147mV : 111111111111111112222222233467 :  65443333222222222222221111111&#13;&#10;  -149mV : 111111111111111112222222233467 : 765443333222222222222221111111&#13;&#10;  -151mV : 111111111111111112222222233457 : 765433332222222222222221111111&#13;&#10;  -153mV : 111111111111111111222222233457 : 754433332222222222222211111111&#13;&#10;  -155mV : 1111111111111111112222222334567+7654433322222222222222211111111&#13;&#10;  -157mV : 1111111111111111112222222234467:7654333322222222222222211111111&#13;&#10;  -159mV : 1111111111111111112222222234467:7654333322222222222222211111111&#13;&#10;  -161mV : 1111111111111111112222222233457:6544333222222222222222211111111&#13;&#10;  -163mV : 111111111111111111222222223345776543333222222222222222111111111&#13;&#10;  -165mV : 111111111111111111222222223345665443332222222222222222111111111&#13;&#10;  -167mV : 111111111111111111122222222345665433332222222222222222111111111&#13;&#10;  -169mV : 111111111111111111122222222344665433332222222222222222111111111&#13;&#10;  -171mV : 111111111111111111122222222334565433322222222222222221111111111&#13;&#10;  -173mV : 111111111111111111122222222334554333222222222222222221111111111&#13;&#10;  -176mV : 111111111111111111112222222334544333222222222222222221111111111&#13;&#10;  -178mV : 111111111111111111112222222334544333222222222222222221111111111&#13;&#10;  -180mV : 111111111111111111112222222233443332222222222222222211111111111&#13;&#10;  -182mV : 111111111111111111111222222233443332222222222222222111111111111&#13;&#10;  -184mV : 111111111111111111111222222233433322222222222222222111111111111&#13;&#10;  -186mV : 111111111111111111111222222233433322222222222222222111111111111&#13;&#10;  -188mV : 111111111111111111111122222223333222222222222222221111111111111&#13;&#10;  -190mV : 111111111111111111111122222223333222222222222222211111111111111&#13;&#10;  -192mV : 111111111111111111111112222222332222222222222222111111111111111&#13;&#10;  -194mV : 111111111111111111111112222222332222222222222222111111111111111&#13;&#10;  -196mV : 111111111111111111111112222222322222222222222221111111111111111&#13;&#10;  -198mV : 111111111111111111111111222222222222222222222211111111111111111&#13;&#10;  -200mV : 111111111111111111111111222222222222222222222211111111111111111&#13;&#10;  -202mV : 111111111111111111111111122222222222222222221111111111111111111&#13;&#10;  -205mV : 111111111111111111111111112222222222222222211111111111111111111&#13;&#10;  -207mV : 111111111111111111111111111222222222222221111111111111111111111&#13;&#10;  -209mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;  -211mV : 111111111111111111111111111122222222222211111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111111222222221111111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111111222222221111111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 2&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       83C      (08) 84C    0x08   20.625,26.563GHz   000,173        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 2 (P4N ,BRx1:x1, 0x4404, 0x00_1b59, 0,0, 01, 1,1) 1  1     0     0   ( 5,3, 6, 0) 26 -12  211 (   0,   +3, 4,  3,  7) ( x ,  2,  3,  1,  1,  0)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2366.0  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 2 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 01 80 00 80 00 00 00 00 00 00 00 00 5c 6c ff fd 00 &#13;&#10;0208 20 00 40 0c d5 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 00 00 37 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1a 05 03 06 00 fe 3f 00 23 00 ff ff 06 04 f9 03 07 03 00 00 00 00 00 00 00 &#13;&#10;0256 02 02 02 02 03 03 03 03 01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01 00 00 &#13;&#10;0270 00 00 fe fe fe fe 02 02 02 02 fe fe fe fe 01 01 01 01 ff ff ff ff 01 01 01 01 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 f4 01 04 fd 07 fc 00 fe fc fd ff f9 fe fb fc fe 05 02 00 ff 00 &#13;&#10;02d8 fe 01 05 ff 03 04 01 03 00 04 ff fe 02 ff ff fe 01 01 fc ff 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 06 02 00 00 00 00 00 01 01 1c 1c 00 03 ff 03 01 02 &#13;&#10;030c ff 01 03 04 01 02 00 00 00 00 00 00 00 00 00 00 00 00 01 02 00 01 c0 c3 c1 c0 &#13;&#10;0326 fe 00 ff fd 00 00 00 00 00 00 00 00 00 00 00 00 3b 3d 3e 3c 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0d 0e &#13;&#10;035a 0c 0d 0e 10 0e 0f 01 01 01 01 01 01 01 01 01 01 01 01 0d 0d 0c 0d 0f 0f 10 0e &#13;&#10;0374 15 14 14 14 01 01 01 01 01 01 01 01 01 01 01 01 0e 0e 0f 0e 01 00 00 00 00 07 &#13;&#10;038e ff 10 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x883e  0xd111  0xff00  0x8300  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x884e  0xa711  0xff00  0x8300  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8862  0x4c11  0xff00  0x8300  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8876  0x4511  0xff00  0x8300  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 2 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 3e02 3b3d 3c01 0200 0301 0100 3c3f 0004 3f04 0401 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 1111 0000 1111 0000 eeee 053f 3e39 3e3d 3f3f 013c 0000 &#13;&#10;d020 2222 eeee 1111 ffff 1111 0000 0000 0000 0000 0000 3f00 053e 3c07 3e3e 033f 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0023 fe3f 00f4 1a00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 2020 0000 0000 7e88 0000 0000 f400 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 3632 383f fe09 3fb6 a001 bb3a b433 b93f 0028 0000 1c80 0842 0863 0063 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 8689 5013 15a7 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0e40 4000 c000 0242 0300 0105 0000 b817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 88a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 0141 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d7a4 20dd 5926 0000 0000 0000 0000 03f4 00fd 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0001 0001 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0001 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0009 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 0714 2000 00c0 0000 4b70 2000 4576 0000 0000 0000 0000 0000 &#13;&#10;d210 028f 0000 0000 0715 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 0863 0063 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 159a 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0002 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c007 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 03 d0 62 14 08 06 0c a0 00 00 06 24 08 00 56 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 2 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 88 73 00 00 00 00 d5 0c 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 ea 28 00 00 75 09 00 00 00 00 00 00 0b 5f 82 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 fc 01 5e 01 2e fd 25 03 21 fd 5a 01 90 fe 68 00 b2 ff 18 00 66 ff b6 ff &#13;&#10;0068 f3 ff fc ff 7a ff 37 00 ee ff 97 ff 3b 00 dd ff 9a ff 2a 00 0b 00 00 00 42 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 01 01 00 02 31 8a 00 00 d5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 f5 12 02 83 04 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3f fe 00 23 00 10 10 10 00 f4 5d 1a 05 01 00 00 00 00 03 01 00 01 00 00 06 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 07 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 02 03 03 00 00 01 00 00 ff f6 0f 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 5a 9f 00 d1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 01 01 fc ff 03 04 01 03 00 04 ff fe 02 ff ff &#13;&#10;0138 fe 01 04 fd 07 fc 00 fe fc fd ff f9 fe fb fc fe 05 02 00 ff 00 fe 01 05 ff 00 &#13;&#10;0152 00 00 00 02 02 02 02 03 03 03 03 01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 &#13;&#10;016c 01 00 00 00 00 fe fe fe fe 02 02 02 02 fe fe fe fe 01 01 01 01 ff ff ff ff 01 &#13;&#10;0186 01 01 01 07 08 09 0a 0b 0c 0d 0e fc fc 07 00 02 00 02 04 00 00 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 07 ff 10 01 04 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 01 0d 0e 0c 0d 0e 10 0e 0f 01 01 01 01 01 01 01 01 01 01 01 01 0d &#13;&#10;01d4 0d 0c 0d 0f 0f 10 0e 15 14 14 14 01 01 01 01 01 01 01 01 01 01 01 01 0e 0e 0f &#13;&#10;01ee 0e 03 ff 03 01 02 ff 01 03 04 01 02 00 00 00 00 00 00 00 00 00 00 00 00 01 02 &#13;&#10;0208 00 01 c0 c3 c1 c0 fe 00 ff fd 00 00 00 00 00 00 00 00 00 00 00 00 3b 3d 3e 3c &#13;&#10;0222 94 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 01 01 02 01 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 19 4c fd ff 17 10 d0 ff 00 00 00 00 c4 78 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 49 a1 94 ff 6e f5 8c ff &#13;&#10;02d8 c1 9e 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 2   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111111111122211111111111111111111111111111&#13;&#10;   202mV : 111111111111111111111111111122222222211111111111111111111111111&#13;&#10;   200mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;   198mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;   196mV : 111111111111111111111111122222222222222211111111111111111111111&#13;&#10;   194mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;   192mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;   190mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;   188mV : 111111111111111111111112222222322222222222222111111111111111111&#13;&#10;   186mV : 111111111111111111111122222223332222222222222211111111111111111&#13;&#10;   184mV : 111111111111111111111122222223332222222222222211111111111111111&#13;&#10;   182mV : 111111111111111111111222222223333222222222222221111111111111111&#13;&#10;   180mV : 111111111111111111111222222233333222222222222221111111111111111&#13;&#10;   178mV : 111111111111111111112222222233433322222222222222111111111111111&#13;&#10;   176mV : 111111111111111111112222222233433322222222222222111111111111111&#13;&#10;   173mV : 111111111111111111112222222233443332222222222222211111111111111&#13;&#10;   171mV : 111111111111111111122222222334444332222222222222221111111111111&#13;&#10;   169mV : 111111111111111111122222222334554333222222222222221111111111111&#13;&#10;   167mV : 111111111111111111122222222334554333222222222222221111111111111&#13;&#10;   165mV : 111111111111111111222222222334554433222222222222222111111111111&#13;&#10;   163mV : 111111111111111111222222223345665433322222222222222111111111111&#13;&#10;   161mV : 111111111111111112222222223345665443332222222222222111111111111&#13;&#10;   159mV : 111111111111111112222222223345675443332222222222222211111111111&#13;&#10;   157mV : 111111111111111112222222223345675443332222222222222211111111111&#13;&#10;   155mV : 111111111111111112222222233445776543333222222222222211111111111&#13;&#10;   153mV : 1111111111111111122222222334567:6544333222222222222211111111111&#13;&#10;   151mV : 111111111111111112222222233456 :7654333322222222222221111111111&#13;&#10;   149mV : 111111111111111122222222333457 :7654433322222222222221111111111&#13;&#10;   147mV : 111111111111111122222222233457 : 654433322222222222221111111111&#13;&#10;   144mV : 111111111111111122222222334567-+-765433332222222222221111111111&#13;&#10;   142mV : 11111111111111112222222233456  : 765443332222222222221111111111&#13;&#10;   140mV : 11111111111111112222222233456  :  65443333222222222221111111111&#13;&#10;   138mV : 11111111111111112222222334457  :  76544333222222222222111111111&#13;&#10;   136mV : 11111111111111112222222334567  :  76544333222222222222111111111&#13;&#10;   134mV : 11111111111111112222222334567--+--76544333222222222222111111111&#13;&#10;   132mV : 1111111111111111222222233456   :   7654333222222222222111111111&#13;&#10;   130mV : 1111111111111111222222233456   :   7654333222222222222111111111&#13;&#10;   128mV : 1111111111111111222222234457   :   7654333222222222222111111111&#13;&#10;   126mV : 1111111111111111222222334567   :  76544333222222222222111111111&#13;&#10;   124mV : 1111111111111111222222334567---+--76544333222222222222111111111&#13;&#10;   122mV : 1111111111111111222222334457   : 765543333222222222222111111111&#13;&#10;   120mV : 1111111111111111222222334457   :  65543333222222222222111111111&#13;&#10;   118mV : 1111111111111111122222333456   :  65443333222222222222111111111&#13;&#10;   115mV : 11111111111111111222222334567  : 765443332222222222222111111111&#13;&#10;   113mV : 111111111111111112222223344567-+-655433322222222222222111111111&#13;&#10;   111mV : 1111111111111111122222233345677:7654433322222222222222111111111&#13;&#10;   109mV : 111111111111111112222222334456676554333222222222222222111111111&#13;&#10;   107mV : 111111111111111112222222333455666544333222222222222222111111111&#13;&#10;   105mV : 111111111111111112222222233445565543332222222222222222111111111&#13;&#10;   103mV : 111111111111111112222222233345555443332222222222222222111111111&#13;&#10;   101mV : 111111111111111112222222223344554433322222222222222222111111111&#13;&#10;    99mV : 111111111111111112222222223344554433322222222222222222111111111&#13;&#10;    97mV : 111111111111111112222222222334444433322222222222222222111111111&#13;&#10;    95mV : 111111111111111112222222222333444333222222222222222222111111111&#13;&#10;    93mV : 111111111111111112222222222233343333222222222222222221111111111&#13;&#10;    91mV : 111111111111111111222222222233333332222222222222222221111111111&#13;&#10;    89mV : 111111111111111111222222222223333322222222222222222221111111111&#13;&#10;    86mV : 111111111111111111222222222222333222222222222222222211111111111&#13;&#10;    84mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;    82mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;    80mV : 111111111111111111222222222222222222222222222222222111111111111&#13;&#10;    78mV : 111111111111111111112222222222222222222222222222111111111111111&#13;&#10;    76mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;    74mV : 111111111111111111111111111122222222211111111111111111111111111&#13;&#10;    72mV : 111111111111111111111111111111222211111111111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111111111222221111111111111111111111111111&#13;&#10;    62mV : 111111111111111111111111111122222222222111111111111111111111111&#13;&#10;    60mV : 111111111111111111111111111222222222222221111111111111111111111&#13;&#10;    57mV : 111111111111111111111111122222222222222222211111111111111111111&#13;&#10;    55mV : 111111111111111111111111222222222222222222222111111111111111111&#13;&#10;    53mV : 111111111111111111111112222222222222222222222221111111111111111&#13;&#10;    51mV : 111111111111111111111122222222222222222222222222111111111111111&#13;&#10;    49mV : 111111111111111111111222222222223322222222222222211111111111111&#13;&#10;    47mV : 111111111111111111112222222222233332222222222222222111111111111&#13;&#10;    45mV : 111111111111111111122222222222333332222222222222222111111111111&#13;&#10;    43mV : 111111111111111111122222222222333333222222222222222211111111111&#13;&#10;    41mV : 111111111111111111222222222223334333222222222222222221111111111&#13;&#10;    39mV : 111111111111111111222222222223344433322222222222222221111111111&#13;&#10;    37mV : 111111111111111112222222222233344443322222222222222222111111111&#13;&#10;    35mV : 111111111111111112222222222233445543332222222222222222111111111&#13;&#10;    33mV : 111111111111111112222222222333455544332222222222222222111111111&#13;&#10;    31mV : 111111111111111112222222222334456554333222222222222222211111111&#13;&#10;    28mV : 111111111111111112222222222334556654333222222222222222211111111&#13;&#10;    26mV : 111111111111111122222222223344567654433322222222222222211111111&#13;&#10;    24mV : 111111111111111122222222223345667765433322222222222222211111111&#13;&#10;    22mV : 11111111111111112222222222334567 765443332222222222222221111111&#13;&#10;    20mV : 1111111111111111222222222334456+--75443332222222222222221111111&#13;&#10;    18mV : 1111111111111111222222222334567:  76543333222222222222221111111&#13;&#10;    16mV : 1111111111111111222222222334567:   6544333222222222222221111111&#13;&#10;    14mV : 111111111111111122222222334456 :   6554333322222222222221111111&#13;&#10;    12mV : 111111111111111122222222334567 :   7654433322222222222221111111&#13;&#10;    10mV : 111111111111111122222222334567-+---7654433332222222222221111111&#13;&#10;     8mV : 11111111111111112222222334457  :    755433332222222222221111111&#13;&#10;     6mV : 11111111111111112222222334567  :    765443332222222222222111111&#13;&#10;     4mV : 1111111111111111122222233456   :    :65443332222222222222111111&#13;&#10;     2mV : 1111111111111111222222233457   :    :75543333222222222222111111&#13;&#10;     0mV : 1111111111111111122222334467---+----+76543333222222222222111111&#13;&#10;    -2mV : 1111111111111111122222334567   :    765543333222222222222111111&#13;&#10;    -4mV : 1111111111111111122222334567   :    765443333222222222222111111&#13;&#10;    -6mV : 1111111111111111122222334567   :    765443333222222222222111111&#13;&#10;    -8mV : 1111111111111111222222334457   :    655443332222222222222111111&#13;&#10;   -10mV : 1111111111111111122222233456---+---7654433332222222222222111111&#13;&#10;   -12mV : 11111111111111112222222334567  :   7654433332222222222222111111&#13;&#10;   -14mV : 11111111111111112222222334567  :  76554333332222222222221111111&#13;&#10;   -16mV : 111111111111111122222223344567 :  76544333322222222222221111111&#13;&#10;   -18mV : 111111111111111122222222334567 :  76544333322222222222221111111&#13;&#10;   -20mV : 111111111111111122222222334567-+--65543333222222222222221111111&#13;&#10;   -22mV : 1111111111111111222222223344567: 765443333222222222222221111111&#13;&#10;   -24mV : 1111111111111111222222222334567: 765443332222222222222221111111&#13;&#10;   -26mV : 1111111111111111222222222334567:7655433332222222222222221111111&#13;&#10;   -28mV : 111111111111111122222222233445677654433322222222222222221111111&#13;&#10;   -31mV : 111111111111111112222222223345677654333322222222222222211111111&#13;&#10;   -33mV : 111111111111111112222222223345566544333222222222222222211111111&#13;&#10;   -35mV : 111111111111111112222222223334566544333222222222222222211111111&#13;&#10;   -37mV : 111111111111111112222222222334555543332222222222222222211111111&#13;&#10;   -39mV : 111111111111111112222222222334455443332222222222222222211111111&#13;&#10;   -41mV : 111111111111111112222222222233445433322222222222222222111111111&#13;&#10;   -43mV : 111111111111111112222222222233444433322222222222222222111111111&#13;&#10;   -45mV : 111111111111111112222222222233344433322222222222222222111111111&#13;&#10;   -47mV : 111111111111111111222222222223344333222222222222222221111111111&#13;&#10;   -49mV : 111111111111111111122222222223333332222222222222222211111111111&#13;&#10;   -51mV : 111111111111111111122222222222333332222222222222222211111111111&#13;&#10;   -53mV : 111111111111111111112222222222333322222222222222222111111111111&#13;&#10;   -55mV : 111111111111111111111222222222233322222222222222221111111111111&#13;&#10;   -57mV : 111111111111111111111122222222222222222222222222111111111111111&#13;&#10;   -60mV : 111111111111111111111112222222222222222222222211111111111111111&#13;&#10;   -62mV : 111111111111111111111111222222222222222222222111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -74mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -76mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -78mV : 111111111111111111111111111112222221111111111111111111111111111&#13;&#10;   -80mV : 111111111111111111111111111222222222222111111111111111111111111&#13;&#10;   -82mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;   -84mV : 111111111111111111122222222222222222222222222222211111111111111&#13;&#10;   -86mV : 111111111111111111222222222222222222222222222222222111111111111&#13;&#10;   -89mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;   -91mV : 111111111111111111222222222222333222222222222222222211111111111&#13;&#10;   -93mV : 111111111111111112222222222223333322222222222222222221111111111&#13;&#10;   -95mV : 111111111111111112222222222223333332222222222222222221111111111&#13;&#10;   -97mV : 111111111111111112222222222233343332222222222222222221111111111&#13;&#10;   -99mV : 111111111111111112222222222333444333222222222222222222111111111&#13;&#10;  -101mV : 111111111111111112222222222333444333222222222222222222111111111&#13;&#10;  -103mV : 111111111111111112222222223334444433222222222222222222111111111&#13;&#10;  -105mV : 111111111111111112222222223344454433322222222222222222111111111&#13;&#10;  -107mV : 111111111111111112222222233344555443332222222222222222111111111&#13;&#10;  -109mV : 111111111111111112222222233445565543332222222222222222111111111&#13;&#10;  -111mV : 111111111111111112222222333455666544333222222222222222211111111&#13;&#10;  -113mV : 111111111111111112222222334456676654333222222222222222211111111&#13;&#10;  -115mV : 1111111111111111222222233345667:7654433322222222222222211111111&#13;&#10;  -118mV : 111111111111111122222223344567 : 765433322222222222222211111111&#13;&#10;  -120mV : 111111111111111122222223345677 : 765443332222222222222211111111&#13;&#10;  -122mV : 11111111111111112222222334567  : 765443332222222222222211111111&#13;&#10;  -124mV : 11111111111111112222223344567--+--65543332222222222222211111111&#13;&#10;  -126mV : 1111111111111111222222334567   :  76543333222222222222211111111&#13;&#10;  -128mV : 1111111111111111222222334567   :  76544333222222222222211111111&#13;&#10;  -130mV : 1111111111111111222222334567   :   7654333222222222222211111111&#13;&#10;  -132mV : 1111111111111111222222334567   :   7654333222222222222211111111&#13;&#10;  -134mV : 1111111111111111222222334457---+---7654333322222222222111111111&#13;&#10;  -136mV : 1111111111111111222222334457   :   7654333322222222222111111111&#13;&#10;  -138mV : 11111111111111112222222334567  :   6554333322222222222111111111&#13;&#10;  -140mV : 11111111111111112222222334567  :  76544333222222222222111111111&#13;&#10;  -142mV : 11111111111111112222222334567  :  76544333222222222222111111111&#13;&#10;  -144mV : 11111111111111112222222334457--+-765443333222222222222111111111&#13;&#10;  -147mV : 11111111111111112222222233456  : 765443332222222222222111111111&#13;&#10;  -149mV : 11111111111111112222222233456  : 765443333222222222222111111111&#13;&#10;  -151mV : 111111111111111122222222334567 :7655433332222222222221111111111&#13;&#10;  -153mV : 111111111111111122222222334457 :7654433332222222222221111111111&#13;&#10;  -155mV : 111111111111111122222222334456-+7654333322222222222221111111111&#13;&#10;  -157mV : 111111111111111122222222233456 :6544333322222222222221111111111&#13;&#10;  -159mV : 1111111111111111222222222334567:6544333322222222222221111111111&#13;&#10;  -161mV : 111111111111111122222222233456776544333222222222222221111111111&#13;&#10;  -163mV : 111111111111111122222222233445775543332222222222222211111111111&#13;&#10;  -165mV : 111111111111111112222222223345665443332222222222222211111111111&#13;&#10;  -167mV : 111111111111111112222222223345665433322222222222222211111111111&#13;&#10;  -169mV : 111111111111111112222222223345665433322222222222222211111111111&#13;&#10;  -171mV : 111111111111111111222222223344554433322222222222222111111111111&#13;&#10;  -173mV : 111111111111111111222222222334554333222222222222222111111111111&#13;&#10;  -176mV : 111111111111111111122222222334544333222222222222221111111111111&#13;&#10;  -178mV : 111111111111111111122222222334544333222222222222221111111111111&#13;&#10;  -180mV : 111111111111111111122222222334443332222222222222221111111111111&#13;&#10;  -182mV : 111111111111111111112222222233443322222222222222211111111111111&#13;&#10;  -184mV : 111111111111111111112222222233433322222222222222111111111111111&#13;&#10;  -186mV : 111111111111111111112222222233433322222222222222111111111111111&#13;&#10;  -188mV : 111111111111111111111222222233333222222222222221111111111111111&#13;&#10;  -190mV : 111111111111111111111222222223333222222222222211111111111111111&#13;&#10;  -192mV : 111111111111111111111122222223332222222222222111111111111111111&#13;&#10;  -194mV : 111111111111111111111122222223332222222222222111111111111111111&#13;&#10;  -196mV : 111111111111111111111122222222222222222222221111111111111111111&#13;&#10;  -198mV : 111111111111111111111112222222222222222222211111111111111111111&#13;&#10;  -200mV : 111111111111111111111112222222222222222222211111111111111111111&#13;&#10;  -202mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;  -205mV : 111111111111111111111111122222222222222211111111111111111111111&#13;&#10;  -207mV : 111111111111111111111111112222222222221111111111111111111111111&#13;&#10;  -209mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;  -211mV : 111111111111111111111111111122222222211111111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111111112211111111111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111111112211111111111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 3&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       84C      (08) 83C    0x08   20.625,26.563GHz   000,173        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 3 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 1  1     0     1   ( 4,3, 7, 0) 27 -27  196 (   0,   +3, 4,  2,  1) ( x ,  2,  7, -1,  2,  2)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2490.4  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 3 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 01 80 00 80 00 00 00 00 00 00 00 00 61 48 00 39 00 &#13;&#10;0208 20 00 1e 0b ee 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 ff ff 01 5d 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1b 04 03 07 00 01 3b 00 1f 01 00 fc fd 02 fc ff 00 ff 01 00 fd 00 00 00 00 &#13;&#10;0256 02 02 02 02 07 07 07 07 ff ff ff ff 02 02 02 02 02 02 02 02 ff ff ff ff 03 03 &#13;&#10;0270 03 03 fe fe fe fe 01 01 01 01 ff ff ff ff 01 01 01 01 ff ff ff ff 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 e5 00 00 07 05 02 fb 06 05 fd 03 00 01 03 fe fd 00 02 01 fd 03 &#13;&#10;02d8 fd fe 01 02 04 00 09 ff ff 02 04 06 06 07 02 03 03 03 fd 01 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 01 01 1c 1c 00 02 01 03 01 02 &#13;&#10;030c 01 02 02 03 02 03 00 00 00 00 00 00 00 00 00 00 00 00 01 02 01 01 c8 c7 c8 c6 &#13;&#10;0326 02 01 02 00 00 00 00 00 00 00 00 00 00 00 00 00 3a 39 39 39 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0c 0e &#13;&#10;035a 0c 0e 0e 10 0e 10 01 01 01 01 01 01 01 01 01 01 01 01 0d 0e 0d 0d 0f 0e 0f 0e &#13;&#10;0374 13 14 13 14 01 01 01 01 01 01 01 01 01 01 01 01 0d 0e 0e 0e 02 00 00 00 00 01 &#13;&#10;038e ff 0f 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8877  0xeb11  0xff00  0xa700  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8888  0xd011  0xff00  0xa700  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x889c  0x4411  0xff00  0xa700  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88b3  0x7711  0xff00  0xa700  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 3 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 3d02 033d 0200 063f 0403 3e01 3e03 3b00 0702 0003 0000 &#13;&#10;d010 0000 0000 0000 03ff 03ff 2222 2222 ffff 3333 eeee 013d 3d00 0607 0204 093d 0000 &#13;&#10;d020 1111 ffff 1111 ffff 0000 0000 0000 0000 3333 0000 0203 0001 0505 0306 3f01 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 013b 00e5 1b00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 3020 0000 0000 1c88 0000 0000 e500 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 5c5a 5f63 8e0f e5b0 003e e060 e25e e663 ffe2 0000 ae81 0842 08e7 00e7 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 c822 5013 1b6f 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0820 4000 c000 1909 03a0 0104 0000 b016 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 c8a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 0141 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 dbaa 20e1 5525 0000 0000 0000 0000 00e4 0039 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0001 0001 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0002 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0010 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 1ca4 2000 00c0 0000 4b70 2000 77b3 0000 0000 0000 0000 0000 &#13;&#10;d210 028e 0000 0000 1ca5 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 08e7 00e7 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 119b 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0003 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c007 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 03 d0 71 14 08 06 0c a0 00 00 06 24 08 00 56 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 3 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 9b 79 00 00 00 00 ee 0b 01 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 60 2a 00 00 6c 09 00 00 00 00 00 00 55 ab a6 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 ba fd cd 03 76 fd 0c 02 84 fe a1 00 09 ff 43 00 0e ff 79 00 bd ff cf ff &#13;&#10;0068 cb ff f9 ff 99 ff f5 ff fd ff 9d ff dc ff 61 00 b0 ff 0c 00 2b 00 1b 00 14 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 00 08 01 00 02 30 8a 00 01 d5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 fb 00 02 83 04 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3b 01 00 1f 00 10 10 10 00 e5 59 1b 04 01 00 00 00 00 03 01 00 01 00 00 07 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 06 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 03 02 02 00 00 01 00 00 01 fa 10 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 11 9f 00 32 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 03 03 fd 01 04 00 09 ff ff 02 04 06 06 07 02 &#13;&#10;0138 03 00 00 07 05 02 fb 06 05 fd 03 00 01 03 fe fd 00 02 01 fd 03 fd fe 01 02 00 &#13;&#10;0152 00 00 00 02 02 02 02 07 07 07 07 ff ff ff ff 02 02 02 02 02 02 02 02 ff ff ff &#13;&#10;016c ff 03 03 03 03 fe fe fe fe 01 01 01 01 ff ff ff ff 01 01 01 01 ff ff ff ff 00 &#13;&#10;0186 00 00 00 07 08 09 0a 0b 0c 0d 1a fd fd 04 03 ff 01 ff 00 00 fe 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 01 ff 0f 02 04 00 ff ff 00 00 00 00 &#13;&#10;01ba 00 00 00 00 02 0c 0e 0c 0e 0e 10 0e 10 01 01 01 01 01 01 01 01 01 01 01 01 0d &#13;&#10;01d4 0e 0d 0d 0f 0e 0f 0e 13 14 13 14 01 01 01 01 01 01 01 01 01 01 01 01 0d 0e 0e &#13;&#10;01ee 0e 02 01 03 01 02 01 02 02 03 02 03 00 00 00 00 00 00 00 00 00 00 00 00 01 02 &#13;&#10;0208 01 01 c8 c7 c8 c6 02 01 02 00 00 00 00 00 00 00 00 00 00 00 00 00 3a 39 39 39 &#13;&#10;0222 94 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 00 00 02 03 01 02 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 07 98 fe ff 00 b3 dc ff 00 00 00 00 d3 07 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 62 9e 6c ff a8 ff 34 ff &#13;&#10;02d8 57 ce ff ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 3   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   202mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   200mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   198mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   196mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   194mV : 111111111111111111111111111111122221111111111111111111111111111&#13;&#10;   192mV : 111111111111111111111111111111112211111111111111111111111111111&#13;&#10;   190mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;   188mV : 111111111111111111111111112222222222222211111111111111111111111&#13;&#10;   186mV : 111111111111111111111111122222222222222222111111111111111111111&#13;&#10;   184mV : 111111111111111111111111122222222222222222111111111111111111111&#13;&#10;   182mV : 111111111111111111111111222222222222222222211111111111111111111&#13;&#10;   180mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;   178mV : 111111111111111111111112222223332222222222222211111111111111111&#13;&#10;   176mV : 111111111111111111111112222223332222222222222211111111111111111&#13;&#10;   173mV : 111111111111111111111122222223332222222222222221111111111111111&#13;&#10;   171mV : 111111111111111111111222222233333222222222222222111111111111111&#13;&#10;   169mV : 111111111111111111111222222233433322222222222222211111111111111&#13;&#10;   167mV : 111111111111111111111222222233433322222222222222211111111111111&#13;&#10;   165mV : 111111111111111111112222222233443332222222222222221111111111111&#13;&#10;   163mV : 111111111111111111112222222334443332222222222222222111111111111&#13;&#10;   161mV : 111111111111111111122222222334544333222222222222222211111111111&#13;&#10;   159mV : 111111111111111111122222223344554433322222222222222211111111111&#13;&#10;   157mV : 111111111111111111122222223344554433322222222222222211111111111&#13;&#10;   155mV : 111111111111111111222222223345654433322222222222222221111111111&#13;&#10;   153mV : 111111111111111111222222223345665433332222222222222221111111111&#13;&#10;   151mV : 111111111111111112222222223345665443333222222222222222111111111&#13;&#10;   149mV : 111111111111111112222222233456776544333222222222222222111111111&#13;&#10;   147mV : 111111111111111112222222233456776544333222222222222222111111111&#13;&#10;   144mV : 111111111111111112222222233456-76544333322222222222222111111111&#13;&#10;   142mV : 111111111111111112222222233457 :7654433332222222222222211111111&#13;&#10;   140mV : 111111111111111112222222334567 :7654433332222222222222211111111&#13;&#10;   138mV : 11111111111111112222222233456  : 765443333222222222222211111111&#13;&#10;   136mV : 11111111111111112222222233456  : 765443333322222222222211111111&#13;&#10;   134mV : 11111111111111112222222233457--+-765443333222222222222211111111&#13;&#10;   132mV : 11111111111111112222222334457  :  76544333322222222222211111111&#13;&#10;   130mV : 1111111111111111222222233456   :  76544333322222222222221111111&#13;&#10;   128mV : 1111111111111111222222233456   :   6554433322222222222221111111&#13;&#10;   126mV : 1111111111111111222222233457   :   7654433332222222222221111111&#13;&#10;   124mV : 1111111111111111222222233457---+---7654433332222222222221111111&#13;&#10;   122mV : 1111111111111111222222334467   :   7654433322222222222221111111&#13;&#10;   120mV : 1111111111111111222222334467   :   7654433322222222222221111111&#13;&#10;   118mV : 1111111111111111222222334467   :   7654433322222222222221111111&#13;&#10;   115mV : 1111111111111111122222334456   :   6554333322222222222221111111&#13;&#10;   113mV : 11111111111111111222222334567--+--76544333322222222222221111111&#13;&#10;   111mV : 11111111111111111222222334556  :  65543333222222222222221111111&#13;&#10;   109mV : 111111111111111112222223334567 : 765443332222222222222221111111&#13;&#10;   107mV : 111111111111111112222223334567 :7765433332222222222222221111111&#13;&#10;   105mV : 1111111111111111122222223344567: 654433322222222222222221111111&#13;&#10;   103mV : 111111111111111112222222333456677654333322222222222222221111111&#13;&#10;   101mV : 111111111111111112222222233445666544333222222222222222221111111&#13;&#10;    99mV : 111111111111111112222222233445666544333222222222222222221111111&#13;&#10;    97mV : 111111111111111112222222223345565543332222222222222222221111111&#13;&#10;    95mV : 111111111111111112222222223344555443332222222222222222221111111&#13;&#10;    93mV : 111111111111111112222222222334454433322222222222222222221111111&#13;&#10;    91mV : 111111111111111112222222222333444433222222222222222222221111111&#13;&#10;    89mV : 111111111111111111222222222233343332222222222222222222211111111&#13;&#10;    86mV : 111111111111111111222222222223333332222222222222222222211111111&#13;&#10;    84mV : 111111111111111111222222222222333322222222222222222222111111111&#13;&#10;    82mV : 111111111111111111222222222222233222222222222222222222111111111&#13;&#10;    80mV : 111111111111111111222222222222222222222222222222222221111111111&#13;&#10;    78mV : 111111111111111111122222222222222222222222222222222211111111111&#13;&#10;    76mV : 111111111111111111111122222222222222222222222221111111111111111&#13;&#10;    74mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;    72mV : 111111111111111111111111111112222221111111111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    60mV : 111111111111111111111111112222222222222222211111111111111111111&#13;&#10;    57mV : 111111111111111111111111122222222222222222222111111111111111111&#13;&#10;    55mV : 111111111111111111111112222222222222222222222222111111111111111&#13;&#10;    53mV : 111111111111111111111122222222233322222222222222211111111111111&#13;&#10;    51mV : 111111111111111111111122222222333322222222222222222111111111111&#13;&#10;    49mV : 111111111111111111111222222222333332222222222222222211111111111&#13;&#10;    47mV : 111111111111111111112222222223334333222222222222222221111111111&#13;&#10;    45mV : 111111111111111111122222222223344433222222222222222222111111111&#13;&#10;    43mV : 111111111111111111222222222233444433322222222222222222211111111&#13;&#10;    41mV : 111111111111111111222222222233455433322222222222222222211111111&#13;&#10;    39mV : 111111111111111111222222222233455443332222222222222222221111111&#13;&#10;    37mV : 111111111111111112222222222334456543332222222222222222221111111&#13;&#10;    35mV : 111111111111111112222222222334566544333222222222222222221111111&#13;&#10;    33mV : 111111111111111112222222223344577654333322222222222222222111111&#13;&#10;    31mV : 11111111111111111222222222334567-654433322222222222222222111111&#13;&#10;    28mV : 1111111111111111122222222233456: 655433332222222222222222111111&#13;&#10;    26mV : 1111111111111111122222222334467: 765443332222222222222222111111&#13;&#10;    24mV : 111111111111111112222222233456 : 765443333222222222222222211111&#13;&#10;    22mV : 111111111111111112222222233456 :  76544333222222222222222211111&#13;&#10;    20mV : 111111111111111112222222334467-+--76544333322222222222222211111&#13;&#10;    18mV : 111111111111111112222222334567 :   6554333332222222222222211111&#13;&#10;    16mV : 11111111111111111222222233456  :   7654433332222222222222211111&#13;&#10;    14mV : 11111111111111111222222333457  :   7654433332222222222222211111&#13;&#10;    12mV : 11111111111111111222222334567  :   7765443333222222222222211111&#13;&#10;    10mV : 1111111111111111122222233456---+----765443333222222222222211111&#13;&#10;     8mV : 1111111111111111122222233457   :    :65544333222222222222211111&#13;&#10;     6mV : 1111111111111111122222334467   :    :76544333322222222222211111&#13;&#10;     4mV : 1111111111111111122222334567   :    :76544333322222222222221111&#13;&#10;     2mV : 1111111111111111122222334567   :    :76544333322222222222221111&#13;&#10;     0mV : 1111111111111111122222334467---+----+76544333322222222222221111&#13;&#10;    -2mV : 1111111111111111122222233456   :    765544333322222222222221111&#13;&#10;    -4mV : 11111111111111111222222334567  :    765443333322222222222211111&#13;&#10;    -6mV : 1111111111111111122222233456   :    655443333222222222222211111&#13;&#10;    -8mV : 11111111111111111222222334457  :   7654433333222222222222211111&#13;&#10;   -10mV : 11111111111111111222222333456--+---7654433333222222222222211111&#13;&#10;   -12mV : 111111111111111112222222334567 :   6554433332222222222222211111&#13;&#10;   -14mV : 111111111111111112222222334467 :  76544333322222222222222211111&#13;&#10;   -16mV : 111111111111111112222222233456 :  76544333322222222222222211111&#13;&#10;   -18mV : 111111111111111112222222233456 : 765443333222222222222222211111&#13;&#10;   -20mV : 1111111111111111122222222334567+-765443333222222222222222211111&#13;&#10;   -22mV : 1111111111111111122222222233456: 655433332222222222222222211111&#13;&#10;   -24mV : 11111111111111111222222222334567 654433332222222222222222111111&#13;&#10;   -26mV : 111111111111111112222222223345677654433322222222222222222111111&#13;&#10;   -28mV : 111111111111111112222222222334566544333322222222222222222111111&#13;&#10;   -31mV : 111111111111111112222222222334566544333222222222222222222111111&#13;&#10;   -33mV : 111111111111111112222222222334455543333222222222222222221111111&#13;&#10;   -35mV : 111111111111111111222222222233455443332222222222222222221111111&#13;&#10;   -37mV : 111111111111111111222222222233444433322222222222222222211111111&#13;&#10;   -39mV : 111111111111111111222222222223344433322222222222222222211111111&#13;&#10;   -41mV : 111111111111111111122222222223344333222222222222222222111111111&#13;&#10;   -43mV : 111111111111111111112222222222333333222222222222222221111111111&#13;&#10;   -45mV : 111111111111111111111222222222333332222222222222222211111111111&#13;&#10;   -47mV : 111111111111111111111122222222233322222222222222222111111111111&#13;&#10;   -49mV : 111111111111111111111112222222223222222222222222221111111111111&#13;&#10;   -51mV : 111111111111111111111111222222222222222222222222111111111111111&#13;&#10;   -53mV : 111111111111111111111111122222222222222222222211111111111111111&#13;&#10;   -55mV : 111111111111111111111111112222222222222222221111111111111111111&#13;&#10;   -57mV : 111111111111111111111111111122222222222221111111111111111111111&#13;&#10;   -60mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111222211111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111122222222221111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111122222222222222222222221111111111111111111&#13;&#10;   -74mV : 111111111111111111122222222222222222222222222222222111111111111&#13;&#10;   -76mV : 111111111111111111222222222222222222222222222222222221111111111&#13;&#10;   -78mV : 111111111111111111222222222222222222222222222222222222111111111&#13;&#10;   -80mV : 111111111111111111222222222222333322222222222222222222211111111&#13;&#10;   -82mV : 111111111111111111222222222223333332222222222222222222211111111&#13;&#10;   -84mV : 111111111111111112222222222223333333222222222222222222211111111&#13;&#10;   -86mV : 111111111111111112222222222233344333222222222222222222221111111&#13;&#10;   -89mV : 111111111111111112222222222333444433322222222222222222221111111&#13;&#10;   -91mV : 111111111111111112222222222334455443332222222222222222221111111&#13;&#10;   -93mV : 111111111111111112222222223334555543332222222222222222221111111&#13;&#10;   -95mV : 111111111111111112222222223344565544333222222222222222221111111&#13;&#10;   -97mV : 111111111111111112222222233345666554333222222222222222221111111&#13;&#10;   -99mV : 111111111111111112222222233455677654433322222222222222222111111&#13;&#10;  -101mV : 111111111111111112222222233455676654433322222222222222222111111&#13;&#10;  -103mV : 111111111111111112222222334456777655433332222222222222222111111&#13;&#10;  -105mV : 111111111111111112222222334556 : 765443332222222222222222111111&#13;&#10;  -107mV : 111111111111111112222223334567 : 765543333222222222222222111111&#13;&#10;  -109mV : 11111111111111111222222334556  :  76544333222222222222222111111&#13;&#10;  -111mV : 11111111111111111222222334567  :  76544333322222222222222111111&#13;&#10;  -113mV : 1111111111111111122222334457---+---7654433322222222222222111111&#13;&#10;  -115mV : 1111111111111111122222334467   :   7654433332222222222222111111&#13;&#10;  -118mV : 1111111111111111122222334467   :    655433332222222222221111111&#13;&#10;  -120mV : 1111111111111111122222233457   :    755433332222222222221111111&#13;&#10;  -122mV : 1111111111111111122222233457   :    655433332222222222221111111&#13;&#10;  -124mV : 1111111111111111122222233456---+---7654433332222222222221111111&#13;&#10;  -126mV : 1111111111111111122222233456   :   7654433332222222222221111111&#13;&#10;  -128mV : 11111111111111111222222334567  :  76554433332222222222221111111&#13;&#10;  -130mV : 11111111111111111222222334457  :  76544333322222222222221111111&#13;&#10;  -132mV : 11111111111111111222222233456  :  65544333322222222222221111111&#13;&#10;  -134mV : 111111111111111112222222334567-+-765443333222222222222211111111&#13;&#10;  -136mV : 11111111111111111222222233456  : 765443333322222222222211111111&#13;&#10;  -138mV : 111111111111111112222222334567 : 765443333222222222222211111111&#13;&#10;  -140mV : 111111111111111112222222233457 :7654433332222222222222211111111&#13;&#10;  -142mV : 111111111111111112222222233456 :7654433332222222222222211111111&#13;&#10;  -144mV : 1111111111111111122222222334567+6544333322222222222222111111111&#13;&#10;  -147mV : 111111111111111111222222233445776544333222222222222222111111111&#13;&#10;  -149mV : 111111111111111111222222233445776544333222222222222222111111111&#13;&#10;  -151mV : 111111111111111111222222223345665443333222222222222222111111111&#13;&#10;  -153mV : 111111111111111111222222223345665443332222222222222221111111111&#13;&#10;  -155mV : 111111111111111111122222223344555433332222222222222221111111111&#13;&#10;  -157mV : 111111111111111111122222222334554433322222222222222211111111111&#13;&#10;  -159mV : 111111111111111111122222222334554433322222222222222211111111111&#13;&#10;  -161mV : 111111111111111111112222222334554333222222222222222211111111111&#13;&#10;  -163mV : 111111111111111111112222222334444333222222222222222111111111111&#13;&#10;  -165mV : 111111111111111111111222222233443332222222222222221111111111111&#13;&#10;  -167mV : 111111111111111111111222222233433322222222222222211111111111111&#13;&#10;  -169mV : 111111111111111111111222222233433322222222222222221111111111111&#13;&#10;  -171mV : 111111111111111111111122222223333322222222222222211111111111111&#13;&#10;  -173mV : 111111111111111111111122222223333222222222222222111111111111111&#13;&#10;  -176mV : 111111111111111111111112222222332222222222222211111111111111111&#13;&#10;  -178mV : 111111111111111111111112222222332222222222222211111111111111111&#13;&#10;  -180mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;  -182mV : 111111111111111111111111222222222222222222221111111111111111111&#13;&#10;  -184mV : 111111111111111111111111122222222222222222211111111111111111111&#13;&#10;  -186mV : 111111111111111111111111122222222222222222111111111111111111111&#13;&#10;  -188mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;  -190mV : 111111111111111111111111111222222222222111111111111111111111111&#13;&#10;  -192mV : 111111111111111111111111111111222222211111111111111111111111111&#13;&#10;  -194mV : 111111111111111111111111111111222222211111111111111111111111111&#13;&#10;  -196mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -198mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -200mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -202mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 4&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       86C      (08) 84C    0x08   20.625,26.563GHz   000,173        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 4 (P4N ,BRx1:x1, 0x4404, 0x00_1a59, 0,0, 01, 1,1) 1  1     0     0   ( 5,3, 7, 0) 29 -15  217 (   0,   +3, 4,  4,  1) ( x ,  1,  5,  1,  2,  1)    0   T(  0,-20,144, -4,  0,  0) (  0,  0,  0,  0)  1944.8  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 4 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 01 80 00 80 00 00 00 00 00 00 00 00 4b f8 ff fe 00 &#13;&#10;0208 20 00 00 0d 34 00 00 ff ec 00 90 ff fc 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 00 00 00 00 01 00 2a 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1d 05 03 07 00 01 3f 00 22 00 00 fe 00 02 fd 07 07 03 00 01 01 00 00 00 00 &#13;&#10;0256 01 01 01 01 05 05 05 05 01 01 01 01 02 02 02 02 01 01 01 01 00 00 00 00 01 01 &#13;&#10;0270 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 f1 02 01 00 ff ff 02 03 02 03 00 ff fd 02 fd fe 01 01 fb ff fe &#13;&#10;02d8 05 0b 00 03 03 04 03 fe 03 01 04 01 01 02 03 fa 02 00 03 00 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 05 00 00 00 00 00 01 01 1c 1c 00 04 03 03 03 02 &#13;&#10;030c 00 00 04 03 01 01 00 00 00 00 00 00 00 00 00 00 00 00 02 02 ff ff c1 c3 c2 bf &#13;&#10;0326 ff 00 01 fe 00 00 00 00 00 00 00 00 00 00 00 00 3e 3e 3f 3d 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0c 0d &#13;&#10;035a 0c 0c 0f 0f 0d 0f 01 01 01 01 01 01 01 01 01 01 01 01 0c 0d 0b 0c 0e 0f 0f 0f &#13;&#10;0374 13 14 14 14 01 01 01 01 01 01 01 01 01 01 01 01 0e 0e 0e 0f 00 00 00 00 00 01 &#13;&#10;038e fe 11 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88db  0x9411  0xff00  0xcb00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88eb  0xe611  0xff00  0xcb00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x88fc  0x4e11  0xff00  0xcb00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x880c  0xf811  0xff00  0xcc00  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 4 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0200 8a30 0218 8a00 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0501 0203 3f02 0103 0302 0b3b 3d00 0201 0201 0400 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 2222 1111 0000 1111 0000 003f 3e3f 0300 0304 0303 0000 &#13;&#10;d020 0000 0000 0000 0000 0000 0000 2222 4444 3333 0000 033e 013d 023f 3a01 3e00 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0022 013f 00f1 1d00 0000 0000 &#13;&#10;d050 000a c185 0001 1020 0400 c000 0101 0000 2020 0000 0000 7f08 0000 0000 f100 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35b4 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 2b29 292c 87c9 e78f b003 ab2b ae2c ae2e fffe 0000 1681 0421 04a5 00a5 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8800 0005 0006 1072 1aa0 5013 03f5 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 08a0 4000 c000 0244 0311 0104 0000 b813 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 08a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 0141 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d8a3 22dd 5c27 0000 0000 0000 0000 03f8 00fe 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1000 01ec 0090 01fc 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0001 0001 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0003 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0011 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 1fe4 2000 00c0 0000 4b70 2000 f80c 0000 0000 0000 0000 0000 &#13;&#10;d210 028f 0000 0000 1fe5 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0421 04a5 00a5 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 159d 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0004 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c007 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 03 d0 5b 14 08 06 0c a0 00 00 06 24 08 00 56 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 4 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 f6 5e 00 00 00 00 34 0d 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 e8 28 00 00 6e 09 00 00 00 00 00 00 5a bc ca 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 45 ff 6f 01 5d 00 dc ff 0d 00 62 ff 2e 00 17 00 80 ff 00 00 0a 00 c1 ff &#13;&#10;0068 c7 ff fb ff 13 00 ce ff fb ff ef ff f2 ff 94 ff 50 00 dd ff 3d 00 ef ff f2 ff &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 03 01 00 02 30 8a 00 00 c5 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 f5 12 02 83 04 01 00 00 00 07 07 01 00 00 01 02 01 00 &#13;&#10;00b6 3f 01 00 22 00 10 10 10 00 f1 5e 1d 05 01 00 00 00 00 03 00 00 00 00 00 07 01 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 04 00 0a 0a 00 00 00 00 02 00 00 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 00 04 05 05 00 00 01 00 00 00 f8 0f 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 31 9f 00 85 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 02 00 03 00 03 04 03 fe 03 01 04 01 01 02 03 &#13;&#10;0138 fa 02 01 00 ff ff 02 03 02 03 00 ff fd 02 fd fe 01 01 fb ff fe 05 0b 00 03 00 &#13;&#10;0152 00 00 00 01 01 01 01 05 05 05 05 01 01 01 01 02 02 02 02 01 01 01 01 00 00 00 &#13;&#10;016c 00 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 07 08 09 12 0f 0c 0d 1a fe fe 03 03 02 00 04 04 01 01 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 01 fe 11 00 04 00 01 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 0c 0d 0c 0c 0f 0f 0d 0f 01 01 01 01 01 01 01 01 01 01 01 01 0c &#13;&#10;01d4 0d 0b 0c 0e 0f 0f 0f 13 14 14 14 01 01 01 01 01 01 01 01 01 01 01 01 0e 0e 0e &#13;&#10;01ee 0f 04 03 03 03 02 00 00 04 03 01 01 00 00 00 00 00 00 00 00 00 00 00 00 02 02 &#13;&#10;0208 ff ff c1 c3 c2 bf ff 00 01 fe 00 00 00 00 00 00 00 00 00 00 00 00 3e 3e 3f 3d &#13;&#10;0222 94 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 02 00 01 03 00 02 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 78 17 ff ff 3c e4 c2 ff 00 00 00 00 6f 23 00 00 00 00 00 00 00 00 00 00 ab 71 &#13;&#10;02be ff ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 2e 1f a9 00 31 2f ae 00 &#13;&#10;02d8 41 45 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 4   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111112222222211111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111112222222222222211111111111111111111111&#13;&#10;   202mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;   200mV : 111111111111111111111111222222222222222222211111111111111111111&#13;&#10;   198mV : 111111111111111111111111222222222222222222211111111111111111111&#13;&#10;   196mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;   194mV : 111111111111111111111122222222322222222222222111111111111111111&#13;&#10;   192mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;   190mV : 111111111111111111111122222223332222222222222211111111111111111&#13;&#10;   188mV : 111111111111111111111222222223333222222222222221111111111111111&#13;&#10;   186mV : 111111111111111111111222222233333322222222222222111111111111111&#13;&#10;   184mV : 111111111111111111111222222233333322222222222222111111111111111&#13;&#10;   182mV : 111111111111111111112222222233333322222222222222211111111111111&#13;&#10;   180mV : 111111111111111111112222222233433332222222222222221111111111111&#13;&#10;   178mV : 111111111111111111122222222333443332222222222222221111111111111&#13;&#10;   176mV : 111111111111111111122222222333443332222222222222221111111111111&#13;&#10;   173mV : 111111111111111111122222222334443333222222222222222111111111111&#13;&#10;   171mV : 111111111111111111222222222334544333222222222222222111111111111&#13;&#10;   169mV : 111111111111111111222222223334554333322222222222222211111111111&#13;&#10;   167mV : 111111111111111111222222223334554333322222222222222211111111111&#13;&#10;   165mV : 111111111111111111222222223344554433322222222222222211111111111&#13;&#10;   163mV : 111111111111111112222222223345665443332222222222222211111111111&#13;&#10;   161mV : 111111111111111112222222233345665443333222222222222221111111111&#13;&#10;   159mV : 111111111111111112222222233445665543333222222222222221111111111&#13;&#10;   157mV : 111111111111111112222222233445665543333222222222222221111111111&#13;&#10;   155mV : 111111111111111112222222233455776544333322222222222221111111111&#13;&#10;   153mV : 111111111111111112222222233456776544333322222222222221111111111&#13;&#10;   151mV : 111111111111111112222222333456 :6654433332222222222222111111111&#13;&#10;   149mV : 1111111111111111222222223344567:7654433332222222222222111111111&#13;&#10;   147mV : 111111111111111122222222334456 :7654433332222222222222111111111&#13;&#10;   144mV : 111111111111111122222222334567-+7655443332222222222222111111111&#13;&#10;   142mV : 111111111111111122222223334567 : 765443333222222222222111111111&#13;&#10;   140mV : 111111111111111122222223334567 : 765443333222222222222111111111&#13;&#10;   138mV : 11111111111111112222222334456  :  76544333222222222222211111111&#13;&#10;   136mV : 11111111111111111222222334567  :  76544333222222222222211111111&#13;&#10;   134mV : 11111111111111112222222334567--+--76544333222222222222211111111&#13;&#10;   132mV : 11111111111111111222222334567  :  76544333222222222222211111111&#13;&#10;   130mV : 11111111111111111222222334567  :  76544333222222222222211111111&#13;&#10;   128mV : 11111111111111111222222334567  :  66544333222222222222211111111&#13;&#10;   126mV : 11111111111111111222222334567  : 765543333222222222222211111111&#13;&#10;   124mV : 11111111111111111222222334556--+-765443333222222222222211111111&#13;&#10;   122mV : 111111111111111112222223344567 :7665443332222222222222211111111&#13;&#10;   120mV : 111111111111111112222223344567 :7655443332222222222222211111111&#13;&#10;   118mV : 111111111111111112222223334556 :7654433332222222222222211111111&#13;&#10;   115mV : 1111111111111111122222233344567:7654433322222222222222211111111&#13;&#10;   113mV : 111111111111111112222222333455666544333322222222222222211111111&#13;&#10;   111mV : 111111111111111112222222233445666544333222222222222222211111111&#13;&#10;   109mV : 111111111111111112222222233345555543333222222222222222211111111&#13;&#10;   107mV : 111111111111111112222222233344555443332222222222222222211111111&#13;&#10;   105mV : 111111111111111112222222223334455433332222222222222222211111111&#13;&#10;   103mV : 111111111111111112222222222334444433322222222222222222211111111&#13;&#10;   101mV : 111111111111111112222222222333444333222222222222222222111111111&#13;&#10;    99mV : 111111111111111112222222222333444333222222222222222222111111111&#13;&#10;    97mV : 111111111111111112222222222233343333222222222222222222111111111&#13;&#10;    95mV : 111111111111111111222222222233333332222222222222222222111111111&#13;&#10;    93mV : 111111111111111111222222222223333332222222222222222222111111111&#13;&#10;    91mV : 111111111111111111222222222222333322222222222222222221111111111&#13;&#10;    89mV : 111111111111111111222222222222222222222222222222222221111111111&#13;&#10;    86mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;    84mV : 111111111111111111122222222222222222222222222222222111111111111&#13;&#10;    82mV : 111111111111111111122222222222222222222222222222221111111111111&#13;&#10;    80mV : 111111111111111111111122222222222222222222222111111111111111111&#13;&#10;    78mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;    76mV : 111111111111111111111111111112222221111111111111111111111111111&#13;&#10;    74mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    72mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;    62mV : 111111111111111111111111122222222222222222211111111111111111111&#13;&#10;    60mV : 111111111111111111111111222222222222222222222111111111111111111&#13;&#10;    57mV : 111111111111111111111112222222222222222222222221111111111111111&#13;&#10;    55mV : 111111111111111111111122222222222222222222222222211111111111111&#13;&#10;    53mV : 111111111111111111111222222222223222222222222222221111111111111&#13;&#10;    51mV : 111111111111111111112222222222233322222222222222222111111111111&#13;&#10;    49mV : 111111111111111111112222222222333332222222222222222211111111111&#13;&#10;    47mV : 111111111111111111122222222222333332222222222222222221111111111&#13;&#10;    45mV : 111111111111111111222222222223333333222222222222222221111111111&#13;&#10;    43mV : 111111111111111111222222222223344333222222222222222222111111111&#13;&#10;    41mV : 111111111111111112222222222233344333322222222222222222111111111&#13;&#10;    39mV : 111111111111111112222222222233444433322222222222222222211111111&#13;&#10;    37mV : 111111111111111112222222222233444433332222222222222222211111111&#13;&#10;    35mV : 111111111111111112222222222334455443332222222222222222211111111&#13;&#10;    33mV : 111111111111111112222222222334455443333222222222222222221111111&#13;&#10;    31mV : 111111111111111112222222223334565544333222222222222222221111111&#13;&#10;    28mV : 111111111111111112222222223344566544333322222222222222221111111&#13;&#10;    26mV : 111111111111111112222222223345566554333322222222222222221111111&#13;&#10;    24mV : 111111111111111122222222233345677654433332222222222222221111111&#13;&#10;    22mV : 1111111111111111222222222334456:7654433332222222222222221111111&#13;&#10;    20mV : 1111111111111111222222222334556+7655443333222222222222222111111&#13;&#10;    18mV : 1111111111111111222222223334567: 665443333222222222222222111111&#13;&#10;    16mV : 1111111111111111222222223334567: 765443333222222222222222111111&#13;&#10;    14mV : 111111111111111122222222334456 : 765544333322222222222222111111&#13;&#10;    12mV : 111111111111111122222223334567 : 776544333322222222222222111111&#13;&#10;    10mV : 111111111111111122222223334567-+--76544333332222222222222111111&#13;&#10;     8mV : 111111111111111122222223344567 :  76554433332222222222222111111&#13;&#10;     6mV : 11111111111111111222222334457  :   6654433332222222222222111111&#13;&#10;     4mV : 11111111111111111222222334567  :   7654443332222222222222111111&#13;&#10;     2mV : 1111111111111111122222233456   :    655443332222222222222111111&#13;&#10;     0mV : 1111111111111111122222333456---+----765443333222222222222111111&#13;&#10;    -2mV : 1111111111111111122222233456   :    765443332222222222222111111&#13;&#10;    -4mV : 1111111111111111122222233456   :    665443332222222222222111111&#13;&#10;    -6mV : 11111111111111111222222334567  :   7655433332222222222222111111&#13;&#10;    -8mV : 11111111111111111222222334456  :   7654433332222222222222111111&#13;&#10;   -10mV : 111111111111111112222223334567-+---7654433332222222222222111111&#13;&#10;   -12mV : 111111111111111112222223334567 :  76554433332222222222222111111&#13;&#10;   -14mV : 111111111111111112222222334457 :  76544333322222222222222111111&#13;&#10;   -16mV : 1111111111111111122222223334567:  76544333322222222222222111111&#13;&#10;   -18mV : 1111111111111111122222223334567:  65543333222222222222222111111&#13;&#10;   -20mV : 1111111111111111122222222334456+-765443333222222222222222111111&#13;&#10;   -22mV : 11111111111111111222222223344567 765443332222222222222221111111&#13;&#10;   -24mV : 111111111111111112222222233345677655433332222222222222221111111&#13;&#10;   -26mV : 111111111111111112222222223345577654433332222222222222221111111&#13;&#10;   -28mV : 111111111111111112222222223344566554333322222222222222221111111&#13;&#10;   -31mV : 111111111111111112222222223334566544333322222222222222221111111&#13;&#10;   -33mV : 111111111111111112222222222334456544333222222222222222211111111&#13;&#10;   -35mV : 111111111111111112222222222333455543333222222222222222211111111&#13;&#10;   -37mV : 111111111111111112222222222233445443332222222222222222211111111&#13;&#10;   -39mV : 111111111111111111222222222233444433332222222222222222111111111&#13;&#10;   -41mV : 111111111111111111222222222223344433322222222222222222111111111&#13;&#10;   -43mV : 111111111111111111222222222223344433322222222222222222111111111&#13;&#10;   -45mV : 111111111111111111122222222223334333222222222222222221111111111&#13;&#10;   -47mV : 111111111111111111122222222222333333222222222222222221111111111&#13;&#10;   -49mV : 111111111111111111112222222222333332222222222222222211111111111&#13;&#10;   -51mV : 111111111111111111111222222222233322222222222222222111111111111&#13;&#10;   -53mV : 111111111111111111111122222222223322222222222222221111111111111&#13;&#10;   -55mV : 111111111111111111111112222222222222222222222222211111111111111&#13;&#10;   -57mV : 111111111111111111111111222222222222222222222221111111111111111&#13;&#10;   -60mV : 111111111111111111111111122222222222222222222111111111111111111&#13;&#10;   -62mV : 111111111111111111111111112222222222222222211111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -74mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -76mV : 111111111111111111111111111112222221111111111111111111111111111&#13;&#10;   -78mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;   -80mV : 111111111111111111111222222222222222222222222111111111111111111&#13;&#10;   -82mV : 111111111111111111122222222222222222222222222222221111111111111&#13;&#10;   -84mV : 111111111111111111122222222222222222222222222222222111111111111&#13;&#10;   -86mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;   -89mV : 111111111111111111222222222222222222222222222222222221111111111&#13;&#10;   -91mV : 111111111111111111222222222222333322222222222222222221111111111&#13;&#10;   -93mV : 111111111111111111222222222223333322222222222222222222111111111&#13;&#10;   -95mV : 111111111111111111222222222223333332222222222222222222111111111&#13;&#10;   -97mV : 111111111111111112222222222233333333222222222222222222111111111&#13;&#10;   -99mV : 111111111111111112222222222333444333222222222222222222211111111&#13;&#10;  -101mV : 111111111111111112222222222333444333222222222222222222211111111&#13;&#10;  -103mV : 111111111111111112222222222334444433322222222222222222211111111&#13;&#10;  -105mV : 111111111111111112222222223334454433322222222222222222211111111&#13;&#10;  -107mV : 111111111111111112222222223344555443332222222222222222211111111&#13;&#10;  -109mV : 111111111111111112222222233344555443332222222222222222211111111&#13;&#10;  -111mV : 111111111111111112222222233445565543333222222222222222211111111&#13;&#10;  -113mV : 111111111111111112222222333445666544333222222222222222211111111&#13;&#10;  -115mV : 111111111111111112222222334456676554333322222222222222211111111&#13;&#10;  -118mV : 111111111111111112222223334456776654433332222222222222211111111&#13;&#10;  -120mV : 111111111111111112222223334567 :7654433332222222222222211111111&#13;&#10;  -122mV : 111111111111111112222223334566 :7654433332222222222222211111111&#13;&#10;  -124mV : 111111111111111112222223344567-+7655443333222222222222211111111&#13;&#10;  -126mV : 111111111111111112222223344567 : 665443333222222222222211111111&#13;&#10;  -128mV : 11111111111111111222222334567  : 765544333222222222222211111111&#13;&#10;  -130mV : 11111111111111111222222334567  :  65544333222222222222211111111&#13;&#10;  -132mV : 11111111111111111222222334567  :  76544333222222222222211111111&#13;&#10;  -134mV : 11111111111111111222222334567--+--76544333322222222222211111111&#13;&#10;  -136mV : 11111111111111111222222334567  :  76544333322222222222211111111&#13;&#10;  -138mV : 11111111111111112222222334457  :  76544333222222222222211111111&#13;&#10;  -140mV : 11111111111111112222222333456  :  76544333222222222222211111111&#13;&#10;  -142mV : 111111111111111122222222334567 :  65544333222222222222211111111&#13;&#10;  -144mV : 111111111111111122222222334567-+-765443333222222222222211111111&#13;&#10;  -147mV : 111111111111111122222222334457 :7765443333222222222222111111111&#13;&#10;  -149mV : 111111111111111112222222334457 : 655443333222222222222211111111&#13;&#10;  -151mV : 1111111111111111122222223334567: 654433332222222222222111111111&#13;&#10;  -153mV : 1111111111111111122222222334567:7654433332222222222222111111111&#13;&#10;  -155mV : 1111111111111111122222222334567+6554333322222222222222111111111&#13;&#10;  -157mV : 111111111111111112222222233445676544333322222222222222111111111&#13;&#10;  -159mV : 111111111111111112222222233445776544333322222222222222111111111&#13;&#10;  -161mV : 111111111111111112222222233345676544333222222222222221111111111&#13;&#10;  -163mV : 111111111111111112222222223345665443333222222222222221111111111&#13;&#10;  -165mV : 111111111111111111222222223344565443332222222222222221111111111&#13;&#10;  -167mV : 111111111111111111222222223334554433332222222222222211111111111&#13;&#10;  -169mV : 111111111111111111222222223334555433332222222222222221111111111&#13;&#10;  -171mV : 111111111111111111222222222334554433322222222222222211111111111&#13;&#10;  -173mV : 111111111111111111122222222334454333322222222222222211111111111&#13;&#10;  -176mV : 111111111111111111122222222333444333222222222222222111111111111&#13;&#10;  -178mV : 111111111111111111122222222333444333222222222222222111111111111&#13;&#10;  -180mV : 111111111111111111112222222233443332222222222222222111111111111&#13;&#10;  -182mV : 111111111111111111112222222233443332222222222222221111111111111&#13;&#10;  -184mV : 111111111111111111112222222233333322222222222222221111111111111&#13;&#10;  -186mV : 111111111111111111112222222233333322222222222222221111111111111&#13;&#10;  -188mV : 111111111111111111111222222223333322222222222222211111111111111&#13;&#10;  -190mV : 111111111111111111111122222223333222222222222222111111111111111&#13;&#10;  -192mV : 111111111111111111111122222222332222222222222221111111111111111&#13;&#10;  -194mV : 111111111111111111111122222222332222222222222221111111111111111&#13;&#10;  -196mV : 111111111111111111111112222222222222222222222211111111111111111&#13;&#10;  -198mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;  -200mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;  -202mV : 111111111111111111111111222222222222222222221111111111111111111&#13;&#10;  -205mV : 111111111111111111111111122222222222222222111111111111111111111&#13;&#10;  -207mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;  -209mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;  -211mV : 111111111111111111111111111222222222222111111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111112222222211111111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111112222222211111111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111112221111111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 5&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       87C      (08) 86C    0x08   20.625,26.563GHz   000,173        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 5 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 1  1     0     0   ( 5,3, 2, 0) 26  -9  194 (   0,   +3, 4,  3,  3) ( x ,  2,  5, -2,  5, -3)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2316.8  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 5 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 01 80 00 80 00 00 00 00 00 00 00 00 5a 80 00 00 00 &#13;&#10;0208 20 00 64 0b c2 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 00 01 00 00 00 00 00 a1 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1a 05 03 02 00 00 3a 00 20 00 05 fd 01 03 fa 01 00 fd ff 00 fd 00 00 00 00 &#13;&#10;0256 02 02 02 02 05 05 05 05 fe fe fe fe 05 05 05 05 fd fd fd fd 02 02 02 02 00 00 &#13;&#10;0270 00 00 01 01 01 01 fe fe fe fe 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 f7 fc 02 ff 00 06 00 06 fd fb 01 00 01 00 fc 02 00 02 fc 03 01 &#13;&#10;02d8 fd 02 02 00 06 06 06 02 03 fd 01 03 02 fa ff ff ff ff 00 03 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 05 04 00 00 00 00 00 01 01 1c 1c 00 03 fe 03 03 00 &#13;&#10;030c 01 02 03 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 00 00 01 c5 ca c7 c5 &#13;&#10;0326 ff 02 00 ff 00 00 00 00 00 00 00 00 00 00 00 00 39 3a 38 39 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0c 0e &#13;&#10;035a 0d 0d 0f 0f 0f 0e 01 01 01 01 01 01 01 01 01 01 01 01 0d 0d 0c 0c 0e 0e 0e 0f &#13;&#10;0374 12 12 13 13 01 01 01 01 01 01 01 01 01 01 01 01 0d 0e 0d 0e fd 04 01 00 00 03 &#13;&#10;038e ff 0c 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8801  0xd811  0xff00  0xf000  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8812  0xe611  0xff00  0xf000  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8823  0xae11  0xff00  0xf000  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8833  0x8811  0xff00  0xf000  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 5 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 3d02 003b 063c 0203 063f 023c 3c01 0002 3a3d 063f 0000 &#13;&#10;d010 0000 0000 0000 03de 03de 5555 dddd 2222 0000 1111 0203 0200 063f 3f01 0600 0000 &#13;&#10;d020 eeee 1111 0000 0000 0000 0000 0000 1111 2222 0000 0001 0001 3d00 3f03 0203 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 df00 fff2 c300 000b d500 fffc 2500 fffb a700 fffd 0020 003a 00f7 1a00 0000 0000 &#13;&#10;d050 000a c185 0001 1000 0000 8000 0000 0000 0000 0000 0000 0008 0000 0000 f700 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 9d9a a0a6 8018 e031 0001 1ba0 1f9c 23a4 0024 0000 4fbf 0842 08a5 00a5 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 505c 5013 0d13 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0d80 4000 c000 9a01 03a0 0103 0000 b817 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 48a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 0141 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 dbab 1fe1 5425 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0001 0001 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0004 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0012 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 3574 2000 00c0 0000 4b70 2000 8833 0000 0000 0000 0000 0000 &#13;&#10;d210 028d 0000 0000 3575 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0842 08a5 00a5 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 159a 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0005 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c007 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 03 d0 56 14 08 06 0c a0 00 00 06 24 08 00 56 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 01 00 01 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 5 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 20 71 00 00 00 00 c2 0b 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 78 29 00 00 68 09 00 00 00 00 00 00 c0 a4 ef 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 e6 02 5d ff 48 01 bb fd 75 00 c0 ff 86 ff d4 ff 1b 00 9a ff 9e ff 22 00 &#13;&#10;0068 bb ff df ff f1 ff 90 ff 23 00 ca ff ea ff 28 00 e9 ff 19 00 b5 ff 51 00 8e ff &#13;&#10;0082 00 00 00 00 00 00 00 00 fe ff c2 ff 00 00 00 00 06 01 00 02 30 8a 00 01 d7 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 fb 00 02 83 0a 01 00 00 00 07 07 01 00 00 01 03 01 00 &#13;&#10;00b6 3a 00 00 20 00 10 10 10 00 f7 59 1a 05 00 00 00 00 00 03 00 00 00 00 00 02 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 04 00 0a 0a 00 00 00 00 02 00 01 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 06 05 04 04 00 00 01 00 00 01 f8 09 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 4f 9f 00 5c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 ff ff 00 03 06 06 06 02 03 fd 01 03 02 fa ff &#13;&#10;0138 ff fc 02 ff 00 06 00 06 fd fb 01 00 01 00 fc 02 00 02 fc 03 01 fd 02 02 00 00 &#13;&#10;0152 00 00 00 02 02 02 02 05 05 05 05 fe fe fe fe 05 05 05 05 fd fd fd fd 02 02 02 &#13;&#10;016c 02 00 00 00 00 01 01 01 01 fe fe fe fe 01 01 01 01 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 07 08 09 0a 0b 10 0d 16 fd 03 06 06 fe ff 01 00 00 fe 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 03 ff 0c 02 04 00 00 00 01 00 04 01 &#13;&#10;01ba 00 00 00 00 fd 0c 0e 0d 0d 0f 0f 0f 0e 01 01 01 01 01 01 01 01 01 01 01 01 0d &#13;&#10;01d4 0d 0c 0c 0e 0e 0e 0f 12 12 13 13 01 01 01 01 01 01 01 01 01 01 01 01 0d 0e 0d &#13;&#10;01ee 0e 03 fe 03 03 00 01 02 03 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 00 &#13;&#10;0208 00 01 c5 ca c7 c5 ff 02 00 ff 00 00 00 00 00 00 00 00 00 00 00 00 39 3a 38 39 &#13;&#10;0222 84 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 03 01 02 00 03 03 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 60 f8 fc ff 36 b4 c3 ff 00 00 00 00 de 46 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 84 4d b5 ff 1f 7a 72 ff &#13;&#10;02d8 17 ff fe ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 5   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   202mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   200mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   198mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   196mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   194mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   192mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   190mV : 111111111111111111111111111111112211111111111111111111111111111&#13;&#10;   188mV : 111111111111111111111111111122222222211111111111111111111111111&#13;&#10;   186mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;   184mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;   182mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;   180mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;   178mV : 111111111111111111111112222222222222222222211111111111111111111&#13;&#10;   176mV : 111111111111111111111112222222222222222222211111111111111111111&#13;&#10;   173mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;   171mV : 111111111111111111111122222223332222222222222211111111111111111&#13;&#10;   169mV : 111111111111111111111222222233333222222222222221111111111111111&#13;&#10;   167mV : 111111111111111111111222222223333222222222222221111111111111111&#13;&#10;   165mV : 111111111111111111111222222233333322222222222222111111111111111&#13;&#10;   163mV : 111111111111111111112222222233433332222222222222211111111111111&#13;&#10;   161mV : 111111111111111111112222222334443332222222222222211111111111111&#13;&#10;   159mV : 111111111111111111122222222334444333222222222222221111111111111&#13;&#10;   157mV : 111111111111111111122222222334444333222222222222221111111111111&#13;&#10;   155mV : 111111111111111111122222223344544333222222222222221111111111111&#13;&#10;   153mV : 111111111111111111222222223344554433322222222222222111111111111&#13;&#10;   151mV : 111111111111111111222222223345655433332222222222222111111111111&#13;&#10;   149mV : 111111111111111112222222223345665443332222222222222211111111111&#13;&#10;   147mV : 111111111111111112222222223345665443332222222222222211111111111&#13;&#10;   144mV : 111111111111111112222222233456765543333222222222222211111111111&#13;&#10;   142mV : 111111111111111112222222233456776544333222222222222211111111111&#13;&#10;   140mV : 111111111111111112222222233456776554333322222222222221111111111&#13;&#10;   138mV : 111111111111111122222222334457 :7654433332222222222221111111111&#13;&#10;   136mV : 111111111111111122222222334567 :7655433332222222222221111111111&#13;&#10;   134mV : 111111111111111122222222334567-+7655433332222222222221111111111&#13;&#10;   132mV : 11111111111111112222222233456  : 765443333222222222221111111111&#13;&#10;   130mV : 11111111111111112222222334457  : 765543333222222222222111111111&#13;&#10;   128mV : 11111111111111112222222334567  :  76544333222222222222111111111&#13;&#10;   126mV : 11111111111111112222222334567  :  76544333222222222222111111111&#13;&#10;   124mV : 11111111111111112222222334567--+--76554333322222222222111111111&#13;&#10;   122mV : 1111111111111111222222233456   :  76654333322222222222111111111&#13;&#10;   120mV : 1111111111111111222222233457   :  77654333322222222222111111111&#13;&#10;   118mV : 1111111111111111222222233456   :   6554333222222222222111111111&#13;&#10;   115mV : 11111111111111112222223334567  :  76544333222222222222111111111&#13;&#10;   113mV : 11111111111111112222222334567--+--66544333222222222222111111111&#13;&#10;   111mV : 11111111111111112222222334456  : 765443333222222222222211111111&#13;&#10;   109mV : 111111111111111122222223334567 :7765443332222222222222211111111&#13;&#10;   107mV : 1111111111111111222222233344567:7654433332222222222222211111111&#13;&#10;   105mV : 111111111111111122222222334456776654433322222222222222111111111&#13;&#10;   103mV : 111111111111111122222222333455666554333222222222222222111111111&#13;&#10;   101mV : 111111111111111122222222233445666544333222222222222222111111111&#13;&#10;    99mV : 111111111111111112222222233445665544333222222222222222111111111&#13;&#10;    97mV : 111111111111111112222222233345555443332222222222222222111111111&#13;&#10;    95mV : 111111111111111112222222223344555443332222222222222222111111111&#13;&#10;    93mV : 111111111111111112222222223334444433322222222222222222111111111&#13;&#10;    91mV : 111111111111111112222222222333444333222222222222222222111111111&#13;&#10;    89mV : 111111111111111112222222222233343333222222222222222222111111111&#13;&#10;    86mV : 111111111111111112222222222233333332222222222222222221111111111&#13;&#10;    84mV : 111111111111111112222222222223333322222222222222222221111111111&#13;&#10;    82mV : 111111111111111112222222222222333222222222222222222221111111111&#13;&#10;    80mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;    78mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;    76mV : 111111111111111111222222222222222222222222222222222111111111111&#13;&#10;    74mV : 111111111111111111122222222222222222222222222222111111111111111&#13;&#10;    72mV : 111111111111111111111111112222222222222211111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111111222221111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111111222221111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    60mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;    57mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;    55mV : 111111111111111111111111222222222222222222211111111111111111111&#13;&#10;    53mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;    51mV : 111111111111111111111122222222222222222222222221111111111111111&#13;&#10;    49mV : 111111111111111111111222222222223222222222222222111111111111111&#13;&#10;    47mV : 111111111111111111112222222222233332222222222222221111111111111&#13;&#10;    45mV : 111111111111111111122222222222333332222222222222222111111111111&#13;&#10;    43mV : 111111111111111111122222222222333333222222222222222211111111111&#13;&#10;    41mV : 111111111111111111222222222223334333222222222222222211111111111&#13;&#10;    39mV : 111111111111111112222222222223344433322222222222222221111111111&#13;&#10;    37mV : 111111111111111112222222222233344443322222222222222222111111111&#13;&#10;    35mV : 111111111111111112222222222233445443332222222222222222111111111&#13;&#10;    33mV : 111111111111111122222222222333455544332222222222222222111111111&#13;&#10;    31mV : 111111111111111122222222222334456554333222222222222222211111111&#13;&#10;    28mV : 111111111111111122222222223334556654433322222222222222211111111&#13;&#10;    26mV : 111111111111111122222222223344567654433322222222222222211111111&#13;&#10;    24mV : 111111111111111122222222223345667765433332222222222222211111111&#13;&#10;    22mV : 111111111111111122222222233345677765443332222222222222221111111&#13;&#10;    20mV : 11111111111111112222222223344567--75543332222222222222221111111&#13;&#10;    18mV : 1111111111111111222222222334567:  76544333222222222222221111111&#13;&#10;    16mV : 1111111111111111222222223334567:   6544333222222222222221111111&#13;&#10;    14mV : 111111111111111122222222334456 :   6654333322222222222221111111&#13;&#10;    12mV : 111111111111111122222222334567 :   7654433322222222222221111111&#13;&#10;    10mV : 111111111111111122222223334567-+----655433332222222222221111111&#13;&#10;     8mV : 111111111111111122222223344577 :    765443332222222222221111111&#13;&#10;     6mV : 11111111111111112222222334567  :    765443332222222222221111111&#13;&#10;     4mV : 1111111111111111222222233456   :    765543332222222222221111111&#13;&#10;     2mV : 1111111111111111222222334456   :    :65543332222222222221111111&#13;&#10;     0mV : 1111111111111111222222334457---+----765443333222222222221111111&#13;&#10;    -2mV : 1111111111111111222222334457   :    765443332222222222221111111&#13;&#10;    -4mV : 1111111111111111222222233457   :   7655443332222222222221111111&#13;&#10;    -6mV : 11111111111111112222222334567  :  77654433332222222222221111111&#13;&#10;    -8mV : 11111111111111112222222334567  :   6654433332222222222221111111&#13;&#10;   -10mV : 11111111111111112222222334457--+--76554433332222222222221111111&#13;&#10;   -12mV : 11111111111111112222222333456  :  66544333322222222222221111111&#13;&#10;   -14mV : 111111111111111122222222334567 : 765544333322222222222221111111&#13;&#10;   -16mV : 111111111111111122222222334457 : 765443333222222222222221111111&#13;&#10;   -18mV : 1111111111111111222222222334567: 665443333222222222222221111111&#13;&#10;   -20mV : 1111111111111111122222222334567+7655433332222222222222221111111&#13;&#10;   -22mV : 111111111111111112222222233445777654433332222222222222211111111&#13;&#10;   -24mV : 111111111111111112222222223345676554433322222222222222211111111&#13;&#10;   -26mV : 111111111111111112222222223345666544333322222222222222211111111&#13;&#10;   -28mV : 111111111111111112222222223344565544333222222222222222211111111&#13;&#10;   -31mV : 111111111111111112222222222334555443332222222222222222211111111&#13;&#10;   -33mV : 111111111111111112222222222334455443332222222222222222111111111&#13;&#10;   -35mV : 111111111111111112222222222233444433322222222222222222111111111&#13;&#10;   -37mV : 111111111111111111222222222233444433322222222222222222111111111&#13;&#10;   -39mV : 111111111111111111222222222223344333222222222222222221111111111&#13;&#10;   -41mV : 111111111111111111122222222223333333222222222222222221111111111&#13;&#10;   -43mV : 111111111111111111112222222222333332222222222222222211111111111&#13;&#10;   -45mV : 111111111111111111111222222222333322222222222222222111111111111&#13;&#10;   -47mV : 111111111111111111111222222222233322222222222222221111111111111&#13;&#10;   -49mV : 111111111111111111111112222222222222222222222222111111111111111&#13;&#10;   -51mV : 111111111111111111111111222222222222222222222221111111111111111&#13;&#10;   -53mV : 111111111111111111111111122222222222222222222111111111111111111&#13;&#10;   -55mV : 111111111111111111111111112222222222222222211111111111111111111&#13;&#10;   -57mV : 111111111111111111111111111122222222222221111111111111111111111&#13;&#10;   -60mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111221111111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111222222221111111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111122222221111111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111122222222222222222221111111111111111111111&#13;&#10;   -74mV : 111111111111111111122222222222222222222222222222111111111111111&#13;&#10;   -76mV : 111111111111111111222222222222222222222222222222221111111111111&#13;&#10;   -78mV : 111111111111111111222222222222222222222222222222222111111111111&#13;&#10;   -80mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;   -82mV : 111111111111111112222222222222333322222222222222222221111111111&#13;&#10;   -84mV : 111111111111111112222222222223333332222222222222222221111111111&#13;&#10;   -86mV : 111111111111111112222222222233333332222222222222222222111111111&#13;&#10;   -89mV : 111111111111111112222222222233334333222222222222222222111111111&#13;&#10;   -91mV : 111111111111111112222222222333444433322222222222222222111111111&#13;&#10;   -93mV : 111111111111111112222222223334444443322222222222222222111111111&#13;&#10;   -95mV : 111111111111111112222222223334455443332222222222222222111111111&#13;&#10;   -97mV : 111111111111111112222222233344555544332222222222222222211111111&#13;&#10;   -99mV : 111111111111111112222222233445566554333222222222222222211111111&#13;&#10;  -101mV : 111111111111111112222222233445566544333222222222222222211111111&#13;&#10;  -103mV : 111111111111111112222222333445666654433322222222222222211111111&#13;&#10;  -105mV : 111111111111111122222222334456677654433322222222222222211111111&#13;&#10;  -107mV : 11111111111111112222222333445677 765433332222222222222211111111&#13;&#10;  -109mV : 1111111111111111222222233445667: 765443332222222222222211111111&#13;&#10;  -111mV : 111111111111111122222223344567 :  75543333222222222222211111111&#13;&#10;  -113mV : 11111111111111112222222334567--+--76544333222222222222211111111&#13;&#10;  -115mV : 11111111111111112222223334567  :   6554333222222222222211111111&#13;&#10;  -118mV : 11111111111111112222222344577  :   7654333322222222222211111111&#13;&#10;  -120mV : 1111111111111111222222233457   :   7654433322222222222211111111&#13;&#10;  -122mV : 1111111111111111222222233457   :   7654433322222222222211111111&#13;&#10;  -124mV : 1111111111111111222222233456---+--76554333322222222222111111111&#13;&#10;  -126mV : 11111111111111112222222334567  :  76544333322222222222111111111&#13;&#10;  -128mV : 11111111111111112222222334567  :  65544333222222222222111111111&#13;&#10;  -130mV : 11111111111111112222222233457  : 765443333222222222222111111111&#13;&#10;  -132mV : 11111111111111112222222233456  : 665443333222222222222111111111&#13;&#10;  -134mV : 111111111111111122222222334567-+7655433333222222222222111111111&#13;&#10;  -136mV : 11111111111111112222222233456  :7655443333222222222222111111111&#13;&#10;  -138mV : 111111111111111122222222334467 :6654433332222222222221111111111&#13;&#10;  -140mV : 111111111111111122222222233456 76554333322222222222221111111111&#13;&#10;  -142mV : 111111111111111112222222233456766544333322222222222221111111111&#13;&#10;  -144mV : 111111111111111112222222233456765544333222222222222221111111111&#13;&#10;  -147mV : 111111111111111112222222223345655443333222222222222211111111111&#13;&#10;  -149mV : 111111111111111112222222223345655443333222222222222211111111111&#13;&#10;  -151mV : 111111111111111111222222223345654433332222222222222211111111111&#13;&#10;  -153mV : 111111111111111111222222223345554433332222222222222211111111111&#13;&#10;  -155mV : 111111111111111111122222222334544333322222222222222111111111111&#13;&#10;  -157mV : 111111111111111111122222222334444333222222222222222111111111111&#13;&#10;  -159mV : 111111111111111111122222222334444333222222222222222111111111111&#13;&#10;  -161mV : 111111111111111111112222222334443333222222222222221111111111111&#13;&#10;  -163mV : 111111111111111111112222222233443332222222222222221111111111111&#13;&#10;  -165mV : 111111111111111111111222222233333322222222222222211111111111111&#13;&#10;  -167mV : 111111111111111111111222222233333322222222222222111111111111111&#13;&#10;  -169mV : 111111111111111111111222222233333322222222222222111111111111111&#13;&#10;  -171mV : 111111111111111111111122222223333222222222222221111111111111111&#13;&#10;  -173mV : 111111111111111111111112222222332222222222222211111111111111111&#13;&#10;  -176mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;  -178mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;  -180mV : 111111111111111111111111222222222222222222221111111111111111111&#13;&#10;  -182mV : 111111111111111111111111122222222222222222111111111111111111111&#13;&#10;  -184mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;  -186mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;  -188mV : 111111111111111111111111111222222222222211111111111111111111111&#13;&#10;  -190mV : 111111111111111111111111111112222222221111111111111111111111111&#13;&#10;  -192mV : 111111111111111111111111111111112221111111111111111111111111111&#13;&#10;  -194mV : 111111111111111111111111111111112221111111111111111111111111111&#13;&#10;  -196mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -198mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -200mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -202mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 6&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       86C      (08) 85C    0x08   20.625,26.563GHz   000,173        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 6 (P4N ,BRx1:x1, 0x4404, 0x00_1b5d, 0,0, 01, 1,1) 1  1     0     0   ( 4,3, 4, 0) 28 -18  207 (   0,   +3, 4,  4,  3) ( x ,  3,  6,  1,  1,  1)    0   T(  4,-24,140,  0,  0,  0) (  0,  0,  0,  0)  2004.8  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 6 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 01 80 00 80 00 00 00 00 00 00 00 00 4e 50 00 00 00 &#13;&#10;0208 20 00 02 0c 8e 00 04 ff e8 00 8c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 ff ff 00 00 00 03 01 95 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1c 04 03 04 00 fe 3d 00 21 00 fc ff fe fe f8 03 01 01 00 fe ff 00 00 00 00 &#13;&#10;0256 03 03 03 03 06 06 06 06 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 00 00 &#13;&#10;0270 00 00 01 01 01 01 ff ff ff ff ff ff ff ff 01 01 01 01 00 00 00 00 ff ff ff ff &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02a4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 ee ff 00 02 03 06 00 00 00 05 ff 00 03 02 02 01 00 ff 00 01 05 &#13;&#10;02d8 09 00 00 07 05 00 05 02 02 01 04 06 04 fa 00 fd fd fc 01 02 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 01 01 1c 1c 00 04 02 03 01 01 &#13;&#10;030c 01 01 02 02 03 03 00 00 00 00 00 00 00 00 00 00 00 00 01 01 01 01 c2 c5 c5 c1 &#13;&#10;0326 ff 01 01 ff 00 00 00 00 00 00 00 00 00 00 00 00 3a 3c 3c 3b 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0d 0c &#13;&#10;035a 0c 0d 0f 0f 10 0f 01 01 01 01 01 01 01 01 01 01 01 01 0d 0d 0d 0d 0f 0f 0e 10 &#13;&#10;0374 14 13 14 13 01 01 01 01 01 01 01 01 01 01 01 01 0e 0e 0e 0f 02 04 02 00 00 03 &#13;&#10;038e ff 0c 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8832  0xf111  0xff01  0x1400  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8845  0x8e11  0xff01  0x1400  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8854  0x8e11  0xff01  0x1400  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8863  0x8d11  0xff01  0x1400  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 6 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 093f 0205 063f 0402 053d 0000 023f 0000 3a01 003c 0000 &#13;&#10;d010 0000 0000 0000 0021 0021 1111 1111 1111 1111 1111 0001 0100 0002 0004 0501 0000 &#13;&#10;d020 ffff ffff 0000 0000 ffff 1111 0000 1111 0000 0000 0705 0003 0003 3d06 0202 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0180 0000 0000 &#13;&#10;d040 6500 fff5 2c00 0009 e100 0000 5a00 fff4 f300 fffc 0021 fe3d 00ee 1c00 0000 0000 &#13;&#10;d050 000a c185 0001 1000 0000 8000 0000 0000 0000 0000 0000 0008 0000 0000 ee00 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 999b 969e 9048 e5fe 7004 1a96 1695 1f9d 003e 0000 cb81 0c63 0cc6 00c6 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 8689 5013 15a7 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0820 4000 c000 0112 039b 0106 0000 b012 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 88a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 0141 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d8a6 20de 5826 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01e8 008c 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0720 0000 0000 0001 0001 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0011 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0005 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0013 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 38b4 2000 00c0 0000 4b70 2000 8d63 0000 0000 0000 0000 0000 &#13;&#10;d210 0288 0000 0000 38b5 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0c63 0cc6 00c6 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 119c 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0006 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c007 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 03 d0 54 14 07 06 0c a0 00 00 06 24 08 00 56 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 00 00 01 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 02 00 02 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 6 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 e4 61 00 00 00 00 8e 0c 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 48 29 00 00 7c 09 00 00 00 00 00 00 a9 d3 13 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 51 01 83 ff 64 01 cd fe ff fe 1a 01 38 ff 71 ff 39 00 70 ff e2 ff a1 ff &#13;&#10;0068 ee ff d1 ff 85 ff 04 00 ed ff 28 00 69 ff 40 00 f5 ff 70 ff 50 00 3e ff 3e 01 &#13;&#10;0082 00 00 00 00 00 00 00 00 02 00 30 00 00 00 00 00 05 01 00 02 30 8a 00 00 d7 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 28 09 02 83 0a 01 00 00 00 07 07 01 00 00 01 03 01 00 &#13;&#10;00b6 3d fe 00 21 00 10 10 10 00 ee 5d 1c 04 00 00 00 00 00 03 00 00 00 00 00 04 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 04 00 0a 0a 00 00 00 00 02 00 01 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 09 06 07 07 00 00 01 00 00 ff f9 0d 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 02 9f 00 8e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 fd fc 01 02 05 00 05 02 02 01 04 06 04 fa 00 &#13;&#10;0138 fd ff 00 02 03 06 00 00 00 05 ff 00 03 02 02 01 00 ff 00 01 05 09 00 00 07 00 &#13;&#10;0152 00 00 00 03 03 03 03 06 06 06 06 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 &#13;&#10;016c 01 01 01 01 01 01 01 01 01 ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00 ff &#13;&#10;0186 ff ff ff 07 0c 09 0a 0b 10 0d 0e fc fd 02 04 01 00 02 01 fd ff 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 03 ff 0c 01 04 00 03 00 ff ff 04 02 &#13;&#10;01ba 00 00 00 00 02 0d 0c 0c 0d 0f 0f 10 0f 01 01 01 01 01 01 01 01 01 01 01 01 0d &#13;&#10;01d4 0d 0d 0d 0f 0f 0e 10 14 13 14 13 01 01 01 01 01 01 01 01 01 01 01 01 0e 0e 0e &#13;&#10;01ee 0f 04 02 03 01 01 01 01 02 02 03 03 00 00 00 00 00 00 00 00 00 00 00 00 01 01 &#13;&#10;0208 01 01 c2 c5 c5 c1 ff 01 01 ff 00 00 00 00 00 00 00 00 00 00 00 00 3a 3c 3c 3b &#13;&#10;0222 84 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 01 01 02 03 01 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 8f d8 fc ff 00 6d 12 00 00 00 00 00 fc c4 00 00 00 00 00 00 00 00 00 00 72 68 &#13;&#10;02be 16 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ae 58 30 00 13 6d f9 ff &#13;&#10;02d8 5f f1 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 6   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   202mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   200mV : 111111111111111111111111111112222222111111111111111111111111111&#13;&#10;   198mV : 111111111111111111111111111112222222211111111111111111111111111&#13;&#10;   196mV : 111111111111111111111111111222222222222111111111111111111111111&#13;&#10;   194mV : 111111111111111111111111112222222222222211111111111111111111111&#13;&#10;   192mV : 111111111111111111111111122222222222222211111111111111111111111&#13;&#10;   190mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;   188mV : 111111111111111111111111222222222222222222211111111111111111111&#13;&#10;   186mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;   184mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;   182mV : 111111111111111111111122222223332222222222222211111111111111111&#13;&#10;   180mV : 111111111111111111111122222223333222222222222221111111111111111&#13;&#10;   178mV : 111111111111111111111222222233333222222222222222111111111111111&#13;&#10;   176mV : 111111111111111111111222222233333322222222222222111111111111111&#13;&#10;   173mV : 111111111111111111111222222233433322222222222222211111111111111&#13;&#10;   171mV : 111111111111111111112222222334443332222222222222211111111111111&#13;&#10;   169mV : 111111111111111111122222222334443333222222222222221111111111111&#13;&#10;   167mV : 111111111111111111122222222334443332222222222222221111111111111&#13;&#10;   165mV : 111111111111111111122222222334544333222222222222222111111111111&#13;&#10;   163mV : 111111111111111111222222223344554433322222222222222111111111111&#13;&#10;   161mV : 111111111111111111222222223345655433322222222222222211111111111&#13;&#10;   159mV : 111111111111111111222222223345665443332222222222222211111111111&#13;&#10;   157mV : 111111111111111111222222223345665443332222222222222211111111111&#13;&#10;   155mV : 111111111111111112222222233445665443333222222222222221111111111&#13;&#10;   153mV : 111111111111111112222222233456776544333222222222222221111111111&#13;&#10;   151mV : 111111111111111112222222233456776544333322222222222221111111111&#13;&#10;   149mV : 111111111111111122222222233457 :7654433322222222222221111111111&#13;&#10;   147mV : 111111111111111122222222233456 :7654433322222222222221111111111&#13;&#10;   144mV : 111111111111111122222222334467-+7654433332222222222222111111111&#13;&#10;   142mV : 11111111111111112222222233456  : 765443332222222222222111111111&#13;&#10;   140mV : 11111111111111112222222233456  : 765443333222222222222111111111&#13;&#10;   138mV : 11111111111111112222222233456  :  75543333222222222222111111111&#13;&#10;   136mV : 11111111111111112222222334567  :  76544333322222222222211111111&#13;&#10;   134mV : 11111111111111112222222334567--+--76544333322222222222211111111&#13;&#10;   132mV : 11111111111111112222222334567  :   6554333322222222222211111111&#13;&#10;   130mV : 1111111111111111222222233456   :   7654433322222222222211111111&#13;&#10;   128mV : 1111111111111111222222233457   :   7654433322222222222211111111&#13;&#10;   126mV : 1111111111111111222222334457   :   7654433322222222222211111111&#13;&#10;   124mV : 1111111111111111222222334567---+---7654333322222222222211111111&#13;&#10;   122mV : 1111111111111111222222334456   :  76544333322222222222211111111&#13;&#10;   120mV : 1111111111111111222222334457   :   6544333322222222222211111111&#13;&#10;   118mV : 11111111111111112222223344567  :  76544333222222222222211111111&#13;&#10;   115mV : 11111111111111112222223334567  :  65543333222222222222211111111&#13;&#10;   113mV : 111111111111111122222223344567-+-765443332222222222222211111111&#13;&#10;   111mV : 111111111111111122222223334567 : 765433332222222222222211111111&#13;&#10;   109mV : 111111111111111122222223334456777654433322222222222222211111111&#13;&#10;   107mV : 111111111111111112222222333456677654433322222222222222211111111&#13;&#10;   105mV : 111111111111111112222222333455666554333222222222222222211111111&#13;&#10;   103mV : 111111111111111112222222233445666544333222222222222222211111111&#13;&#10;   101mV : 111111111111111112222222233344555543332222222222222222211111111&#13;&#10;    99mV : 111111111111111112222222233344555543332222222222222222211111111&#13;&#10;    97mV : 111111111111111112222222223334455443322222222222222222211111111&#13;&#10;    95mV : 111111111111111112222222222334444433322222222222222222211111111&#13;&#10;    93mV : 111111111111111112222222222333444433222222222222222222111111111&#13;&#10;    91mV : 111111111111111112222222222233343333222222222222222222111111111&#13;&#10;    89mV : 111111111111111112222222222223333332222222222222222222111111111&#13;&#10;    86mV : 111111111111111112222222222222333322222222222222222221111111111&#13;&#10;    84mV : 111111111111111111222222222222233222222222222222222221111111111&#13;&#10;    82mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;    80mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;    78mV : 111111111111111111122222222222222222222222222222221111111111111&#13;&#10;    76mV : 111111111111111111111122222222222222222222211111111111111111111&#13;&#10;    74mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;    72mV : 111111111111111111111111111112222221111111111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    62mV : 111111111111111111111111111122222222222211111111111111111111111&#13;&#10;    60mV : 111111111111111111111111111222222222222222211111111111111111111&#13;&#10;    57mV : 111111111111111111111111122222222222222222222111111111111111111&#13;&#10;    55mV : 111111111111111111111111222222222222222222222221111111111111111&#13;&#10;    53mV : 111111111111111111111112222222222222222222222222111111111111111&#13;&#10;    51mV : 111111111111111111111122222222223322222222222222221111111111111&#13;&#10;    49mV : 111111111111111111111222222222233332222222222222222111111111111&#13;&#10;    47mV : 111111111111111111112222222222333332222222222222222211111111111&#13;&#10;    45mV : 111111111111111111112222222222333333222222222222222221111111111&#13;&#10;    43mV : 111111111111111111122222222223334333322222222222222221111111111&#13;&#10;    41mV : 111111111111111111222222222223344433322222222222222222111111111&#13;&#10;    39mV : 111111111111111111222222222233344443332222222222222222111111111&#13;&#10;    37mV : 111111111111111112222222222233445443332222222222222222211111111&#13;&#10;    35mV : 111111111111111112222222222233455543333222222222222222211111111&#13;&#10;    33mV : 111111111111111112222222222334455544333222222222222222221111111&#13;&#10;    31mV : 111111111111111112222222222334556654333322222222222222221111111&#13;&#10;    28mV : 111111111111111112222222223334566654433322222222222222221111111&#13;&#10;    26mV : 111111111111111112222222223345567655433332222222222222221111111&#13;&#10;    24mV : 11111111111111111222222222334567 765443332222222222222221111111&#13;&#10;    22mV : 11111111111111111222222223344567  65443333222222222222222111111&#13;&#10;    20mV : 1111111111111111122222222334567+--76543333222222222222222111111&#13;&#10;    18mV : 1111111111111111122222222334567:  76544333322222222222222111111&#13;&#10;    16mV : 111111111111111112222222334456 :  76544333322222222222222111111&#13;&#10;    14mV : 111111111111111112222222334567 :   7654433332222222222222111111&#13;&#10;    12mV : 111111111111111112222222334567 :   7654433332222222222222111111&#13;&#10;    10mV : 11111111111111111222222334456--+----655443332222222222222111111&#13;&#10;     8mV : 11111111111111111222222334567  :    765443333222222222222111111&#13;&#10;     6mV : 11111111111111111222222334567  :    765443333222222222222111111&#13;&#10;     4mV : 11111111111111111222222334567  :    :65543333222222222222111111&#13;&#10;     2mV : 1111111111111111122222334457   :    :66544333222222222222111111&#13;&#10;     0mV : 1111111111111111122222334567---+----+76544333222222222222111111&#13;&#10;    -2mV : 1111111111111111122222334567   :    :66544333222222222222111111&#13;&#10;    -4mV : 1111111111111111122222334567   :    765443333222222222222111111&#13;&#10;    -6mV : 1111111111111111122222233457   :    765443333222222222222111111&#13;&#10;    -8mV : 1111111111111111122222233456   :   7655443333222222222222111111&#13;&#10;   -10mV : 11111111111111111222222334567--+---7654433332222222222222111111&#13;&#10;   -12mV : 11111111111111111222222334457  :   6654433332222222222222111111&#13;&#10;   -14mV : 11111111111111111222222233456  :  76554333332222222222222111111&#13;&#10;   -16mV : 111111111111111112222222334567 :  76544333322222222222222111111&#13;&#10;   -18mV : 111111111111111112222222334457 :  75544333322222222222222111111&#13;&#10;   -20mV : 111111111111111112222222233456-+-765443333222222222222222111111&#13;&#10;   -22mV : 1111111111111111122222222334567: 765443333222222222222222111111&#13;&#10;   -24mV : 11111111111111111222222223344667 655433332222222222222222111111&#13;&#10;   -26mV : 111111111111111112222222233345677654433332222222222222221111111&#13;&#10;   -28mV : 111111111111111112222222223345667654433322222222222222221111111&#13;&#10;   -31mV : 111111111111111112222222223344566554333322222222222222221111111&#13;&#10;   -33mV : 111111111111111112222222222334556544333222222222222222221111111&#13;&#10;   -35mV : 111111111111111112222222222334455543333222222222222222211111111&#13;&#10;   -37mV : 111111111111111112222222222233455443332222222222222222211111111&#13;&#10;   -39mV : 111111111111111112222222222233444433332222222222222222211111111&#13;&#10;   -41mV : 111111111111111111222222222233344433322222222222222222111111111&#13;&#10;   -43mV : 111111111111111111222222222223344333322222222222222222111111111&#13;&#10;   -45mV : 111111111111111111122222222223333333222222222222222221111111111&#13;&#10;   -47mV : 111111111111111111112222222222333333222222222222222221111111111&#13;&#10;   -49mV : 111111111111111111111222222222333332222222222222222211111111111&#13;&#10;   -51mV : 111111111111111111111122222222233322222222222222222111111111111&#13;&#10;   -53mV : 111111111111111111111112222222222222222222222222211111111111111&#13;&#10;   -55mV : 111111111111111111111111222222222222222222222222111111111111111&#13;&#10;   -57mV : 111111111111111111111111122222222222222222222211111111111111111&#13;&#10;   -60mV : 111111111111111111111111112222222222222222221111111111111111111&#13;&#10;   -62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -74mV : 111111111111111111111111111111222221111111111111111111111111111&#13;&#10;   -76mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;   -78mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;   -80mV : 111111111111111111122222222222222222222222222222211111111111111&#13;&#10;   -82mV : 111111111111111111222222222222222222222222222222222111111111111&#13;&#10;   -84mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;   -86mV : 111111111111111111222222222222233222222222222222222221111111111&#13;&#10;   -89mV : 111111111111111111222222222222333322222222222222222221111111111&#13;&#10;   -91mV : 111111111111111112222222222223333332222222222222222222111111111&#13;&#10;   -93mV : 111111111111111112222222222233333333222222222222222222111111111&#13;&#10;   -95mV : 111111111111111112222222222233344333222222222222222222111111111&#13;&#10;   -97mV : 111111111111111112222222222333444433322222222222222222111111111&#13;&#10;   -99mV : 111111111111111112222222223334444443322222222222222222211111111&#13;&#10;  -101mV : 111111111111111112222222223334444443322222222222222222211111111&#13;&#10;  -103mV : 111111111111111112222222223344555443332222222222222222211111111&#13;&#10;  -105mV : 111111111111111112222222233345555544333222222222222222211111111&#13;&#10;  -107mV : 111111111111111112222222233445566544333222222222222222211111111&#13;&#10;  -109mV : 111111111111111112222222333455666654333322222222222222211111111&#13;&#10;  -111mV : 111111111111111112222222334456677654433322222222222222211111111&#13;&#10;  -113mV : 111111111111111112222223334556777655433332222222222222211111111&#13;&#10;  -115mV : 111111111111111112222223344567 : 765443332222222222222211111111&#13;&#10;  -118mV : 11111111111111112222222334556  : 765443333222222222222211111111&#13;&#10;  -120mV : 11111111111111112222223334567  :  66543333222222222222211111111&#13;&#10;  -122mV : 11111111111111112222223334567  :  76544333222222222222211111111&#13;&#10;  -124mV : 1111111111111111222222334456---+--76544333222222222222211111111&#13;&#10;  -126mV : 1111111111111111222222334567   :   6554333322222222222211111111&#13;&#10;  -128mV : 1111111111111111222222334567   :   7654333322222222222211111111&#13;&#10;  -130mV : 1111111111111111222222334467   :   7654433322222222222211111111&#13;&#10;  -132mV : 1111111111111111222222233456   :   6654333322222222222211111111&#13;&#10;  -134mV : 1111111111111111222222233456---+--76544333322222222222211111111&#13;&#10;  -136mV : 1111111111111111222222233456   :  76544333322222222222211111111&#13;&#10;  -138mV : 11111111111111112222222334567  :  76544333322222222222211111111&#13;&#10;  -140mV : 11111111111111112222222334467  : 765543333222222222222111111111&#13;&#10;  -142mV : 11111111111111112222222233457  : 765443333222222222222111111111&#13;&#10;  -144mV : 11111111111111112222222233456--+7665443333222222222222111111111&#13;&#10;  -147mV : 11111111111111112222222233456  :7654433332222222222222111111111&#13;&#10;  -149mV : 111111111111111122222222334567 :7654433332222222222222111111111&#13;&#10;  -151mV : 111111111111111122222222334457 :6654433322222222222222111111111&#13;&#10;  -153mV : 111111111111111122222222233456 76544333322222222222221111111111&#13;&#10;  -155mV : 111111111111111112222222233456776544333222222222222221111111111&#13;&#10;  -157mV : 111111111111111112222222233456765543333222222222222221111111111&#13;&#10;  -159mV : 111111111111111112222222233456765443333222222222222221111111111&#13;&#10;  -161mV : 111111111111111112222222233345665443332222222222222221111111111&#13;&#10;  -163mV : 111111111111111112222222223345655433332222222222222211111111111&#13;&#10;  -165mV : 111111111111111111222222223345554433322222222222222211111111111&#13;&#10;  -167mV : 111111111111111111222222223344544333322222222222222111111111111&#13;&#10;  -169mV : 111111111111111111222222223344554333322222222222222111111111111&#13;&#10;  -171mV : 111111111111111111122222222334544333222222222222222111111111111&#13;&#10;  -173mV : 111111111111111111122222222334443332222222222222221111111111111&#13;&#10;  -176mV : 111111111111111111112222222233433332222222222222221111111111111&#13;&#10;  -178mV : 111111111111111111112222222233433332222222222222221111111111111&#13;&#10;  -180mV : 111111111111111111112222222233333322222222222222211111111111111&#13;&#10;  -182mV : 111111111111111111111222222233333222222222222222111111111111111&#13;&#10;  -184mV : 111111111111111111111222222223333222222222222221111111111111111&#13;&#10;  -186mV : 111111111111111111111122222223333222222222222221111111111111111&#13;&#10;  -188mV : 111111111111111111111122222223332222222222222211111111111111111&#13;&#10;  -190mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;  -192mV : 111111111111111111111111222222222222222222221111111111111111111&#13;&#10;  -194mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;  -196mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;  -198mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;  -200mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;  -202mV : 111111111111111111111111111222222222222111111111111111111111111&#13;&#10;  -205mV : 111111111111111111111111111112222222211111111111111111111111111&#13;&#10;  -207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -209mV : 111111111111111111111111111111112221111111111111111111111111111&#13;&#10;  -211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA ****&#13;&#10;Rev ID Letter  = 00&#13;&#10;Rev ID Process = 05&#13;&#10;Rev ID Model   = 26&#13;&#10;Rev ID Model   = 00&#13;&#10;Rev ID # Lanes = 8&#13;&#10;Core = 0; LANE = 7&#13;&#10;SERDES API Version         = A10720&#13;&#10;Common Ucode Version       = D003_0C&#13;&#10;AFE Hardware Version       = 0xA0&#13;&#10;&#13;&#10;SerDes type = blackhawk_tsc&#13;&#10;CORE RST_ST  PLL_PWDN  UC_ATV   COM_CLK   UCODE_VER  API_VER  AFE_VER   LIVE_TEMP   AVG_TMON   RESCAL     VCO_RATE     ANA_VCO_RANGE  PLL0_DIV PLL1_DIV PLL_LOCK PLL_COMP_THRESH&#13;&#10; 00  7,0,00    1,0       1     156.25MHz   D003_0C   A10720     0xa0       87C      (07) 86C    0x08   20.625,26.563GHz   000,173        66   ,   85      0 , 1   -450mV,-150mV &#13;&#10;&#13;&#10;LN (RX  , CDRxN , UC_CFG,   UC_STS,  RST, STP,PLL) SD LCK RXPPM CLK90  PF(M,L,H,R) VGA DCO P1mV     TP(0,1,2,3,4)           DFE(1,2,3,4,5,6)      TXPPM    TXEQ(n2,n1,m,p1,p2,p3)     EYE(L,R,U,D)   LINK_TIME   BER&#13;&#10; 7 (P4N ,BRx1:x1, 0x4404, 0x00_0000, 0,0, 01, 1,1) 1  1     0     0   ( 4,3, 4, 0) 27  -5  211 (   0,   +4, 4,  1,  3) ( x ,  3,  6,  0,  2,  0)    0   T(  4,-20,128,-16,  0,  0) (  0,  0,  0,  0)  1830.8  &#13;&#10;&#13;&#10;**** SERDES EXTENDED LANE DIAG DATA CORE 0 LANE 7 DUMP ****&#13;&#10;0000 01 01 08 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;001a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0068 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;009c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00b6 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;00ea 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0104 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0138 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0152 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0186 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ba 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01d4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;01ee 00 00 00 00 00 00 00 00 00 01 80 00 80 00 00 00 00 00 00 00 00 47 84 00 00 00 &#13;&#10;0208 20 00 02 0c d6 00 04 ff ec 00 80 ff f0 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0222 00 00 00 ff ff 00 00 ff fe 00 10 01 05 08 00 08 01 00 01 06 01 01 01 01 02 10 &#13;&#10;023c 02 1b 04 03 04 00 fe 3d 00 21 00 00 01 04 02 f8 03 fd 03 fd 01 ff 00 00 00 00 &#13;&#10;0256 03 03 03 03 06 06 06 06 00 00 00 00 02 02 02 02 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 01 01 01 01 ff ff ff ff 00 00 00 00 00 00 00 00 ff ff ff ff &#13;&#10;028a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ff ff &#13;&#10;02a4 ff ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02be 00 00 00 00 00 fb 03 ff fd 05 ff ff 02 03 06 01 05 02 00 fd fb 01 02 07 fa ff &#13;&#10;02d8 00 fa ff 02 01 00 02 02 02 02 ff 01 04 05 fb 01 fe 06 ff ff 00 00 00 00 01 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 05 01 00 00 00 00 00 01 01 1c 1c 00 01 01 04 01 ff &#13;&#10;030c 00 02 03 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 ff 01 02 c1 c2 c1 c1 &#13;&#10;0326 fe ff fe fd 00 00 00 00 00 00 00 00 00 00 00 00 3a 3b 3b 3a 00 00 00 00 00 00 &#13;&#10;0340 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0d 0d &#13;&#10;035a 0d 0e 11 10 10 10 01 01 01 01 01 01 01 01 01 01 01 01 0e 0d 0d 0d 10 10 11 10 &#13;&#10;0374 16 14 16 15 01 01 01 01 01 01 01 01 01 01 01 01 10 10 11 10 00 04 02 00 00 03 &#13;&#10;038e 00 0c 01 00 00 &#13;&#10;**** END OF DATA DUMP ****&#13;&#10;&#13;&#10;========== End of SERDES EXTENDED LANE DIAG DATA ==================&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8850  0xe311  0xff01  0x3800  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8863  0x2e11  0xff01  0x3800  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8875  0xfb11  0xff01  0x3800  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;&#13;&#10;********************************************&#13;&#10;**** SERDES UC TRACE MEMORY DUMP ***********&#13;&#10;********************************************&#13;&#10;&#13;&#10;  DEBUG INFO: trace memory read index = 0x01f9&#13;&#10;  DEBUG INFO: trace memory size = 0x0200&#13;&#10;&#13;&#10;  0x8888  0xca11  0xff01  0x3800  0x0000  0x0000  0x0000  0x0000    0&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    16&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    32&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    48&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    64&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    80&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    96&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    112&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    128&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    144&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    160&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    176&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    192&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    208&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    224&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    240&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    256&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    272&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    288&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    304&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    320&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    336&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    352&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    368&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    384&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    400&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    416&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    432&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    448&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    464&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    480&#13;&#10;  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000  0x0000    496&#13;&#10;&#13;&#10;****  SERDES REGISTER CORE 0 LANE 7 DUMP    ****&#13;&#10;0090 0000 0000 0000 0000 0000 0000 0002 0001 0218 8a30 0218 8a30 0000 0000 0000 0000 &#13;&#10;d000 0000 0000 0000 0000 0000 0002 0006 3f03 0402 013e 3a07 3d01 3f3f 0502 0006 0000 &#13;&#10;d010 0000 0000 0000 0000 0000 2222 0000 0000 0000 0000 3f3a 3b05 023d 3b3f 023f 0000 &#13;&#10;d020 1111 ffff 0000 ffff ffff 0000 0000 0000 8888 0000 023f 0102 0305 0101 023f 0000 &#13;&#10;d030 0000 0000 0000 0000 0000 0000 4296 9002 0000 7fff 8000 0020 0000 0080 0000 0000 &#13;&#10;d040 1d00 fffe 3600 fffe 7f00 fffc e600 fff5 ae00 fffb 0021 fe3d 00fb 1b00 0000 0000 &#13;&#10;d050 000a c185 0001 1000 0000 8000 0000 0000 0000 0000 0000 0008 0000 0000 fb00 0000 &#13;&#10;d060 0028 0200 0087 1c1e 0000 35ad 340d 0100 0011 0000 0001 0080 0000 0000 3801 0000 &#13;&#10;d070 0f0d 0d15 72c8 1cf0 a001 8e0e 8b0c 9216 0006 0000 0703 0c63 0cc6 00c6 0000 0000 &#13;&#10;d080 000f 0073 0b90 0032 0000 0000 0000 000d 0000 0000 0510 0000 0000 0000 0000 0000 &#13;&#10;d090 0218 8830 0005 0006 1072 c822 5013 1b6f 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d0a0 7000 0000 0000 0100 0704 0080 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d0b0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d0c0 c210 1836 0240 8641 e700 0d20 4000 c000 a2a2 0391 0106 0000 b016 0000 0000 0000 &#13;&#10;d0d0 0040 0000 0000 0000 0000 0000 0000 0000 0000 c8a0 0000 0000 0000 0000 0000 0000 &#13;&#10;d0e0 1109 a008 3f22 0000 0000 0000 0000 0000 0151 0141 0000 0001 0002 0000 0000 0000 &#13;&#10;d0f0 0000 d6a3 20dd 5824 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d100 0366 0003 0000 0000 0271 0000 0000 8304 0000 0000 803c 0000 0000 0000 0000 0000 &#13;&#10;d120 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 ff00 0000 &#13;&#10;d130 c340 0000 0000 1004 01ec 0080 01f0 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d150 0000 0000 01f4 00c8 1770 01b8 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d160 8602 012a 000e 0721 0000 0000 0001 0001 0002 0000 8000 0000 0001 0000 0000 0000 &#13;&#10;d170 b000 000a 0002 0010 0000 0001 0000 0000 0002 0000 f628 0000 0000 0000 0000 0000 &#13;&#10;d190 0000 0101 0202 0303 0404 0505 0606 0707 0000 0000 0000 0040 0003 0035 0000 0000 &#13;&#10;d1a0 0000 0000 0000 0000 0003 0000 0000 0000 0006 0000 0000 0000 0000 4404 0000 0000 &#13;&#10;d1b0 0000 0000 0000 0000 0003 0000 0000 0000 0014 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1c0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1d0 c010 0001 0000 0000 0000 0000 0000 0001 0000 0000 0000 0010 0000 0000 0001 0000 &#13;&#10;d1e0 2110 f628 03a0 0080 000f 0000 0000 0000 0000 0000 0000 0000 0000 0001 0000 0000 &#13;&#10;d1f0 440c 0003 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d200 0001 c001 2010 0001 4e44 2000 00c0 0000 4b70 2000 ca88 0000 0000 0000 0000 0000 &#13;&#10;d210 0288 0000 0000 4e45 4d6e 1274 0000 0000 6d6e 0e01 400f 617f 0036 0010 0000 0000 &#13;&#10;d220 0000 0000 0000 0000 0000 0000 0000 8383 0700 0000 0000 0000 0000 0007 98d0 0000 &#13;&#10;d230 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d300 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d310 000c 00a3 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d400 0000 000c 004e 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d410 0000 0000 0000 0000 0c63 0cc6 00c6 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d420 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0001 119b 0000 &#13;&#10;d430 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;d440 0000 0000 0000 0000 0000 0000 0000 0000 0000 0200 0000 0000 0000 0000 0000 0000 &#13;&#10;ffd0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 001f 404d 0007 0000 &#13;&#10;d110 0200 8282 0004 0000 5377 2700 0000 2700 0000 0000 0000 0004 4001 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 8001 a80d 004e be07 0001 0000 0800 0001 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 4000 0000 0000 0000 0007 0001 0000 0000 0000 0062 0000 0000 &#13;&#10;d110 02f0 8002 0006 0000 5077 2700 0000 2700 0000 82a6 0000 0000 6b60 0000 0000 0000 &#13;&#10;d140 c808 c8ff ff01 0000 a80d 004e bf07 0000 7f00 08ad c007 0000 0000 0000 0000 0000 &#13;&#10;d180 0000 0000 0000 0000 2000 0000 0000 0000 0000 0000 0000 0000 0000 00c1 0000 0000 &#13;&#10;d240 0001 8001 0000 0003 0000 000e 0002 0000 0000 0000 0000 0000 0000 0000 0000 0000 &#13;&#10;**** SERDES UC CORE 0 RAM VARIABLE DUMP ****&#13;&#10;0000 62 00 c1 00 00 00 03 d0 67 14 08 06 0c a0 00 00 06 24 08 00 56 00 fa ff de ff &#13;&#10;001a 00 00 00 01 02 03 04 05 06 07 28 fc 02 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0034 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 0 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 1 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 01 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 2 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 02 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 MICRO 3 RAM VARIABLE DUMP ****&#13;&#10;0000 00 00 ff 01 ff 01 00 00 00 00 03 00 00 00 00 00 &#13;&#10;**** SERDES UC CORE 0 LANE 7 RAM VARIABLE DUMP ****&#13;&#10;0000 04 44 09 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 02 10 02 00 00 00 00 01 &#13;&#10;001a 00 00 65 59 00 00 00 00 d6 0c 00 00 00 17 ff ff ff ff 00 00 00 00 00 00 00 00 &#13;&#10;0034 bf 28 00 00 68 09 00 00 00 00 00 00 76 f1 37 01 00 00 00 00 00 00 00 00 00 00 &#13;&#10;004e 00 00 a2 00 59 00 7a ff 14 01 87 fe 50 00 fb ff f5 fe 38 00 e8 ff 85 ff cd ff &#13;&#10;0068 25 00 f5 ff 69 ff 0d 00 e4 ff 15 00 9e ff 08 00 01 00 1a 00 e3 ff ea ff 3b 00 &#13;&#10;0082 00 00 00 00 00 00 00 00 01 00 13 00 00 00 00 00 fd 00 00 02 30 8a 00 01 c7 30 &#13;&#10;009c 00 00 e9 81 00 00 00 00 fb 00 02 83 0a 01 00 00 00 07 07 01 00 00 01 03 01 00 &#13;&#10;00b6 3d fe 00 21 00 10 10 10 00 fb 5d 1b 04 00 00 00 00 00 03 00 00 00 00 00 04 00 &#13;&#10;00d0 00 00 00 00 00 00 00 00 01 01 02 00 0a 0a 00 00 00 00 02 00 01 00 7f 01 00 01 &#13;&#10;00ea 00 00 00 00 00 00 00 01 07 06 06 00 00 01 00 00 00 fb 0b 00 00 0a 0a 0a 14 00 &#13;&#10;0104 0c 00 1c 9f 00 71 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;011e 00 00 00 00 00 00 00 00 00 00 00 fe 06 ff ff 01 00 02 02 02 02 ff 01 04 05 fb &#13;&#10;0138 01 03 ff fd 05 ff ff 02 03 06 01 05 02 00 fd fb 01 02 07 fa ff 00 fa ff 02 00 &#13;&#10;0152 00 00 00 03 03 03 03 06 06 06 06 00 00 00 00 02 02 02 02 00 00 00 00 00 00 00 &#13;&#10;016c 00 00 00 00 00 00 00 00 00 01 01 01 01 ff ff ff ff 00 00 00 00 ff ff ff ff ff &#13;&#10;0186 ff ff ff 07 08 09 0a 0b 0c 15 0e fe fd 08 04 02 fe 02 fe 01 ff 00 00 00 00 0a &#13;&#10;01a0 00 83 00 00 00 06 08 08 00 00 00 00 00 00 03 00 0c 01 04 00 fe ff ff ff 04 02 &#13;&#10;01ba 00 00 00 00 00 0d 0d 0d 0e 11 10 10 10 01 01 01 01 01 01 01 01 01 01 01 01 0e &#13;&#10;01d4 0d 0d 0d 10 10 11 10 16 14 16 15 01 01 01 01 01 01 01 01 01 01 01 01 10 10 11 &#13;&#10;01ee 10 01 01 04 01 ff 00 02 03 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 ff &#13;&#10;0208 01 02 c1 c2 c1 c1 fe ff fe fd 00 00 00 00 00 00 00 00 00 00 00 00 3a 3b 3b 3a &#13;&#10;0222 84 00 c3 c3 c3 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;023c 00 00 00 00 2c 2c a8 00 00 00 00 00 00 00 00 00 00 00 88 13 88 13 04 14 00 00 &#13;&#10;0256 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0270 00 00 00 00 00 00 00 00 00 00 01 00 01 00 03 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;028a 00 00 00 00 14 18 00 00 00 00 00 00 00 00 00 00 00 00 a0 86 01 00 00 00 00 00 &#13;&#10;02a4 f3 d5 fe ff 80 f8 30 00 00 00 00 00 93 fd 00 00 00 00 00 00 00 00 00 00 3e d4 &#13;&#10;02be fc ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 49 87 a0 ff 8e b7 a0 ff &#13;&#10;02d8 1f 23 ff ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;02f2 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;030c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;0326 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 &#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 7   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   202mV : 111111111111111111111111111111112221111111111111111111111111111&#13;&#10;   200mV : 111111111111111111111111111122222222221111111111111111111111111&#13;&#10;   198mV : 111111111111111111111111111122222222211111111111111111111111111&#13;&#10;   196mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;   194mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;   192mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;   190mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;   188mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;   186mV : 111111111111111111111112222222332222222222222111111111111111111&#13;&#10;   184mV : 111111111111111111111112222222332222222222222111111111111111111&#13;&#10;   182mV : 111111111111111111111122222223333222222222222211111111111111111&#13;&#10;   180mV : 111111111111111111111122222223333222222222222221111111111111111&#13;&#10;   178mV : 111111111111111111111222222233333322222222222222111111111111111&#13;&#10;   176mV : 111111111111111111111222222233333322222222222222111111111111111&#13;&#10;   173mV : 111111111111111111111222222233433332222222222222211111111111111&#13;&#10;   171mV : 111111111111111111112222222233443332222222222222221111111111111&#13;&#10;   169mV : 111111111111111111122222222334444333222222222222221111111111111&#13;&#10;   167mV : 111111111111111111122222222334444333222222222222221111111111111&#13;&#10;   165mV : 111111111111111111122222222334554333222222222222222111111111111&#13;&#10;   163mV : 111111111111111111222222222334554433322222222222222111111111111&#13;&#10;   161mV : 111111111111111111222222223345555433332222222222222211111111111&#13;&#10;   159mV : 111111111111111112222222223345665443332222222222222211111111111&#13;&#10;   157mV : 111111111111111112222222223345665443332222222222222211111111111&#13;&#10;   155mV : 111111111111111112222222223345665543333222222222222211111111111&#13;&#10;   153mV : 111111111111111112222222233445666544333222222222222221111111111&#13;&#10;   151mV : 111111111111111122222222233456776544333322222222222221111111111&#13;&#10;   149mV : 111111111111111122222222233456 :6654433322222222222221111111111&#13;&#10;   147mV : 1111111111111111222222222334567:6654433322222222222221111111111&#13;&#10;   144mV : 111111111111111122222222333457-+7654433332222222222222111111111&#13;&#10;   142mV : 111111111111111122222222334467 : 655443332222222222222111111111&#13;&#10;   140mV : 111111111111111122222222334567 : 765443333222222222222111111111&#13;&#10;   138mV : 11111111111111112222222233456  : 765543333222222222222111111111&#13;&#10;   136mV : 11111111111111112222222334457  :  76544333322222222222111111111&#13;&#10;   134mV : 11111111111111112222222334457--+--76544333322222222222111111111&#13;&#10;   132mV : 11111111111111112222222334567  :  76544333322222222222111111111&#13;&#10;   130mV : 11111111111111112222222334567  :  76554433322222222222211111111&#13;&#10;   128mV : 1111111111111111222222233456   :   7654433322222222222211111111&#13;&#10;   126mV : 1111111111111111222222334457   :   7654433322222222222211111111&#13;&#10;   124mV : 1111111111111111222222334467---+---7654433322222222222211111111&#13;&#10;   122mV : 1111111111111111222222334567   :   7654433322222222222211111111&#13;&#10;   120mV : 1111111111111111222222334567   :   7654433322222222222211111111&#13;&#10;   118mV : 1111111111111111222222334567   :  76554333322222222222211111111&#13;&#10;   115mV : 1111111111111111222222334456   :  76544333322222222222211111111&#13;&#10;   113mV : 11111111111111112222223334567--+--75543333222222222222211111111&#13;&#10;   111mV : 11111111111111112222222334457  : 765443333222222222222211111111&#13;&#10;   109mV : 11111111111111112222222333456  : 765443332222222222222211111111&#13;&#10;   107mV : 111111111111111122222223334567 : 654433332222222222222211111111&#13;&#10;   105mV : 111111111111111122222222334456 :7654433322222222222222211111111&#13;&#10;   103mV : 1111111111111111222222223334567+7654333322222222222222211111111&#13;&#10;   101mV : 111111111111111122222222233445676544333222222222222222211111111&#13;&#10;    99mV : 111111111111111122222222233445676544333222222222222222211111111&#13;&#10;    97mV : 111111111111111122222222233345666543332222222222222222211111111&#13;&#10;    95mV : 111111111111111122222222223344565443332222222222222222211111111&#13;&#10;    93mV : 111111111111111112222222223334555443322222222222222222211111111&#13;&#10;    91mV : 111111111111111112222222222334454433322222222222222222111111111&#13;&#10;    89mV : 111111111111111112222222222233444333222222222222222222111111111&#13;&#10;    86mV : 111111111111111112222222222233344333222222222222222222111111111&#13;&#10;    84mV : 111111111111111112222222222223333332222222222222222222111111111&#13;&#10;    82mV : 111111111111111112222222222222333322222222222222222221111111111&#13;&#10;    80mV : 111111111111111112222222222222333222222222222222222221111111111&#13;&#10;    78mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;    76mV : 111111111111111111222222222222222222222222222222222111111111111&#13;&#10;    74mV : 111111111111111111112222222222222222222222222222211111111111111&#13;&#10;    72mV : 111111111111111111111111122222222222222222111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111112222222111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111112222222111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    62mV : 111111111111111111111111111111122211111111111111111111111111111&#13;&#10;    60mV : 111111111111111111111111111122222222221111111111111111111111111&#13;&#10;    57mV : 111111111111111111111111111222222222222211111111111111111111111&#13;&#10;    55mV : 111111111111111111111111122222222222222222211111111111111111111&#13;&#10;    53mV : 111111111111111111111111222222222222222222222111111111111111111&#13;&#10;    51mV : 111111111111111111111112222222222222222222222221111111111111111&#13;&#10;    49mV : 111111111111111111111112222222223322222222222222111111111111111&#13;&#10;    47mV : 111111111111111111111222222222233332222222222222221111111111111&#13;&#10;    45mV : 111111111111111111111222222222333332222222222222222111111111111&#13;&#10;    43mV : 111111111111111111112222222222333333222222222222222211111111111&#13;&#10;    41mV : 111111111111111111122222222223334433222222222222222211111111111&#13;&#10;    39mV : 111111111111111111222222222223344433322222222222222221111111111&#13;&#10;    37mV : 111111111111111112222222222233344443322222222222222222111111111&#13;&#10;    35mV : 111111111111111112222222222233445543332222222222222222111111111&#13;&#10;    33mV : 111111111111111112222222222333455544332222222222222222111111111&#13;&#10;    31mV : 111111111111111122222222222334556544333222222222222222211111111&#13;&#10;    28mV : 111111111111111122222222222334566654333222222222222222211111111&#13;&#10;    26mV : 111111111111111122222222223344567654433322222222222222211111111&#13;&#10;    24mV : 111111111111111122222222223345677655433322222222222222221111111&#13;&#10;    22mV : 11111111111111112222222223334567 765443332222222222222221111111&#13;&#10;    20mV : 1111111111111111222222222334557+-765443332222222222222221111111&#13;&#10;    18mV : 1111111111111111222222222334567:  76543333222222222222221111111&#13;&#10;    16mV : 111111111111111122222222333456 :  76544333222222222222221111111&#13;&#10;    14mV : 111111111111111122222222334557 :  76544333322222222222221111111&#13;&#10;    12mV : 111111111111111122222222334567 :   7654433322222222222222111111&#13;&#10;    10mV : 11111111111111112222222333456--+---7654433332222222222222111111&#13;&#10;     8mV : 11111111111111112222222334457  :   7654433332222222222222111111&#13;&#10;     6mV : 1111111111111111222222233456   :    665443332222222222222111111&#13;&#10;     4mV : 11111111111111112222223334567  :    765443333222222222222111111&#13;&#10;     2mV : 1111111111111111222222334457   :    :65543333222222222222111111&#13;&#10;     0mV : 1111111111111111222222334567---+----+76544333222222222222111111&#13;&#10;    -2mV : 1111111111111111222222334567   :    :76544333222222222222111111&#13;&#10;    -4mV : 111111111111111122222233456    :    :76544333222222222222111111&#13;&#10;    -6mV : 111111111111111122222233456    :    765544333222222222222111111&#13;&#10;    -8mV : 1111111111111111222222334567   :    765543333222222222222111111&#13;&#10;   -10mV : 1111111111111111222222334567---+----765443333222222222222111111&#13;&#10;   -12mV : 11111111111111112222223344577  :   7655443333222222222222111111&#13;&#10;   -14mV : 1111111111111111222222333456   :   7654433333222222222222111111&#13;&#10;   -16mV : 11111111111111112222222334567  :  77654433332222222222222111111&#13;&#10;   -18mV : 11111111111111112222222334467  :  76554433332222222222222111111&#13;&#10;   -20mV : 11111111111111112222222333456--+--76544333322222222222222111111&#13;&#10;   -22mV : 111111111111111122222222334567 :  76544333322222222222222111111&#13;&#10;   -24mV : 111111111111111122222222334567 :  65543333222222222222222111111&#13;&#10;   -26mV : 111111111111111122222222334457 : 765443333222222222222221111111&#13;&#10;   -28mV : 1111111111111111222222222334567: 655443332222222222222221111111&#13;&#10;   -31mV : 1111111111111111222222222334567+-654433332222222222222221111111&#13;&#10;   -33mV : 1111111111111111222222222334457:7654433322222222222222221111111&#13;&#10;   -35mV : 111111111111111122222222223345676554333322222222222222221111111&#13;&#10;   -37mV : 111111111111111122222222223345676544333222222222222222221111111&#13;&#10;   -39mV : 111111111111111122222222223344566544333222222222222222211111111&#13;&#10;   -41mV : 111111111111111122222222222334565443332222222222222222211111111&#13;&#10;   -43mV : 111111111111111122222222222334555443332222222222222222211111111&#13;&#10;   -45mV : 111111111111111112222222222233455433322222222222222222111111111&#13;&#10;   -47mV : 111111111111111112222222222233444433322222222222222222111111111&#13;&#10;   -49mV : 111111111111111111222222222223344333222222222222222221111111111&#13;&#10;   -51mV : 111111111111111111222222222223344333222222222222222221111111111&#13;&#10;   -53mV : 111111111111111111122222222223333332222222222222222211111111111&#13;&#10;   -55mV : 111111111111111111112222222222333332222222222222222111111111111&#13;&#10;   -57mV : 111111111111111111111122222222233322222222222222221111111111111&#13;&#10;   -60mV : 111111111111111111111122222222233222222222222222211111111111111&#13;&#10;   -62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -74mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -76mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -78mV : 111111111111111111111111111111222111111111111111111111111111111&#13;&#10;   -80mV : 111111111111111111111111112222222222221111111111111111111111111&#13;&#10;   -82mV : 111111111111111111111222222222222222222222111111111111111111111&#13;&#10;   -84mV : 111111111111111111222222222222222222222222222222111111111111111&#13;&#10;   -86mV : 111111111111111112222222222222222222222222222222222111111111111&#13;&#10;   -89mV : 111111111111111112222222222222233222222222222222222211111111111&#13;&#10;   -91mV : 111111111111111112222222222222333322222222222222222221111111111&#13;&#10;   -93mV : 111111111111111112222222222223333322222222222222222222111111111&#13;&#10;   -95mV : 111111111111111122222222222233343332222222222222222222111111111&#13;&#10;   -97mV : 111111111111111122222222222333444333222222222222222222111111111&#13;&#10;   -99mV : 111111111111111122222222222334444433222222222222222222111111111&#13;&#10;  -101mV : 111111111111111122222222222334444433222222222222222222111111111&#13;&#10;  -103mV : 111111111111111122222222223334555433322222222222222222211111111&#13;&#10;  -105mV : 111111111111111122222222223345565443322222222222222222211111111&#13;&#10;  -107mV : 111111111111111122222222233445666543332222222222222222211111111&#13;&#10;  -109mV : 111111111111111122222222233455676544332222222222222222211111111&#13;&#10;  -111mV : 111111111111111122222222333456777654333222222222222222211111111&#13;&#10;  -113mV : 111111111111111122222223334556-+7654433222222222222222211111111&#13;&#10;  -115mV : 111111111111111122222223344567 : 655433322222222222222211111111&#13;&#10;  -118mV : 111111111111111122222223345567 : 765433332222222222222211111111&#13;&#10;  -120mV : 11111111111111112222223334567  : 765443332222222222222211111111&#13;&#10;  -122mV : 11111111111111112222223334567  :  65443332222222222222211111111&#13;&#10;  -124mV : 11111111111111122222223344567--+--76543333222222222222211111111&#13;&#10;  -126mV : 1111111111111112222222334567   :  76544333222222222222211111111&#13;&#10;  -128mV : 111111111111111222222233456    :   6544333222222222222211111111&#13;&#10;  -130mV : 111111111111111222222233456    :   7654333322222222222211111111&#13;&#10;  -132mV : 111111111111111222222233456    :   7654433322222222222211111111&#13;&#10;  -134mV : 1111111111111112222222334567---+---7654433322222222222211111111&#13;&#10;  -136mV : 1111111111111112222222334567   :   7654433322222222222211111111&#13;&#10;  -138mV : 1111111111111112222222334567   :   7654433322222222222211111111&#13;&#10;  -140mV : 1111111111111112222222334457   :   6554433322222222222211111111&#13;&#10;  -142mV : 1111111111111112222222233456   :  76544333322222222222211111111&#13;&#10;  -144mV : 1111111111111112222222233456---+--76544333322222222222211111111&#13;&#10;  -147mV : 11111111111111122222222334467  : 765443333222222222222111111111&#13;&#10;  -149mV : 11111111111111122222222334457  : 765543333222222222222111111111&#13;&#10;  -151mV : 11111111111111122222222333457  : 765443333222222222222111111111&#13;&#10;  -153mV : 11111111111111122222222233456  :7655443333222222222222111111111&#13;&#10;  -155mV : 111111111111111222222222334567-+7654433332222222222222111111111&#13;&#10;  -157mV : 111111111111111222222222334567 :7654433332222222222222111111111&#13;&#10;  -159mV : 111111111111111122222222334467 :7654433332222222222222111111111&#13;&#10;  -161mV : 111111111111111122222222333457 76554333322222222222221111111111&#13;&#10;  -163mV : 111111111111111122222222233456776544333322222222222221111111111&#13;&#10;  -165mV : 111111111111111122222222233456765543333222222222222221111111111&#13;&#10;  -167mV : 111111111111111112222222233445665443332222222222222221111111111&#13;&#10;  -169mV : 111111111111111112222222233445665443332222222222222221111111111&#13;&#10;  -171mV : 111111111111111112222222223345655433332222222222222211111111111&#13;&#10;  -173mV : 111111111111111111222222223345554433322222222222222211111111111&#13;&#10;  -176mV : 111111111111111111222222223344544333222222222222222111111111111&#13;&#10;  -178mV : 111111111111111111222222223344554333322222222222222111111111111&#13;&#10;  -180mV : 111111111111111111122222222334544333222222222222222111111111111&#13;&#10;  -182mV : 111111111111111111122222222334443332222222222222221111111111111&#13;&#10;  -184mV : 111111111111111111112222222334443332222222222222221111111111111&#13;&#10;  -186mV : 111111111111111111112222222334443332222222222222221111111111111&#13;&#10;  -188mV : 111111111111111111112222222233433322222222222222211111111111111&#13;&#10;  -190mV : 111111111111111111111222222233333222222222222222111111111111111&#13;&#10;  -192mV : 111111111111111111111222222223333222222222222221111111111111111&#13;&#10;  -194mV : 111111111111111111111122222233333222222222222221111111111111111&#13;&#10;  -196mV : 111111111111111111111122222223332222222222222211111111111111111&#13;&#10;  -198mV : 111111111111111111111112222222322222222222222111111111111111111&#13;&#10;  -200mV : 111111111111111111111112222222322222222222222111111111111111111&#13;&#10;  -202mV : 111111111111111111111112222222222222222222221111111111111111111&#13;&#10;  -205mV : 111111111111111111111111222222222222222222111111111111111111111&#13;&#10;  -207mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;  -209mV : 111111111111111111111111122222222222222221111111111111111111111&#13;&#10;  -211mV : 111111111111111111111111112222222222222111111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111112222222211111111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111122222222221111111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111112221111111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;&#13;&#10;**** SERDES DISPLAY DIAG DATA END ****&#13;&#10;&#13;&#10;&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY LIST sfi pmd">PHY LIST sfi pmd</a></h5>
        <textarea cols='180' rows='5376' >Port sfi0(0xa0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi1(0xa0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi2(0xa0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi3(0xa0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi4(0xa0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi5(0xa0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi6(0xa0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi7(0xa0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi8(0xa1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi9(0xa1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi10(0xa1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi11(0xa1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi12(0xa1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi13(0xa1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi14(0xa1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi15(0xa1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi16(0xa2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi17(0xa2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi18(0xa2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi19(0xa2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi20(0xa2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi21(0xa2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi22(0xa2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi23(0xa2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi24(0xa3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi25(0xa3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi26(0xa3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi27(0xa3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi28(0xa3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi29(0xa3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi30(0xa3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi31(0xa3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi32(0xa4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi33(0xa4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi34(0xa4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi35(0xa4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi36(0xa4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi37(0xa4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi38(0xa4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi39(0xa4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi40(0xa5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi41(0xa5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi42(0xa5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi43(0xa5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi44(0xa5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi45(0xa5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi46(0xa5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi47(0xa5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi48(0xc0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi49(0xc0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi50(0xc0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi51(0xc0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi52(0xc0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi53(0xc0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi54(0xc0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi55(0xc0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi56(0xc1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi57(0xc1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi58(0xc1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi59(0xc1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi60(0xc1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi61(0xc1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi62(0xc1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi63(0xc1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi64(0xc2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi65(0xc2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi66(0xc2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi67(0xc2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi68(0xc2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi69(0xc2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi70(0xc2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi71(0xc2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi72(0xc3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi73(0xc3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi74(0xc3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi75(0xc3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi76(0xc3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi77(0xc3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi78(0xc3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi79(0xc3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi80(0xc4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi81(0xc4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi82(0xc4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi83(0xc4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi84(0xc4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi85(0xc4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi86(0xc4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi87(0xc4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi88(0xc5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi89(0xc5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi90(0xc5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi91(0xc5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi92(0xc5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi93(0xc5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi94(0xc5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi95(0xc5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi96(0xe0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi97(0xe0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi98(0xe0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi99(0xe0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi100(0xe0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi101(0xe0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi102(0xe0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi103(0xe0):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi104(0xe1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi105(0xe1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi106(0xe1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi107(0xe1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi108(0xe1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi109(0xe1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi110(0xe1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi111(0xe1):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi112(0xe2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi113(0xe2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi114(0xe2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi115(0xe2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi116(0xe2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi117(0xe2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi118(0xe2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi119(0xe2):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi120(0xe3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi121(0xe3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi122(0xe3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi123(0xe3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi124(0xe3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi125(0xe3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi126(0xe3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi127(0xe3):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi128(0xe4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi129(0xe4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi130(0xe4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi131(0xe4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi132(0xe4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi133(0xe4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi134(0xe4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi135(0xe4):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi136(0xe5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi137(0xe5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi138(0xe5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi139(0xe5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi140(0xe5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi141(0xe5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi142(0xe5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi143(0xe5):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi144(0x180):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi145(0x180):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi146(0x180):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi147(0x180):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi148(0x180):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi149(0x180):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi150(0x180):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi151(0x180):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi152(0x181):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi153(0x181):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi154(0x181):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi155(0x181):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi156(0x181):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi157(0x181):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi158(0x181):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi159(0x181):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi160(0x182):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi161(0x182):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi162(0x182):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi163(0x182):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi164(0x182):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi165(0x182):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi166(0x182):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi167(0x182):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi168(0x183):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi169(0x183):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi170(0x183):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi171(0x183):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi172(0x183):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi173(0x183):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi174(0x183):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi175(0x183):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi176(0x184):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi177(0x184):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi178(0x184):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi179(0x184):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi180(0x184):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi181(0x184):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi182(0x184):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi183(0x184):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi184(0x185):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi185(0x185):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi186(0x185):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi187(0x185):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi188(0x185):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi189(0x185):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi190(0x185):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Port sfi191(0x185):&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_CTLr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150)&#13;&#10;Address:  0x10096&#13;&#10;&#13;&#10;Name:     LNKTRNIT_BASE_R_PMD_STSr (LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151)&#13;&#10;Address:  0x10097&#13;&#10;&#13;&#10;Name:     DIG_RST_CTL_PMDr (DIG_COM_RESET_CONTROL_PMD)&#13;&#10;Address:  0x1d101&#13;&#10;&#13;&#10;Name:     TLB_RX_DBG_PMD_RX_LOCK_STSr (TLB_RX_DBG_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d166&#13;&#10;&#13;&#10;Name:     TLB_RX_UC_PMD_RX_LOCK_STSr (TLB_RX_UC_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d167&#13;&#10;&#13;&#10;Name:     TLB_RX_PMD_RX_LOCK_STSr (TLB_RX_PMD_RX_LOCK_STATUS)&#13;&#10;Address:  0x1d16c&#13;&#10;&#13;&#10;Name:     CORE_PLL_PMD_CORE_MODE_STSr (CORE_PLL_COM_PMD_CORE_MODE_STATUS)&#13;&#10;Address:  0x1d180&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY LIST 13 ctrl">PHY LIST 13 ctrl</a></h5>
        <textarea cols='180' rows='289' >Port sfi13(0xa1):&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_0Ar (DSC_A_TRNSUM_PAT_CTRL_0A)&#13;&#10;Address:  0x1d030&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_0Br (DSC_A_TRNSUM_PAT_CTRL_0B)&#13;&#10;Address:  0x1d031&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_1Ar (DSC_A_TRNSUM_PAT_CTRL_1A)&#13;&#10;Address:  0x1d032&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_1Br (DSC_A_TRNSUM_PAT_CTRL_1B)&#13;&#10;Address:  0x1d033&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_2Ar (DSC_A_TRNSUM_PAT_CTRL_2A)&#13;&#10;Address:  0x1d034&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_PAT_CTL_2Br (DSC_A_TRNSUM_PAT_CTRL_2B)&#13;&#10;Address:  0x1d035&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL1r (DSC_A_BLW_CTRL_1)&#13;&#10;Address:  0x1d036&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL2r (DSC_A_BLW_CTRL_2)&#13;&#10;Address:  0x1d037&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL3r (DSC_A_BLW_CTRL_3)&#13;&#10;Address:  0x1d038&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL4r (DSC_A_BLW_CTRL_4)&#13;&#10;Address:  0x1d039&#13;&#10;&#13;&#10;Name:     DSC_BLW_CTL5r (DSC_A_BLW_CTRL_5)&#13;&#10;Address:  0x1d03a&#13;&#10;&#13;&#10;Name:     DSC_UC_CTLr (DSC_A_DSC_UC_CTRL)&#13;&#10;Address:  0x1d03d&#13;&#10;&#13;&#10;Name:     DSC_TRNSUM_TAP_CTLr (DSC_C_TRNSUM_TAP_CTRL)&#13;&#10;Address:  0x1d056&#13;&#10;&#13;&#10;Name:     DSC_SLCRS_WRITE_CTLr (DSC_C_SLICERS_WRITE_CTRL)&#13;&#10;Address:  0x1d05b&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL0r (DSC_D_DSC_SM_CTRL_0)&#13;&#10;Address:  0x1d060&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL1r (DSC_D_DSC_SM_CTRL_1)&#13;&#10;Address:  0x1d061&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL2r (DSC_D_DSC_SM_CTRL_2)&#13;&#10;Address:  0x1d062&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL3r (DSC_D_DSC_SM_CTRL_3)&#13;&#10;Address:  0x1d063&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL4r (DSC_D_DSC_SM_CTRL_4)&#13;&#10;Address:  0x1d064&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL5r (DSC_D_DSC_SM_CTRL_5)&#13;&#10;Address:  0x1d065&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL6r (DSC_D_DSC_SM_CTRL_6)&#13;&#10;Address:  0x1d066&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL7r (DSC_D_DSC_SM_CTRL_7)&#13;&#10;Address:  0x1d067&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL8r (DSC_D_DSC_SM_CTRL_8)&#13;&#10;Address:  0x1d068&#13;&#10;&#13;&#10;Name:     DSC_SM_CTL9r (DSC_D_DSC_SM_CTRL_9)&#13;&#10;Address:  0x1d069&#13;&#10;&#13;&#10;Name:     RXTXCOM_OSR_MODE_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_OSR_MODE_CONTROL)&#13;&#10;Address:  0x1d0b0&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_CLK_RST_N_PWRDWN_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d0b1&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d0b3&#13;&#10;&#13;&#10;Name:     RXTXCOM_UC_ACK_LN_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_UC_ACK_LANE_CONTROL)&#13;&#10;Address:  0x1d0b5&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_RST_OCC_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL)&#13;&#10;Address:  0x1d0b6&#13;&#10;&#13;&#10;Name:     RXTXCOM_PLL_SEL_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_PLL_SELECT_CONTROL)&#13;&#10;Address:  0x1d0b7&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_DP_RST_ST_STSr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LANE_DP_RESET_STATE_STATUS)&#13;&#10;Address:  0x1d0b9&#13;&#10;&#13;&#10;Name:     RXTXCOM_MCST_MASK_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_MULTICAST_MASK_CONTROL)&#13;&#10;Address:  0x1d0ba&#13;&#10;&#13;&#10;Name:     RXTXCOM_OSR_MODE_STS_MC_MASKr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_OSR_MODE_STATUS_MC_MASK)&#13;&#10;Address:  0x1d0bb&#13;&#10;&#13;&#10;Name:     RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d0bc&#13;&#10;&#13;&#10;Name:     RXTXCOM_LN_S_RSTB_CTLr (RXTXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXTXCOM_LN_S_RSTB_CONTROL)&#13;&#10;Address:  0x1d0be&#13;&#10;&#13;&#10;Name:     SIGDET_CTL0r (SIGDET_SIGDET_CTRL_0)&#13;&#10;Address:  0x1d0e0&#13;&#10;&#13;&#10;Name:     SIGDET_CTL1r (SIGDET_SIGDET_CTRL_1)&#13;&#10;Address:  0x1d0e1&#13;&#10;&#13;&#10;Name:     SIGDET_CTL2r (SIGDET_SIGDET_CTRL_2)&#13;&#10;Address:  0x1d0e2&#13;&#10;&#13;&#10;Name:     AMS_PLL_PLL_INTCTLr (AMS_PLL_COM_PLL_INTCTRL)&#13;&#10;Address:  0x1d11b&#13;&#10;&#13;&#10;Name:     RX_LN_CLK_RST_N_PWRDWN_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d1a1&#13;&#10;&#13;&#10;Name:     RX_LN_AFE_RST_PWRDWN_CTL_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL)&#13;&#10;Address:  0x1d1a2&#13;&#10;&#13;&#10;Name:     RX_LN_RST_N_PWRDN_PIN_KILL_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d1a3&#13;&#10;&#13;&#10;Name:     RX_LN_DBG_RST_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_LANE_DEBUG_RESET_CONTROL)&#13;&#10;Address:  0x1d1a4&#13;&#10;&#13;&#10;Name:     RX_CLK_N_RST_DBG_CTLr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_CLOCK_N_RESET_DEBUG_CONTROL)&#13;&#10;Address:  0x1d1a7&#13;&#10;&#13;&#10;Name:     RX_PMD_LN_MODE_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1a8&#13;&#10;&#13;&#10;Name:     RX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (RX_CKRST_CTRL_8X_PLL2X_V1P0_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d1ac&#13;&#10;&#13;&#10;Name:     LN_CFG_FWAPI_DATA0r (RX_CKRST_CTRL_8X_PLL2X_V1P0_LANE_CFG_FWAPI_DATA0)&#13;&#10;Address:  0x1d1ad&#13;&#10;&#13;&#10;Name:     LN_CFG_FWAPI_DATA1r (RX_CKRST_CTRL_8X_PLL2X_V1P0_LANE_CFG_FWAPI_DATA1)&#13;&#10;Address:  0x1d1ae&#13;&#10;&#13;&#10;Name:     TX_LN_CLK_RST_N_PWRDWN_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d1b1&#13;&#10;&#13;&#10;Name:     TX_LN_AFE_RST_PWRDWN_CTL_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL)&#13;&#10;Address:  0x1d1b2&#13;&#10;&#13;&#10;Name:     TX_LN_RST_N_PWRDN_PIN_KILL_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d1b3&#13;&#10;&#13;&#10;Name:     TX_LN_DBG_RST_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_LANE_DEBUG_RESET_CONTROL)&#13;&#10;Address:  0x1d1b4&#13;&#10;&#13;&#10;Name:     TX_CLK_N_RST_DBG_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_CLOCK_N_RESET_DEBUG_CONTROL)&#13;&#10;Address:  0x1d1b7&#13;&#10;&#13;&#10;Name:     TX_PMD_LN_MODE_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_PMD_LANE_MODE_STATUS)&#13;&#10;Address:  0x1d1b8&#13;&#10;&#13;&#10;Name:     TX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d1bc&#13;&#10;&#13;&#10;Name:     TX_CLK_N_RST_MISC_CTLr (TX_CKRST_CTRL_8X_PLL2X_V1P0_TX_CLOCK_N_RESET_MISC_CONTROL)&#13;&#10;Address:  0x1d1bd&#13;&#10;&#13;&#10;Name:     RXCOM_OSR_MODE_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_OSR_MODE_CONTROL)&#13;&#10;Address:  0x1d1c0&#13;&#10;&#13;&#10;Name:     RXCOM_LN_CLK_RST_N_PWRDWN_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d1c1&#13;&#10;&#13;&#10;Name:     RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d1c3&#13;&#10;&#13;&#10;Name:     RXCOM_UC_ACK_LN_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_UC_ACK_LANE_CONTROL)&#13;&#10;Address:  0x1d1c5&#13;&#10;&#13;&#10;Name:     RXCOM_LN_RST_OCC_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL)&#13;&#10;Address:  0x1d1c6&#13;&#10;&#13;&#10;Name:     RXCOM_PLL_SEL_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_PLL_SELECT_CONTROL)&#13;&#10;Address:  0x1d1c7&#13;&#10;&#13;&#10;Name:     RXCOM_LN_DP_RST_ST_STSr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LANE_DP_RESET_STATE_STATUS)&#13;&#10;Address:  0x1d1c9&#13;&#10;&#13;&#10;Name:     RXCOM_MCST_MASK_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_MULTICAST_MASK_CONTROL)&#13;&#10;Address:  0x1d1ca&#13;&#10;&#13;&#10;Name:     RXCOM_OSR_MODE_STS_MC_MASKr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_OSR_MODE_STATUS_MC_MASK)&#13;&#10;Address:  0x1d1cb&#13;&#10;&#13;&#10;Name:     RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d1cc&#13;&#10;&#13;&#10;Name:     RXCOM_LN_S_RSTB_CTLr (RXCOM_CKRST_CTRL_8X_PLL2X_V1P0_RXCOM_LN_S_RSTB_CONTROL)&#13;&#10;Address:  0x1d1ce&#13;&#10;&#13;&#10;Name:     TXCOM_OSR_MODE_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_OSR_MODE_CONTROL)&#13;&#10;Address:  0x1d1d0&#13;&#10;&#13;&#10;Name:     TXCOM_LN_CLK_RST_N_PWRDWN_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL)&#13;&#10;Address:  0x1d1d1&#13;&#10;&#13;&#10;Name:     TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL)&#13;&#10;Address:  0x1d1d3&#13;&#10;&#13;&#10;Name:     TXCOM_UC_ACK_LN_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_UC_ACK_LANE_CONTROL)&#13;&#10;Address:  0x1d1d5&#13;&#10;&#13;&#10;Name:     TXCOM_LN_RST_OCC_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL)&#13;&#10;Address:  0x1d1d6&#13;&#10;&#13;&#10;Name:     TXCOM_PLL_SEL_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_PLL_SELECT_CONTROL)&#13;&#10;Address:  0x1d1d7&#13;&#10;&#13;&#10;Name:     TXCOM_LN_DP_RST_ST_STSr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LANE_DP_RESET_STATE_STATUS)&#13;&#10;Address:  0x1d1d9&#13;&#10;&#13;&#10;Name:     TXCOM_MCST_MASK_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_MULTICAST_MASK_CONTROL)&#13;&#10;Address:  0x1d1da&#13;&#10;&#13;&#10;Name:     TXCOM_OSR_MODE_STS_MC_MASKr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_OSR_MODE_STATUS_MC_MASK)&#13;&#10;Address:  0x1d1db&#13;&#10;&#13;&#10;Name:     TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS)&#13;&#10;Address:  0x1d1dc&#13;&#10;&#13;&#10;Name:     TXCOM_LN_S_RSTB_CTLr (TXCOM_CKRST_CTRL_8X_PLL2X_V1P0_TXCOM_LN_S_RSTB_CONTROL)&#13;&#10;Address:  0x1d1de&#13;&#10;&#13;&#10;Name:     DSC_RX_DFE_TAP2_CTLr (DSC_G_RX_DFE_TAP2_CTRL)&#13;&#10;Address:  0x1d414&#13;&#10;&#13;&#10;Name:     DSC_RX_DFE_TAP2_3_CTLr (DSC_G_RX_DFE_TAP2_3_CTRL)&#13;&#10;Address:  0x1d415&#13;&#10;&#13;&#10;Name:     DSC_RX_DFE_TAP3_CTLr (DSC_G_RX_DFE_TAP3_CTRL)&#13;&#10;Address:  0x1d416&#13;&#10;&#13;&#10;Name:     DSC_AUTO_DATA23_UPD_CTLr (DSC_H_AUTO_DATA23_UPDATE_CTRL)&#13;&#10;Address:  0x1d420&#13;&#10;&#13;&#10;Name:     DSC_AUTO_DATA14_UPD_CTLr (DSC_H_AUTO_DATA14_UPDATE_CTRL)&#13;&#10;Address:  0x1d421&#13;&#10;&#13;&#10;Name:     DSC_AUTO_DATA05_UPD_CTLr (DSC_H_AUTO_DATA05_UPDATE_CTRL)&#13;&#10;Address:  0x1d422&#13;&#10;&#13;&#10;Name:     DSC_AUTO_PHASE1_UPD_CTLr (DSC_H_AUTO_PHASE1_UPDATE_CTRL)&#13;&#10;Address:  0x1d423&#13;&#10;&#13;&#10;Name:     DSC_AUTO_PHASE02_UPD_CTLr (DSC_H_AUTO_PHASE02_UPDATE_CTRL)&#13;&#10;Address:  0x1d424&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXA_DFE_TAP2_UPD_CTLr (DSC_H_AUTO_RXA_DFE_TAP2_UPDATE_CTRL)&#13;&#10;Address:  0x1d425&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXB_DFE_TAP2_UPD_CTLr (DSC_H_AUTO_RXB_DFE_TAP2_UPDATE_CTRL)&#13;&#10;Address:  0x1d426&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXC_DFE_TAP2_UPD_CTLr (DSC_H_AUTO_RXC_DFE_TAP2_UPDATE_CTRL)&#13;&#10;Address:  0x1d427&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXD_DFE_TAP2_UPD_CTLr (DSC_H_AUTO_RXD_DFE_TAP2_UPDATE_CTRL)&#13;&#10;Address:  0x1d428&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXA_DFE_TAP3_UPD_CTLr (DSC_H_AUTO_RXA_DFE_TAP3_UPDATE_CTRL)&#13;&#10;Address:  0x1d429&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXB_DFE_TAP3_UPD_CTLr (DSC_H_AUTO_RXB_DFE_TAP3_UPDATE_CTRL)&#13;&#10;Address:  0x1d42a&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXC_DFE_TAP3_UPD_CTLr (DSC_H_AUTO_RXC_DFE_TAP3_UPDATE_CTRL)&#13;&#10;Address:  0x1d42b&#13;&#10;&#13;&#10;Name:     DSC_AUTO_RXD_DFE_TAP3_UPD_CTLr (DSC_H_AUTO_RXD_DFE_TAP3_UPDATE_CTRL)&#13;&#10;Address:  0x1d42c&#13;&#10;&#13;&#10;Name:     DSC_SLCR_DFE_TAPS_CTLr (DSC_H_SLICER_DFE_TAPS_CTRL)&#13;&#10;Address:  0x1d42d&#13;&#10;&#13;&#10;Name:     DSC_RX_PF_CTL_DC_OFFS_AND_VGAr (DSC_H_RX_PF_CTRL_DC_OFFSET_AND_VGA)&#13;&#10;Address:  0x1d42e&#13;&#10;</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Set sfi reg=DIG_RST_CTL_PMDr data=0x1">PHY Set sfi reg=DIG_RST_CTL_PMDr data=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Set 13 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB dt=0x1">PHY Set 13 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB dt=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Set 14 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB lane=0 pindx=0 dt=0x1">PHY Set 14 reg=DIG_RST_CTL_PMDr fld=CORE_S_RSTB lane=0 pindx=0 dt=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Set 1 reg=0xd101 data=0x1">PHY Set 1 reg=0xd101 data=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get sfi nz *pmd">PHY Get sfi nz *pmd</a></h5>
        <textarea cols='180' rows='3535' >Port sfi0(0xa0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0001&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi1(0xa0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0001&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi2(0xa0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0001&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi3(0xa0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0001&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi4(0xa0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0001&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi5(0xa0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0001&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi6(0xa0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0001&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi7(0xa0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0001&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi8(0xa1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi9(0xa1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi10(0xa1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi11(0xa1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi12(0xa1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi13(0xa1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi14(0xa1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi15(0xa1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi16(0xa2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi17(0xa2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi18(0xa2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi19(0xa2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi20(0xa2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi21(0xa2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi22(0xa2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi23(0xa2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi24(0xa3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi25(0xa3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi26(0xa3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi27(0xa3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi28(0xa3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi29(0xa3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi30(0xa3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi31(0xa3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi32(0xa4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi33(0xa4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi34(0xa4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi35(0xa4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi36(0xa4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi37(0xa4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi38(0xa4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi39(0xa4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi40(0xa5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi41(0xa5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi42(0xa5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi43(0xa5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi44(0xa5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi45(0xa5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi46(0xa5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi47(0xa5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi48(0xc0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi49(0xc0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi50(0xc0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi51(0xc0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi52(0xc0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi53(0xc0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi54(0xc0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi55(0xc0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi56(0xc1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi57(0xc1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi58(0xc1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi59(0xc1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi60(0xc1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi61(0xc1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi62(0xc1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi63(0xc1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi64(0xc2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi65(0xc2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi66(0xc2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi67(0xc2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi68(0xc2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi69(0xc2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi70(0xc2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi71(0xc2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi72(0xc3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi73(0xc3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi74(0xc3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi75(0xc3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi76(0xc3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi77(0xc3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi78(0xc3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi79(0xc3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi80(0xc4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi81(0xc4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi82(0xc4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi83(0xc4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi84(0xc4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi85(0xc4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi86(0xc4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi87(0xc4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi88(0xc5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi89(0xc5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi90(0xc5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi91(0xc5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi92(0xc5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi93(0xc5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi94(0xc5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi95(0xc5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi96(0xe0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi97(0xe0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi98(0xe0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi99(0xe0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi100(0xe0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi101(0xe0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi102(0xe0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi103(0xe0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi104(0xe1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi105(0xe1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi106(0xe1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi107(0xe1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi108(0xe1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi109(0xe1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi110(0xe1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi111(0xe1):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi112(0xe2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi113(0xe2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi114(0xe2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi115(0xe2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi116(0xe2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi117(0xe2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi118(0xe2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi119(0xe2):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi120(0xe3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi121(0xe3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi122(0xe3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi123(0xe3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi124(0xe3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi125(0xe3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi126(0xe3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi127(0xe3):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi128(0xe4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi129(0xe4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi130(0xe4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi131(0xe4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi132(0xe4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi133(0xe4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi134(0xe4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi135(0xe4):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi136(0xe5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi137(0xe5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi138(0xe5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi139(0xe5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi140(0xe5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi141(0xe5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi142(0xe5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi143(0xe5):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi144(0x180):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi145(0x180):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi146(0x180):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi147(0x180):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi148(0x180):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi149(0x180):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi150(0x180):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi151(0x180):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi152(0x181):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi153(0x181):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi154(0x181):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi155(0x181):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi156(0x181):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi157(0x181):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi158(0x181):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi159(0x181):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi160(0x182):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi161(0x182):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi162(0x182):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi163(0x182):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi164(0x182):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi165(0x182):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi166(0x182):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi167(0x182):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi168(0x183):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi169(0x183):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi170(0x183):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi171(0x183):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi172(0x183):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi173(0x183):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi174(0x183):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi175(0x183):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi176(0x184):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi177(0x184):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi178(0x184):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi179(0x184):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi180(0x184):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi181(0x184):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi182(0x184):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi183(0x184):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14&#13;&#10;Port sfi184(0x185):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0007&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x7&#13;&#10;Port sfi185(0x185):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;Port sfi186(0x185):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0001&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0009&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x9&#13;&#10;Port sfi187(0x185):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0002&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x2&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0010&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x10&#13;&#10;Port sfi188(0x185):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0003&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x3&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0011&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x11&#13;&#10;Port sfi189(0x185):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0004&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x4&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0012&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x12&#13;&#10;Port sfi190(0x185):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0005&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x5&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0013&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x13&#13;&#10;Port sfi191(0x185):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0003&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;	DBG_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0003&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;	UC_PMD_RX_LOCK_CHANGE<1>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;RX_PMD_LN_MODE_STSr [0x7001d1a8] = 0x0006&#13;&#10;	PMD_RX_LANE_MODE<15:0>=0x6&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0014&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x14</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get 1 nz *">PHY Get 1 nz *</a></h5>
        <textarea cols='180' rows='791' >Port sfi1(0xa0):&#13;&#10;LNKTRNIT_BASE_R_PMD_CTLr [0x70010096] = 0x0002&#13;&#10;	LINKTRN_IEEE_TRAINING_ENABLE<1>=0x1&#13;&#10;LNKTRNIT_BASE_R_PMD_STSr [0x70010097] = 0x0001&#13;&#10;	LINKTRN_IEEE_RECEIVER_STATUS<0>=0x1&#13;&#10;LNKTRNIR_BASE_R_LP_COEFF_UPDr [0x70010098] = 0x0218&#13;&#10;	LINKTRN_IEEE_LP_COEFF_UPDATE<15:0>=0x218&#13;&#10;LNKTRNIR_BASE_R_LP_STS_REPr [0x70010099] = 0x8a30&#13;&#10;	LINKTRN_IEEE_LP_STATUS_REPORT<15:0>=0x8a30&#13;&#10;LNKTRNIT_BASE_R_LD_COEFF_UPDr [0x7001009a] = 0x0218&#13;&#10;	LINKTRN_IEEE_LD_COEFF_UPDATE<15:0>=0x218&#13;&#10;LNKTRNIT_BASE_R_LD_STS_REPr [0x7001009b] = 0x8a30&#13;&#10;	LINKTRN_IEEE_LD_STATUS_REPORT<15:0>=0x8a30&#13;&#10;DSC_RXA_SLCR_OFFS_ADJ1r [0x7001d005] = 0x023f&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_D4<5:0>=0x3f&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_D5<13:8>=0x2&#13;&#10;DSC_RXA_SLCR_OFFS_ADJ2r [0x7001d006] = 0x0105&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_D2<5:0>=0x5&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_D3<13:8>=0x1&#13;&#10;DSC_RXA_SLCR_OFFS_ADJ3r [0x7001d007] = 0x3c05&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_D0<5:0>=0x5&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_D1<13:8>=0x3c&#13;&#10;DSC_RXA_SLCR_OFFS_ADJ4r [0x7001d008] = 0x013e&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_P1<5:0>=0x3e&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_P2<13:8>=0x1&#13;&#10;DSC_RXA_SLCR_OFFS_ADJ5r [0x7001d009] = 0x0301&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_LMS<5:0>=0x1&#13;&#10;	RXA_SLICER_OFFSET_ADJ_CAL_P0<13:8>=0x3&#13;&#10;DSC_RXB_SLCR_OFFS_ADJ1r [0x7001d00a] = 0x3e06&#13;&#10;	RXB_SLICER_OFFSET_ADJ_CAL_D4<5:0>=0x6&#13;&#10;	RXB_SLICER_OFFSET_ADJ_CAL_D5<13:8>=0x3e&#13;&#10;DSC_RXB_SLCR_OFFS_ADJ2r [0x7001d00b] = 0x0301&#13;&#10;	RXB_SLICER_OFFSET_ADJ_CAL_D2<5:0>=0x1&#13;&#10;	RXB_SLICER_OFFSET_ADJ_CAL_D3<13:8>=0x3&#13;&#10;DSC_RXB_SLCR_OFFS_ADJ3r [0x7001d00c] = 0x063f&#13;&#10;	RXB_SLICER_OFFSET_ADJ_CAL_D0<5:0>=0x3f&#13;&#10;	RXB_SLICER_OFFSET_ADJ_CAL_D1<13:8>=0x6&#13;&#10;DSC_RXB_SLCR_OFFS_ADJ4r [0x7001d00d] = 0x0006&#13;&#10;	RXB_SLICER_OFFSET_ADJ_CAL_P1<5:0>=0x6&#13;&#10;DSC_RXB_SLCR_OFFS_ADJ5r [0x7001d00e] = 0x013f&#13;&#10;	RXB_SLICER_OFFSET_ADJ_CAL_LMS<5:0>=0x3f&#13;&#10;	RXB_SLICER_OFFSET_ADJ_CAL_P0<13:8>=0x1&#13;&#10;DSC_RX_DFE_TAP4_ABr [0x7001d013] = 0x0021&#13;&#10;	RXB_DFE_TAP4<4:0>=0x1&#13;&#10;	RXA_DFE_TAP4<9:5>=0x1&#13;&#10;DSC_RX_DFE_TAP4_CDr [0x7001d014] = 0x0021&#13;&#10;	RXD_DFE_TAP4<4:0>=0x1&#13;&#10;	RXC_DFE_TAP4<9:5>=0x1&#13;&#10;DSC_RX_DFE_TAP5_ABCDr [0x7001d015] = 0x2222&#13;&#10;	RXD_DFE_TAP5<3:0>=0x2&#13;&#10;	RXC_DFE_TAP5<7:4>=0x2&#13;&#10;	RXB_DFE_TAP5<11:8>=0x2&#13;&#10;	RXA_DFE_TAP5<15:12>=0x2&#13;&#10;DSC_RX_DFE_TAP6_ABCDr [0x7001d016] = 0xffff&#13;&#10;	RXD_DFE_TAP6<3:0>=0xf&#13;&#10;	RXC_DFE_TAP6<7:4>=0xf&#13;&#10;	RXB_DFE_TAP6<11:8>=0xf&#13;&#10;	RXA_DFE_TAP6<15:12>=0xf&#13;&#10;DSC_RX_DFE_TAP7_ABCDr [0x7001d017] = 0x1111&#13;&#10;	RXD_DFE_TAP7<3:0>=0x1&#13;&#10;	RXC_DFE_TAP7<7:4>=0x1&#13;&#10;	RXB_DFE_TAP7<11:8>=0x1&#13;&#10;	RXA_DFE_TAP7<15:12>=0x1&#13;&#10;DSC_RX_DFE_TAP9_ABCDr [0x7001d019] = 0xffff&#13;&#10;	RXD_DFE_TAP9<3:0>=0xf&#13;&#10;	RXC_DFE_TAP9<7:4>=0xf&#13;&#10;	RXB_DFE_TAP9<11:8>=0xf&#13;&#10;	RXA_DFE_TAP9<15:12>=0xf&#13;&#10;DSC_RXC_SLCR_OFFS_ADJ1r [0x7001d01a] = 0x3c08&#13;&#10;	RXC_SLICER_OFFSET_ADJ_CAL_D4<5:0>=0x8&#13;&#10;	RXC_SLICER_OFFSET_ADJ_CAL_D5<13:8>=0x3c&#13;&#10;DSC_RXC_SLCR_OFFS_ADJ2r [0x7001d01b] = 0x3a01&#13;&#10;	RXC_SLICER_OFFSET_ADJ_CAL_D2<5:0>=0x1&#13;&#10;	RXC_SLICER_OFFSET_ADJ_CAL_D3<13:8>=0x3a&#13;&#10;DSC_RXC_SLCR_OFFS_ADJ3r [0x7001d01c] = 0x0001&#13;&#10;	RXC_SLICER_OFFSET_ADJ_CAL_D0<5:0>=0x1&#13;&#10;DSC_RXC_SLCR_OFFS_ADJ4r [0x7001d01d] = 0x0004&#13;&#10;	RXC_SLICER_OFFSET_ADJ_CAL_P1<5:0>=0x4&#13;&#10;DSC_RXC_SLCR_OFFS_ADJ5r [0x7001d01e] = 0x0203&#13;&#10;	RXC_SLICER_OFFSET_ADJ_CAL_LMS<5:0>=0x3&#13;&#10;	RXC_SLICER_OFFSET_ADJ_CAL_P0<13:8>=0x2&#13;&#10;DSC_RX_DFE_TAP10_ABCDr [0x7001d020] = 0x1111&#13;&#10;	RXD_DFE_TAP10<3:0>=0x1&#13;&#10;	RXC_DFE_TAP10<7:4>=0x1&#13;&#10;	RXB_DFE_TAP10<11:8>=0x1&#13;&#10;	RXA_DFE_TAP10<15:12>=0x1&#13;&#10;DSC_RX_DFE_TAP11_ABCDr [0x7001d021] = 0xffff&#13;&#10;	RXD_DFE_TAP11<3:0>=0xf&#13;&#10;	RXC_DFE_TAP11<7:4>=0xf&#13;&#10;	RXB_DFE_TAP11<11:8>=0xf&#13;&#10;	RXA_DFE_TAP11<15:12>=0xf&#13;&#10;DSC_RX_DFE_TAP12_ABCDr [0x7001d022] = 0xffff&#13;&#10;	RXD_DFE_TAP12<3:0>=0xf&#13;&#10;	RXC_DFE_TAP12<7:4>=0xf&#13;&#10;	RXB_DFE_TAP12<11:8>=0xf&#13;&#10;	RXA_DFE_TAP12<15:12>=0xf&#13;&#10;DSC_RX_DFE_TAP11_12_MUX_ABCDr [0x7001d027] = 0x2222&#13;&#10;	RXD_DFE_TAP12_MUX<1:0>=0x2&#13;&#10;	RXC_DFE_TAP12_MUX<5:4>=0x2&#13;&#10;	RXB_DFE_TAP12_MUX<9:8>=0x2&#13;&#10;	RXA_DFE_TAP12_MUX<13:12>=0x2&#13;&#10;DSC_RX_DFE_TAP13_14_MUX_ABCDr [0x7001d028] = 0xcccc&#13;&#10;	RXD_DFE_TAP13_MUX<3:2>=0x3&#13;&#10;	RXC_DFE_TAP13_MUX<7:6>=0x3&#13;&#10;	RXB_DFE_TAP13_MUX<11:10>=0x3&#13;&#10;	RXA_DFE_TAP13_MUX<15:14>=0x3&#13;&#10;DSC_RXD_SLCR_OFFS_ADJ1r [0x7001d02a] = 0x3e06&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_D4<5:0>=0x6&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_D5<13:8>=0x3e&#13;&#10;DSC_RXD_SLCR_OFFS_ADJ2r [0x7001d02b] = 0x0501&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_D2<5:0>=0x1&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_D3<13:8>=0x5&#13;&#10;DSC_RXD_SLCR_OFFS_ADJ3r [0x7001d02c] = 0x3f02&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_D0<5:0>=0x2&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_D1<13:8>=0x3f&#13;&#10;DSC_RXD_SLCR_OFFS_ADJ4r [0x7001d02d] = 0x0306&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_P1<5:0>=0x6&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_P2<13:8>=0x3&#13;&#10;DSC_RXD_SLCR_OFFS_ADJ5r [0x7001d02e] = 0x3f08&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_LMS<5:0>=0x8&#13;&#10;	RXD_SLICER_OFFSET_ADJ_CAL_P0<13:8>=0x3f&#13;&#10;DSC_TRNSUM_PAT_CTL_0Ar [0x7001d030] = 0x00b0&#13;&#10;	TRNSUM_PATTERN_0<9:0>=0xb0&#13;&#10;DSC_TRNSUM_PAT_CTL_1Ar [0x7001d032] = 0x0010&#13;&#10;	TRNSUM_PATTERN_1<9:0>=0x10&#13;&#10;DSC_TRNSUM_PAT_CTL_1Br [0x7001d033] = 0x00f0&#13;&#10;	TRNSUM_PATTERN_1_BIT_EN<9:0>=0xf0&#13;&#10;DSC_BLW_CTL1r [0x7001d036] = 0x4296&#13;&#10;	BLW_LPF_COEF_MANT<5:0>=0x16&#13;&#10;	BLW_SPARE_CNTL_0<7:6>=0x2&#13;&#10;	BLW_LPF_COEF_EXP<9:8>=0x2&#13;&#10;	BLW_GAIN_FRZ<14>=0x1&#13;&#10;DSC_BLW_CTL2r [0x7001d037] = 0x9002&#13;&#10;	BLW_OUTPUT_SCALE<2:0>=0x2&#13;&#10;	BLW_GAIN_SCALE<13:12>=0x1&#13;&#10;	DC_OFFS_DAC_8B_EN<15>=0x1&#13;&#10;DSC_BLW_CTL4r [0x7001d039] = 0x7fff&#13;&#10;	BLW_GAIN_SAT_HIGH<15:0>=0x7fff&#13;&#10;DSC_BLW_CTL5r [0x7001d03a] = 0x8000&#13;&#10;	BLW_GAIN_SAT_LOW<15:0>=0x8000&#13;&#10;DSC_BLW_STS_1_TYPEr [0x7001d03b] = 0x0020&#13;&#10;	BLW_GAIN<14:0>=0x20&#13;&#10;DSC_UC_CTLr [0x7001d03d] = 0x0080&#13;&#10;	UC_DSC_READY_FOR_CMD<7>=0x1&#13;&#10;DSC_TRNSUM_A_LOr [0x7001d040] = 0x7a00&#13;&#10;	TRNSUM_A_LOW<15:8>=0x7a&#13;&#10;DSC_TRNSUM_Ar [0x7001d041] = 0xfff8&#13;&#10;	TRNSUM_A<15:0>=0xfff8&#13;&#10;DSC_TRNSUM_B_LOr [0x7001d042] = 0xc100&#13;&#10;	TRNSUM_B_LOW<15:8>=0xc1&#13;&#10;DSC_TRNSUM_Br [0x7001d043] = 0x0008&#13;&#10;	TRNSUM_B<15:0>=0x8&#13;&#10;DSC_TRNSUM_C_LOr [0x7001d044] = 0x5300&#13;&#10;	TRNSUM_C_LOW<15:8>=0x53&#13;&#10;DSC_TRNSUM_Cr [0x7001d045] = 0xfffe&#13;&#10;	TRNSUM_C<15:0>=0xfffe&#13;&#10;DSC_TRNSUM_D_LOr [0x7001d046] = 0x6700&#13;&#10;	TRNSUM_D_LOW<15:8>=0x67&#13;&#10;DSC_TRNSUM_Dr [0x7001d047] = 0xfff4&#13;&#10;	TRNSUM_D<15:0>=0xfff4&#13;&#10;DSC_TRNSUM_LOr [0x7001d048] = 0xfd40&#13;&#10;	TRNSUM_LOW<15:6>=0x3f5&#13;&#10;DSC_TRNSUMr [0x7001d049] = 0xfffc&#13;&#10;	TRNSUM<15:0>=0xfffc&#13;&#10;DSC_VGA_PHASE_THR_STSr [0x7001d04a] = 0x0021&#13;&#10;	RX_PHASE02_STATUS<7:0>=0x21&#13;&#10;DSC_VGA_DATA_THR_STSr [0x7001d04b] = 0xfe3d&#13;&#10;	RX_DATA05_STATUS<7:0>=0x3d&#13;&#10;	RX_DATA14_STATUS<15:8>=0xfe&#13;&#10;DSC_DC_OFFS_STSr [0x7001d04c] = 0x00f6&#13;&#10;	DC_OFFSET_BIN<7:0>=0xf6&#13;&#10;DSC_VGA_D_THR_STSr [0x7001d04d] = 0x1a00&#13;&#10;	RX_VGA_STATUS<14:8>=0x1a&#13;&#10;DSC_CDR_CTL0r [0x7001d050] = 0x000a&#13;&#10;	OS_PATTERN_ENHANCED<1>=0x1&#13;&#10;	CDR_FREQ_EN<3>=0x1&#13;&#10;DSC_CDR_CTL1r [0x7001d051] = 0xc185&#13;&#10;	CDR_PHASE_SEL<2:0>=0x5&#13;&#10;	CDR_FREQ_OVERRIDE_VAL<15:5>=0x60c&#13;&#10;DSC_CDR_CTL2r [0x7001d052] = 0x0001&#13;&#10;	CDR_LM_THR_SEL<2:0>=0x1&#13;&#10;DSC_RX_PI_CTLr [0x7001d053] = 0x1000&#13;&#10;	RX_PI_STEP_SIZE<12>=0x1&#13;&#10;DSC_TRNSUM_CTLr [0x7001d055] = 0x8000&#13;&#10;	TRNSUM_EN<15>=0x1&#13;&#10;DSC_SLCRS_WRITE_CTLr [0x7001d05b] = 0x0008&#13;&#10;	RX_AFE_OVERRIDE_SEL<3:0>=0x8&#13;&#10;DSC_DC_OFFS_CTLr [0x7001d05e] = 0xf600&#13;&#10;	DC_OFFS_WRITE_VAL<15:8>=0xf6&#13;&#10;DSC_SM_CTL0r [0x7001d060] = 0x0028&#13;&#10;	IGNORE_RX_MODE<3>=0x1&#13;&#10;	UC_TUNE_EN<5>=0x1&#13;&#10;DSC_SM_CTL1r [0x7001d061] = 0x0200&#13;&#10;	FREQ_UPD_EN_FRC_VAL<9>=0x1&#13;&#10;DSC_SM_CTL2r [0x7001d062] = 0x0087&#13;&#10;	EEE_LFSR_CNT<12:0>=0x87&#13;&#10;DSC_SM_CTL3r [0x7001d063] = 0x1c1e&#13;&#10;	MEASURE_LFSR_CNT<12:0>=0x1c1e&#13;&#10;DSC_SM_CTL5r [0x7001d065] = 0x35ad&#13;&#10;	MEASURE_TIMEOUT<4:0>=0xd&#13;&#10;	EEE_ACQ_CDR_TIMEOUT<9:5>=0xd&#13;&#10;	EEE_CDR_SETTLE_TIMEOUT<14:10>=0xd&#13;&#10;DSC_SM_CTL6r [0x7001d066] = 0x340d&#13;&#10;	EEE_HW_TUNE_TIMEOUT<4:0>=0xd&#13;&#10;	EEE_ANA_PWR_TIMEOUT<14:10>=0xd&#13;&#10;DSC_SM_CTL7r [0x7001d067] = 0x0100&#13;&#10;	CDR_BWSEL_INTEG_NORM<11:8>=0x1&#13;&#10;DSC_SM_CTL8r [0x7001d068] = 0x0011&#13;&#10;	PHASE_ERR_OFFSET<3:0>=0x1&#13;&#10;	EEE_PHASE_ERR_OFFSET<7:4>=0x1&#13;&#10;DSC_SM_STS_DSC_LOCKr [0x7001d06a] = 0x0001&#13;&#10;	RX_DSC_LOCK<0>=0x1&#13;&#10;DSC_SM_STS_DSC_ST_ONE_HOTr [0x7001d06b] = 0x0180&#13;&#10;	DSC_STATE_ONE_HOT<9:0>=0x180&#13;&#10;DSC_SM_STS_DSC_STr [0x7001d06e] = 0x3801&#13;&#10;	DSC_SM_READY_FOR_CMD<0>=0x1&#13;&#10;	DSC_STATE<15:11>=0x7&#13;&#10;DSC_RX_PI_CNT_BIN_PDr [0x7001d070] = 0x4544&#13;&#10;	CNT_BIN_P_PD<7:0>=0x44&#13;&#10;	CNT_BIN_D_PD<15:8>=0x45&#13;&#10;DSC_RX_PI_CNT_BIN_LDr [0x7001d071] = 0x444d&#13;&#10;	CNT_BIN_L_LD<7:0>=0x4d&#13;&#10;	CNT_BIN_D_LD<15:8>=0x44&#13;&#10;DSC_RX_DATA_15_TO0r [0x7001d072] = 0xb7f8&#13;&#10;	RX_DATA_15_TO_0<15:0>=0xb7f8&#13;&#10;DSC_RX_DATA_35_TO_20r [0x7001d073] = 0xecb6&#13;&#10;	RX_DATA_35_TO_20<15:0>=0xecb6&#13;&#10;DSC_CDR_STS_PHASE_ERRr [0x7001d074] = 0x103f&#13;&#10;	CDR_PHASE_ERROR<5:0>=0x3f&#13;&#10;	CDR_VCO_REG<15:12>=0x1&#13;&#10;DSC_RX_PI_CNT_BIN_Dr [0x7001d075] = 0xc843&#13;&#10;	CNT_BIN_D<7:0>=0x43&#13;&#10;	CNT_BIN_DQ<15:8>=0xc8&#13;&#10;DSC_RX_PI_CNT_BIN_Pr [0x7001d076] = 0xc441&#13;&#10;	CNT_BIN_P<7:0>=0x41&#13;&#10;	CNT_BIN_PQ<15:8>=0xc4&#13;&#10;DSC_RX_PI_CNT_BIN_Lr [0x7001d077] = 0xcb4c&#13;&#10;	CNT_BIN_L<7:0>=0x4c&#13;&#10;	CNT_BIN_LQ<15:8>=0xcb&#13;&#10;DSC_CDR_STS_INTEGr [0x7001d078] = 0x0018&#13;&#10;	CDR_INTEG_REG<15:0>=0x18&#13;&#10;DSC_RX_PI_CTR_PHASE_ERRr [0x7001d07a] = 0xa1bf&#13;&#10;	CDR_PHASE_ERR_PICNT<5:0>=0x3f&#13;&#10;	CNT_BIN_D_PERR<15:7>=0x143&#13;&#10;DSC_RX_DFE_TAP2_STSr [0x7001d07b] = 0x0421&#13;&#10;	RXC_DFE_TAP2_STATUS<4:0>=0x1&#13;&#10;	RXB_DFE_TAP2_STATUS<9:5>=0x1&#13;&#10;	RXA_DFE_TAP2_STATUS<14:10>=0x1&#13;&#10;DSC_RX_DFE_TAP2_3_STSr [0x7001d07c] = 0x0463&#13;&#10;	RXB_DFE_TAP3_STATUS<4:0>=0x3&#13;&#10;	RXA_DFE_TAP3_STATUS<9:5>=0x3&#13;&#10;	RXD_DFE_TAP2_STATUS<14:10>=0x1&#13;&#10;DSC_RX_DFE_TAP3_STSr [0x7001d07d] = 0x0063&#13;&#10;	RXD_DFE_TAP3_STATUS<4:0>=0x3&#13;&#10;	RXC_DFE_TAP3_STATUS<9:5>=0x3&#13;&#10;LNKTRNUR_CTL0r [0x7001d080] = 0x000f&#13;&#10;	LINKTRN_RX_TRAINING_EN<0>=0x1&#13;&#10;	LINKTRN_TR_COARSE_LOCK<1>=0x1&#13;&#10;	LINKTRN_RX_SIGNAL_OK<2>=0x1&#13;&#10;	LINKTRN_RX_TRN_MODE<3>=0x1&#13;&#10;LNKTRNUR_CTL1r [0x7001d081] = 0x0073&#13;&#10;	LINKTRN_GOOD_MARKER_CNT<1:0>=0x3&#13;&#10;	LINKTRN_BAD_MARKER_CNT<6:4>=0x7&#13;&#10;LNKTRNUR_CTL2r [0x7001d082] = 0x0b90&#13;&#10;	LINKTRN_DME_CELL_BOUNDARY_CHK<4>=0x1&#13;&#10;	LINKTRN_PPM_OFFSET_EN<7>=0x1&#13;&#10;	LINKTRN_RX_DP_LN_CLK_EN<8>=0x1&#13;&#10;	LINKTRN_FRAME_CONSISTENCY_CHK_EN<9>=0x1&#13;&#10;	LINKTRN_USEDME_MARKER_CHK<11>=0x1&#13;&#10;LNKTRNUR_STS0r [0x7001d083] = 0x0032&#13;&#10;	LINKTRN_REMOTE_RX_READY<1>=0x1&#13;&#10;	LINKTRN_RCV_COEFF_UPDATE_PARITY<4>=0x1&#13;&#10;	LINKTRN_RCV_STATUS_REPORT_PARITY<5>=0x1&#13;&#10;LNKTRNUR_CTL3r [0x7001d087] = 0x000d&#13;&#10;	LINKTRN_RX_SIGNDATA_SEL<0>=0x1&#13;&#10;	LINKTRN_ASYNC_PPM_ADJUST<2>=0x1&#13;&#10;	LINKTRN_RX_PAM4_TRN_FRAME_SIZE<3>=0x1&#13;&#10;LNKTRNUR_CTL5r [0x7001d08a] = 0x0510&#13;&#10;	LINKTRN_FFLOCK_DERR_CONSEC_FCNT<4:0>=0x10&#13;&#10;	LINKTRN_FFLOCK_DERR_PER_FCNT<10:8>=0x5&#13;&#10;LNKTRNUT_XMT_UPD_PAGEr [0x7001d090] = 0x0218&#13;&#10;	LINKTRN_XMT_UPDATE_PAGE<15:0>=0x218&#13;&#10;LNKTRNUT_LD_XMT_STS_PAGEr [0x7001d091] = 0x8830&#13;&#10;	LINKTRN_LD_XMT_STATUS_PAGE<15:0>=0x8830&#13;&#10;LNKTRNUT_CTL0r [0x7001d092] = 0x0005&#13;&#10;	LINKTRN_SW_RX_TRAINED<0>=0x1&#13;&#10;	LINKTRN_SW_REMOTE_RX_READY<2>=0x1&#13;&#10;LNKTRNUT_CTL1r [0x7001d093] = 0x0006&#13;&#10;	LINKTRN_DIS_MAX_WAIT_TIMER<1>=0x1&#13;&#10;	LINKTRN_TX_DP_LN_CLK_EN<2>=0x1&#13;&#10;LNKTRNUT_CTL2r [0x7001d094] = 0x1072&#13;&#10;	LINKTRN_PRBS_MODE_SEL<1:0>=0x2&#13;&#10;	LINKTRN_TX_TRN_MODE<4>=0x1&#13;&#10;	LINKTRN_TX_PAM4_TRN_FRAME_SIZE<5>=0x1&#13;&#10;	LINKTRN_PAM4M_SYM_SEL<6>=0x1&#13;&#10;	LINKTRN_PAM4M_PRBS_REPL_MODE<13:12>=0x1&#13;&#10;LNKTRNUT_CTL3r [0x7001d095] = 0x505c&#13;&#10;	LINKTRN_PRBS13_SEED_VAL<12:0>=0x105c&#13;&#10;	LINKTRN_PRBS13_POLY_SEL<15:14>=0x1&#13;&#10;LNKTRNUT_STS0r [0x7001d096] = 0x5013&#13;&#10;	LINKTRN_LOCAL_RX_READY<0>=0x1&#13;&#10;	LINKTRN_TRAINING_FSM_SIGNAL_DETECT<1>=0x1&#13;&#10;	LINKTRN_XMT_COEFF_UPDATE_PARITY<4>=0x1&#13;&#10;	LINKTRN_SM_CURRENT_STATE<14:12>=0x5&#13;&#10;LNKTRNUT_CTL4r [0x7001d097] = 0x0d13&#13;&#10;	LINKTRN_PRBS_SEED_VAL<10:0>=0x513&#13;&#10;	LINKTRN_CL93PRBS_POLY_SEL<12:11>=0x1&#13;&#10;TX_PI_CTL0r [0x7001d0a0] = 0x7000&#13;&#10;	TX_PI_EXT_PHASE_BWSEL_INTEG<14:12>=0x7&#13;&#10;TX_PI_CTL3r [0x7001d0a3] = 0x0100&#13;&#10;	TX_PI_PHASE_STEP_NUM<11:8>=0x1&#13;&#10;TX_PI_CTL4r [0x7001d0a4] = 0x0704&#13;&#10;	TX_PI_FRZ_MODE<2>=0x1&#13;&#10;	TX_PI_SAMPLER_MAX_CNT<11:8>=0x7&#13;&#10;TX_PI_CTL5r [0x7001d0a5] = 0x0080&#13;&#10;	TX_PI_EXT_PHASE_STEP_CNT_FULL_BYPASS<7>=0x1&#13;&#10;TX_PI_TX_FIFO_OVFB_STSr [0x7001d0ad] = 0x0001&#13;&#10;	TX_FIFO_OVFB<0>=0x1&#13;&#10;RXTXCOM_OSR_MODE_CTLr [0x7001d0b0] = 0xc010&#13;&#10;	PAM4_MODE_FRC_VAL<6:4>=0x1&#13;&#10;	PAM4_MODE_FRC<14>=0x1&#13;&#10;	OSR_MODE_FRC<15>=0x1&#13;&#10;RXTXCOM_LN_CLK_RST_N_PWRDWN_CTLr [0x7001d0b1] = 0x0001&#13;&#10;	LN_DP_S_RSTB<0>=0x1&#13;&#10;RXTXCOM_PLL_SEL_CTLr [0x7001d0b7] = 0x0001&#13;&#10;	PLL_SELECT<0>=0x1&#13;&#10;RXTXCOM_OSR_MODE_STS_MC_MASKr [0x7001d0bb] = 0x0010&#13;&#10;	PAM4_MODE<6:4>=0x1&#13;&#10;RXTXCOM_LN_S_RSTB_CTLr [0x7001d0be] = 0x0001&#13;&#10;	LN_S_RSTB<0>=0x1&#13;&#10;AMS_RX_RX_CTL0r [0x7001d0c0] = 0xc210&#13;&#10;	AMS_RX_SIGDET_THRESHOLD<5:3>=0x2&#13;&#10;	AMS_RX_VGA_10G_BW<9>=0x1&#13;&#10;	AMS_RX_PEAKING_FILTER_IBIAS<15:13>=0x6&#13;&#10;AMS_RX_RX_CTL1r [0x7001d0c1] = 0x1836&#13;&#10;	AMS_RX_VGA0_IBIAS<3:1>=0x3&#13;&#10;	AMS_RX_VGA1_IBIAS<6:4>=0x3&#13;&#10;	AMS_RX_PF3_IBIAS<12:10>=0x6&#13;&#10;AMS_RX_RX_CTL2r [0x7001d0c2] = 0x0240&#13;&#10;	AMS_RX_DFE_TAP_WEIGHT_IBIAS<8:6>=0x1&#13;&#10;	AMS_RX_DFESUM_BW<10:9>=0x1&#13;&#10;AMS_RX_RX_CTL3r [0x7001d0c3] = 0x8641&#13;&#10;	AMS_RX_MET_R_IBIAS<2:0>=0x1&#13;&#10;	AMS_RX_OFFSET_CORRECTION_IBIAS<8:6>=0x1&#13;&#10;	AMS_RX_DFE_SUM_BUF_IBIAS<11:9>=0x3&#13;&#10;	AMS_RX_FFE_ENABLE<15>=0x1&#13;&#10;AMS_RX_RX_CTL4r [0x7001d0c4] = 0xe700&#13;&#10;	AMS_RX_VGA0_RESCAL_MUX<10:6>=0x1c&#13;&#10;	AMS_RX_VGA1_RESCAL_MUX<15:11>=0x1c&#13;&#10;AMS_RX_RX_CTL5r [0x7001d0c5] = 0x0820&#13;&#10;	AMS_RX_SD_CAL_NEG<7:5>=0x1&#13;&#10;	AMS_RX_SD_CAL_POLARITY<11>=0x1&#13;&#10;AMS_RX_RX_CTL6r [0x7001d0c6] = 0x4000&#13;&#10;	AMS_RX_DFE_SUMMER_VCM<15:14>=0x1&#13;&#10;AMS_RX_RX_CTL7r [0x7001d0c7] = 0xc000&#13;&#10;	AMS_RX_VGA_STEP_MODE<15:14>=0x3&#13;&#10;AMS_RX_RX_CTL8r [0x7001d0c8] = 0xa929&#13;&#10;	AMS_RX_DAC4CK_LMS_I<3:0>=0x9&#13;&#10;	AMS_RX_DAC4CK_LMS_Q<7:4>=0x2&#13;&#10;	AMS_RX_DAC4CK_PHS_I<11:8>=0x9&#13;&#10;	AMS_RX_DAC4CK_PHS_Q<15:12>=0xa&#13;&#10;AMS_RX_RX_CTL9r [0x7001d0c9] = 0x0399&#13;&#10;	AMS_RX_DAC4CK_DAT_I<3:0>=0x9&#13;&#10;	AMS_RX_DAC4CK_DAT_Q<7:4>=0x9&#13;&#10;	AMS_RX_CLK_BW_CTRL<9:8>=0x3&#13;&#10;AMS_RX_RX_CTL_10r [0x7001d0ca] = 0x0105&#13;&#10;	AMS_RX_PF3_CTRL<3:0>=0x5&#13;&#10;	AMS_RX_PF3_MAX_BW<8>=0x1&#13;&#10;AMS_RX_RX_STSr [0x7001d0cc] = 0xa817&#13;&#10;	AMS_RX_VGA<4:0>=0x17&#13;&#10;	AMS_RX_PF<14:11>=0x5&#13;&#10;	AMS_RX_SIGDET<15>=0x1&#13;&#10;AMS_TX_TX_CTL0r [0x7001d0d0] = 0x0040&#13;&#10;	AMS_TX_TICKSEL<7:6>=0x1&#13;&#10;AMS_TX_TX_STSr [0x7001d0d9] = 0x48a0&#13;&#10;	AMS_TX_VERSION_ID<7:0>=0xa0&#13;&#10;	AMS_TX_ANA_RESCAL<11:8>=0x8&#13;&#10;	AMS_TX_LANE_ID<15:14>=0x1&#13;&#10;SIGDET_CTL0r [0x7001d0e0] = 0x1109&#13;&#10;	SIGNAL_DETECT_FILTER_COUNT<4:0>=0x9&#13;&#10;	LOS_FILTER_COUNT<12:8>=0x11&#13;&#10;SIGDET_CTL1r [0x7001d0e1] = 0xa008&#13;&#10;	IGNORE_LP_MODE<3>=0x1&#13;&#10;	ENERGY_DETECT_MASK_COUNT<15:11>=0x14&#13;&#10;SIGDET_CTL2r [0x7001d0e2] = 0x3f22&#13;&#10;	LOS_THRESH<2:0>=0x2&#13;&#10;	SIGNAL_DETECT_THRESH<6:4>=0x2&#13;&#10;	HOLD_LOS_COUNT<10:8>=0x7&#13;&#10;	HOLD_SD_COUNT<13:11>=0x7&#13;&#10;SIGDET_STS0r [0x7001d0e8] = 0x0151&#13;&#10;	SIGNAL_DETECT<0>=0x1&#13;&#10;	SIGNAL_DETECT_RAW<4>=0x1&#13;&#10;	EXT_SIGDET<6>=0x1&#13;&#10;	AFE_SIGDET<8>=0x1&#13;&#10;SIGDET_STS1r [0x7001d0e9] = 0x0141&#13;&#10;	UC_SIGNAL_DETECT<0>=0x1&#13;&#10;	UC_EXT_SIGDET<6>=0x1&#13;&#10;	UC_AFE_SIGDET<8>=0x1&#13;&#10;SIGDET_STS3r [0x7001d0eb] = 0x0001&#13;&#10;	PMD_SIGNAL_DETECT<0>=0x1&#13;&#10;SIGDET_STS4r [0x7001d0ec] = 0x0002&#13;&#10;	AFE_SIGDET_THRESH<2:0>=0x2&#13;&#10;DSC_LMS_THR_RANDOM1r [0x7001d0f1] = 0xd7a3&#13;&#10;	LMS_RND_THRESH1<7:0>=0xa3&#13;&#10;	LMS_RND_THRESH2<15:8>=0xd7&#13;&#10;DSC_LMS_THR_RANDOM2r [0x7001d0f2] = 0x21dc&#13;&#10;	LMS_RND_THRESH3<7:0>=0xdc&#13;&#10;	LMS_RND_THRESH4<15:8>=0x21&#13;&#10;DSC_LMS_THR_RANDOM3r [0x7001d0f3] = 0x5926&#13;&#10;	LMS_RND_THRESH5<7:0>=0x26&#13;&#10;	LMS_RND_THRESH6<15:8>=0x59&#13;&#10;DIG_REVID0r [0x7001d100] = 0x0366&#13;&#10;	REVID_MODEL<5:0>=0x26&#13;&#10;	REVID_PROCESS<8:6>=0x5&#13;&#10;	REVID_BONDING<10:9>=0x1&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;DIG_TOP_USER_CTL0r [0x7001d104] = 0x0271&#13;&#10;	HEARTBEAT_COUNT_1US<9:0>=0x271&#13;&#10;DIG_RST_SEQ_TMR_CTLr [0x7001d107] = 0x8304&#13;&#10;	RST_SEQ_TIMER<2:0>=0x4&#13;&#10;	PWRDN_SEQ_TIMER<10:8>=0x3&#13;&#10;	RST_SEQ_DIS_FLT_MODE<15:14>=0x2&#13;&#10;DIG_REVID1r [0x7001d10a] = 0x803c&#13;&#10;	REVID_PIR<2>=0x1&#13;&#10;	REVID_CL72<3>=0x1&#13;&#10;	REVID_MICRO<4>=0x1&#13;&#10;	REVID_MDIO<5>=0x1&#13;&#10;	REVID_MULTIPLICITY<15:12>=0x8&#13;&#10;AMS_PLL_PLL_CTL0r [0x7001d110] = 0x0200&#13;&#10;	AMS_PLL_LPF_RZ<10:9>=0x1&#13;&#10;AMS_PLL_PLL_CTL1r [0x7001d111] = 0x8282&#13;&#10;	AMS_PLL_COMP_THRESH<2:0>=0x2&#13;&#10;	AMS_PLL_VCO2_15G<7>=0x1&#13;&#10;	AMS_PLL_VCOICTRL<9:8>=0x2&#13;&#10;	AMS_PLL_ENABLE_FTUNE<15>=0x1&#13;&#10;AMS_PLL_PLL_CTL2r [0x7001d112] = 0x0004&#13;&#10;	AMS_PLL_IQP<3:0>=0x4&#13;&#10;AMS_PLL_PLL_CTL4r [0x7001d114] = 0x5377&#13;&#10;	AMS_PLL_BGR_PTATADJ<3:0>=0x7&#13;&#10;	AMS_PLL_BGR_CTATADJ<7:4>=0x7&#13;&#10;	AMS_PLL_PLL2RX_CLKBW<9:8>=0x3&#13;&#10;	AMS_PLL_KVH_FORCE<13:12>=0x1&#13;&#10;	AMS_PLL_FORCE_KVH_BW<14>=0x1&#13;&#10;AMS_PLL_PLL_CTL5r [0x7001d115] = 0x2700&#13;&#10;	AMS_PLL_MIX3P1C_CALR_CTATADJ<10:6>=0x1c&#13;&#10;	AMS_PLL_MIX3P1C_CALR_PTATADJ<15:11>=0x4&#13;&#10;AMS_PLL_PLL_CTL7r [0x7001d117] = 0x2700&#13;&#10;	AMS_PLL_MIX3P1CR_CTATADJ<10:6>=0x1c&#13;&#10;	AMS_PLL_MIX3P1CR_PTATADJ<15:11>=0x4&#13;&#10;AMS_PLL_PLL_INTCTLr [0x7001d11b] = 0x0004&#13;&#10;	AMS_PLL_PWRDN<2>=0x1&#13;&#10;AMS_PLL_PLL_STSr [0x7001d11c] = 0x4001&#13;&#10;	AMS_PLL_MODE<4:0>=0x1&#13;&#10;	AMS_PLL_KVH<15:14>=0x1&#13;&#10;PATGEN_PATGEN_SEQ0r [0x7001d120] = 0xff00&#13;&#10;	PATT_GEN_SEQ_0<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ1r [0x7001d121] = 0xff00&#13;&#10;	PATT_GEN_SEQ_1<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ2r [0x7001d122] = 0xff00&#13;&#10;	PATT_GEN_SEQ_2<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ3r [0x7001d123] = 0xff00&#13;&#10;	PATT_GEN_SEQ_3<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ4r [0x7001d124] = 0xff00&#13;&#10;	PATT_GEN_SEQ_4<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ5r [0x7001d125] = 0xff00&#13;&#10;	PATT_GEN_SEQ_5<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ6r [0x7001d126] = 0xff00&#13;&#10;	PATT_GEN_SEQ_6<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ7r [0x7001d127] = 0xff00&#13;&#10;	PATT_GEN_SEQ_7<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ8r [0x7001d128] = 0xff00&#13;&#10;	PATT_GEN_SEQ_8<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ9r [0x7001d129] = 0xff00&#13;&#10;	PATT_GEN_SEQ_9<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_10r [0x7001d12a] = 0xff00&#13;&#10;	PATT_GEN_SEQ_10<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_11r [0x7001d12b] = 0xff00&#13;&#10;	PATT_GEN_SEQ_11<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_12r [0x7001d12c] = 0xff00&#13;&#10;	PATT_GEN_SEQ_12<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_13r [0x7001d12d] = 0xff00&#13;&#10;	PATT_GEN_SEQ_13<15:0>=0xff00&#13;&#10;PATGEN_PATGEN_SEQ_14r [0x7001d12e] = 0xff00&#13;&#10;	PATT_GEN_SEQ_14<15:0>=0xff00&#13;&#10;TXFIR_UC_CTL0r [0x7001d130] = 0xc340&#13;&#10;	TX_DISABLE_TIMER_CTRL<9:4>=0x34&#13;&#10;	TX_EEE_QUIET_EN<14>=0x1&#13;&#10;	TX_EEE_ALERT_EN<15>=0x1&#13;&#10;TXFIR_TAP_CTL0r [0x7001d133] = 0x1004&#13;&#10;	TXFIR_TAP0_COEFF<8:0>=0x4&#13;&#10;	TXFIR_TAP_EN<13:12>=0x1&#13;&#10;TXFIR_TAP_CTL1r [0x7001d134] = 0x01e8&#13;&#10;	TXFIR_TAP1_COEFF<8:0>=0x1e8&#13;&#10;TXFIR_TAP_CTL2r [0x7001d135] = 0x008c&#13;&#10;	TXFIR_TAP2_COEFF<8:0>=0x8c&#13;&#10;PLL_CAL_CTL0r [0x7001d140] = 0xc808&#13;&#10;	VCO_STEP_TIME<7:0>=0x8&#13;&#10;	VCO_START_TIME<15:8>=0xc8&#13;&#10;PLL_CAL_CTL1r [0x7001d141] = 0xc8ff&#13;&#10;	RETRY_TIME<7:0>=0xff&#13;&#10;	PRE_FREQ_DET_TIME<15:8>=0xc8&#13;&#10;PLL_CAL_CTL2r [0x7001d142] = 0xff01&#13;&#10;	WIN_CAL_CNTR<7:0>=0x1&#13;&#10;	RES_CAL_CNTR<15:8>=0xff&#13;&#10;PLL_CAL_CTL3r [0x7001d143] = 0x8001&#13;&#10;	FAST_SEARCH_MODE<0>=0x1&#13;&#10;	CAP_SELECT_M<15:8>=0x80&#13;&#10;PLL_CAL_CTL4r [0x7001d144] = 0xa80d&#13;&#10;	PLL_LOCK_FRC_VAL<0>=0x1&#13;&#10;	PLL_FORCE_CAP_PASS<2>=0x1&#13;&#10;	PLL_FORCE_CAP_PASS_EN<3>=0x1&#13;&#10;	FREQ_MONITOR_EN<11>=0x1&#13;&#10;	FREQ_DET_RETRY_EN<13>=0x1&#13;&#10;	PLL_SEQ_START<15>=0x1&#13;&#10;PLL_CAL_CTL5r [0x7001d145] = 0x004e&#13;&#10;	REFCLK_DIVCNT<13:0>=0x4e&#13;&#10;PLL_CAL_CTL6r [0x7001d146] = 0xbe07&#13;&#10;	REFCLK_DIVCNT_SEL<2:0>=0x7&#13;&#10;	VCO_RANGE_ADJUST<13:8>=0x3e&#13;&#10;	VCO_RANGE_ADJUST_EN<15>=0x1&#13;&#10;PLL_CAL_CTL7r [0x7001d147] = 0x0001&#13;&#10;	PLL_MODE<4:0>=0x1&#13;&#10;PLL_CAL_CTL_STS1r [0x7001d149] = 0x0800&#13;&#10;	RESCAL_IN<11:8>=0x8&#13;&#10;PLL_CAL_CTL_STS_DBGr [0x7001d14a] = 0x0001&#13;&#10;	DBG_SLOWDN<0>=0x1&#13;&#10;TXCOM_CTL2r [0x7001d152] = 0x01f4&#13;&#10;	TXCOM_LINKTRN_MAX_WAIT_TIMER_PERIOD<15:0>=0x1f4&#13;&#10;TXCOM_CTL3r [0x7001d153] = 0x00c8&#13;&#10;	TXCOM_LINKTRN_WAIT_CNTR_LIMIT<9:0>=0xc8&#13;&#10;TXCOM_CTL4r [0x7001d154] = 0x1770&#13;&#10;	TXCOM_LINKTRN_MAX_WAIT_TIMER_PERIOD_2NDSET<15:0>=0x1770&#13;&#10;TXCOM_CTL5r [0x7001d155] = 0x01b8&#13;&#10;	TXCOM_LINKTRN_WAIT_CNTR_LIMIT_2NDSET<9:0>=0x1b8&#13;&#10;TLB_RX_PRBS_CHK_CNT_CFGr [0x7001d160] = 0x8602&#13;&#10;	PRBS_CHK_LOCK_CNT<4:0>=0x2&#13;&#10;	PRBS_CHK_OOL_CNT<12:8>=0x6&#13;&#10;	RX_TRN_ACTIVE_AUTO_MODE_EN<15>=0x1&#13;&#10;TLB_RX_PRBS_CHK_CFGr [0x7001d161] = 0x01db&#13;&#10;	PRBS_CHK_EN<0>=0x1&#13;&#10;	PRBS_CHK_MODE_SEL<3:1>=0x5&#13;&#10;	PRBS_CHK_INV<4>=0x1&#13;&#10;	PRBS_CHK_MODE<6:5>=0x2&#13;&#10;	PRBS_CHK_EN_AUTO_MODE<7>=0x1&#13;&#10;	PRBS_BURST_LEN_CHK_EN<8>=0x1&#13;&#10;TLB_RX_DIG_LPBK_CFGr [0x7001d162] = 0x000e&#13;&#10;	DIG_LPBK_PD_MODE<1>=0x1&#13;&#10;	DIG_LPBK_PD_FLT_BYPASS<2>=0x1&#13;&#10;	DIG_LPBK_PD_BIAS_EN<3>=0x1&#13;&#10;TLB_RX_TLB_RX_MISC_CFGr [0x7001d163] = 0x0721&#13;&#10;	RX_PMD_DP_INVERT<0>=0x1&#13;&#10;	PAM4_GRAY_DEC_EN<5>=0x1&#13;&#10;	PRBS_CHK_AUTO_DETECT_CNT<12:8>=0x7&#13;&#10;TLB_RX_DBG_PMD_RX_LOCK_STSr [0x7001d166] = 0x0001&#13;&#10;	DBG_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_UC_PMD_RX_LOCK_STSr [0x7001d167] = 0x0001&#13;&#10;	UC_PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_RX_DIG_LPBK_PD_STSr [0x7001d168] = 0x0002&#13;&#10;	DIG_LPBK_PD_EARLY_IND<1>=0x1&#13;&#10;TLB_RX_PRBS_CHK_ERR_CNT_MSB_STSr [0x7001d16a] = 0x8000&#13;&#10;	PRBS_CHK_LOCK_LOST_LH<15>=0x1&#13;&#10;TLB_RX_PMD_RX_LOCK_STSr [0x7001d16c] = 0x0001&#13;&#10;	PMD_RX_LOCK<0>=0x1&#13;&#10;TLB_TX_PATGEN_CFGr [0x7001d170] = 0xb000&#13;&#10;	PATT_GEN_START_POS<15:12>=0xb&#13;&#10;TLB_TX_PRBS_GEN_CFGr [0x7001d171] = 0x000a&#13;&#10;	PRBS_GEN_MODE_SEL<3:1>=0x5&#13;&#10;TLB_TX_RMT_LPBK_CFGr [0x7001d172] = 0x0002&#13;&#10;	RMT_LPBK_PD_MODE<1>=0x1&#13;&#10;TLB_TX_TLB_TX_MISC_CFGr [0x7001d173] = 0x0011&#13;&#10;	TX_PMD_DP_INVERT<0>=0x1&#13;&#10;	TX_TRN_ACTIVE_AUTO_MODE_EN<4>=0x1&#13;&#10;TLB_TX_TLB_TX_PAM4_CFG0r [0x7001d175] = 0x0001&#13;&#10;	PAM4_GRAY_ENC_EN<0>=0x1&#13;&#10;TLB_TX_RMT_LPBK_PD_STSr [0x7001d178] = 0x0002&#13;&#10;	RMT_LPBK_PD_EARLY_IND<1>=0x1&#13;&#10;TLB_TX_TLB_TX_BC_ENC_CFG1r [0x7001d17a] = 0xf628&#13;&#10;	BC_ENC_DATA_LSB<15:0>=0xf628&#13;&#10;CORE_PLL_TOP_USER_CTLr [0x7001d184] = 0x4000&#13;&#10;	AFE_S_PLL_PWRDN<14>=0x1&#13;&#10;CORE_PLL_PLL_DP_RST_ST_STSr [0x7001d188] = 0x0007&#13;&#10;	CORE_DP_RESET_STATE<2:0>=0x7&#13;&#10;CORE_PLL_CORE_PLL_COM_STS2r [0x7001d189] = 0x0001&#13;&#10;	PLL_PWRDN_OR<0>=0x1&#13;&#10;CORE_PLL_PLL_CFG_FWAPI_DATA0r [0x7001d18d] = 0x0062&#13;&#10;	PLL_CFG_FWAPI_DATA0<15:0>=0x62&#13;&#10;LN_ADDR1r [0x7001d191] = 0x0101&#13;&#10;	RX_LANE_ADDR_1<4:0>=0x1&#13;&#10;	TX_LANE_ADDR_1<12:8>=0x1&#13;&#10;LN_ADDR2r [0x7001d192] = 0x0202&#13;&#10;	RX_LANE_ADDR_2<4:0>=0x2&#13;&#10;	TX_LANE_ADDR_2<12:8>=0x2&#13;&#10;LN_ADDR3r [0x7001d193] = 0x0303&#13;&#10;	RX_LANE_ADDR_3<4:0>=0x3&#13;&#10;	TX_LANE_ADDR_3<12:8>=0x3&#13;&#10;LN_ADDR4r [0x7001d194] = 0x0404&#13;&#10;	RX_LANE_ADDR_4<4:0>=0x4&#13;&#10;	TX_LANE_ADDR_4<12:8>=0x4&#13;&#10;LN_ADDR5r [0x7001d195] = 0x0505&#13;&#10;	RX_LANE_ADDR_5<4:0>=0x5&#13;&#10;	TX_LANE_ADDR_5<12:8>=0x5&#13;&#10;LN_ADDR6r [0x7001d196] = 0x0606&#13;&#10;	RX_LANE_ADDR_6<4:0>=0x6&#13;&#10;	TX_LANE_ADDR_6<12:8>=0x6&#13;&#10;LN_ADDR7r [0x7001d197] = 0x0707&#13;&#10;	RX_LANE_ADDR_7<4:0>=0x7&#13;&#10;	TX_LANE_ADDR_7<12:8>=0x7&#13;&#10;DIG_COM_B_CTL_CLK4SYNC_DIV2_0r [0x7001d19b] = 0x0040&#13;&#10;	CLK4SYNC_DIV2_S_COMCLK_SEL<6>=0x1&#13;&#10;DIG_COM_B_STS_CLK4SYNC_DIV2_0r [0x7001d19c] = 0x0003&#13;&#10;	CLK4SYNC_DIV2_COMCLK_SEL<0>=0x1&#13;&#10;	CLK4SYNC_DIV2_LOC<1>=0x1&#13;&#10;DIG_COM_B_CTL_UC_CLK0r [0x7001d19d] = 0x0035&#13;&#10;	MICRO_CLK_VCO_DIV<2:0>=0x5&#13;&#10;	MICRO_CLK_VCO_SELECT<4>=0x1&#13;&#10;	MICRO_CLK_LOC_MON_EN<5>=0x1&#13;&#10;RX_LN_DBG_RST_CTLr [0x7001d1a4] = 0x0003&#13;&#10;	LN_RX_S_RSTB<0>=0x1&#13;&#10;	LN_RX_DP_S_RSTB<1>=0x1&#13;&#10;LN_CFG_FWAPI_DATA0r [0x7001d1ad] = 0x4404&#13;&#10;	LANE_CFG_FWAPI_DATA0<15:0>=0x4404&#13;&#10;TX_LN_DBG_RST_CTLr [0x7001d1b4] = 0x0003&#13;&#10;	LN_TX_S_RSTB<0>=0x1&#13;&#10;	LN_TX_DP_S_RSTB<1>=0x1&#13;&#10;TX_PMD_LN_MODE_STSr [0x7001d1b8] = 0x0008&#13;&#10;	PMD_TX_LANE_MODE<15:0>=0x8&#13;&#10;TX_CLK_N_RST_MISC_CTLr [0x7001d1bd] = 0x0001&#13;&#10;	TX_PI_LOOP_FILTER_STABLE<0>=0x1&#13;&#10;RXCOM_OSR_MODE_CTLr [0x7001d1c0] = 0xc010&#13;&#10;	RX_PAM4_MODE_FRC_VAL<6:4>=0x1&#13;&#10;	RX_PAM4_MODE_FRC<14>=0x1&#13;&#10;	RX_OSR_MODE_FRC<15>=0x1&#13;&#10;RXCOM_LN_CLK_RST_N_PWRDWN_CTLr [0x7001d1c1] = 0x0001&#13;&#10;	RX_LN_DP_S_RSTB<0>=0x1&#13;&#10;RXCOM_PLL_SEL_CTLr [0x7001d1c7] = 0x0001&#13;&#10;	RX_PLL_SELECT<0>=0x1&#13;&#10;RXCOM_OSR_MODE_STS_MC_MASKr [0x7001d1cb] = 0x0010&#13;&#10;	RX_PAM4_MODE<6:4>=0x1&#13;&#10;RXCOM_LN_S_RSTB_CTLr [0x7001d1ce] = 0x0001&#13;&#10;	RX_LN_S_RSTB<0>=0x1&#13;&#10;TXCOM_OSR_MODE_CTLr [0x7001d1d0] = 0xc010&#13;&#10;	TX_PAM4_MODE_FRC_VAL<6:4>=0x1&#13;&#10;	TX_PAM4_MODE_FRC<14>=0x1&#13;&#10;	TX_OSR_MODE_FRC<15>=0x1&#13;&#10;TXCOM_LN_CLK_RST_N_PWRDWN_CTLr [0x7001d1d1] = 0x0001&#13;&#10;	TX_LN_DP_S_RSTB<0>=0x1&#13;&#10;TXCOM_PLL_SEL_CTLr [0x7001d1d7] = 0x0001&#13;&#10;	TX_PLL_SELECT<0>=0x1&#13;&#10;TXCOM_OSR_MODE_STS_MC_MASKr [0x7001d1db] = 0x0010&#13;&#10;	TX_PAM4_MODE<6:4>=0x1&#13;&#10;TXCOM_LN_S_RSTB_CTLr [0x7001d1de] = 0x0001&#13;&#10;	TX_LN_S_RSTB<0>=0x1&#13;&#10;TLB_RX_B_TLB_RX_B_CFG0r [0x7001d1e0] = 0x2110&#13;&#10;	BC_DEC_LOCK_CNT<7:4>=0x1&#13;&#10;	BC_DEC_ALIGN_TIMER_CNT<12:8>=0x1&#13;&#10;	BC_DEC_ALIGN_CHECK_SEC_EN<13>=0x1&#13;&#10;TLB_RX_B_TLB_RX_B_CFG1r [0x7001d1e1] = 0xf628&#13;&#10;	BC_DEC_FRM_PAT<15:0>=0xf628&#13;&#10;TLB_RX_B_TLB_RX_B_CFG2r [0x7001d1e2] = 0x03a0&#13;&#10;	BC_DEC_MSG_CONS_CNT<6:4>=0x2&#13;&#10;	BC_DEC_OOL_CNT<11:7>=0x7&#13;&#10;TLB_RX_B_TLB_RX_B_CFG3r [0x7001d1e3] = 0x0080&#13;&#10;	SYM_ROTATE_BC_DEC_EN<7>=0x1&#13;&#10;TLB_RX_B_TLB_RX_B_CFG4r [0x7001d1e4] = 0x000f&#13;&#10;	BC_DEC_INTR_MASK_LOCK<0>=0x1&#13;&#10;	BC_DEC_INTR_MASK_OOL<1>=0x1&#13;&#10;	BC_DEC_INTR_MASK_MSG_MSB_READY<2>=0x1&#13;&#10;	BC_DEC_INTR_MASK_MSG_LSB_READY<3>=0x1&#13;&#10;TLB_RX_B_TLB_RX_B_STS1r [0x7001d1ed] = 0x0001&#13;&#10;	BC_DEC_SM_STATE_ONE_HOT<3:0>=0x1&#13;&#10;TLB_RX_C_TLB_RX_C_CFG0r [0x7001d1f0] = 0x440c&#13;&#10;	TLB_ERR_ERROR_COUNT_THRESH<5:2>=0x3&#13;&#10;	TLB_ERR_FEC_SIZE<15:10>=0x11&#13;&#10;TLB_RX_C_TLB_RX_C_CFG1r [0x7001d1f1] = 0x0003&#13;&#10;	TLB_ERR_HISTOGRAM_ERROR_THRESH<3:0>=0x3&#13;&#10;UC_CLK_CTL0r [0x7001d200] = 0x0001&#13;&#10;	MICRO_MASTER_CLK_EN<0>=0x1&#13;&#10;UC_RST_CTL0r [0x7001d201] = 0xc001&#13;&#10;	MICRO_MASTER_RSTB<0>=0x1&#13;&#10;	MICRO_SW_TIMESTAMP_TIMER_RSTB<14>=0x1&#13;&#10;	MICRO_PRAM_IF_RSTB<15>=0x1&#13;&#10;UC_AHB_CTL0r [0x7001d202] = 0x0010&#13;&#10;	MICRO_RA_RDDATASIZE<5:4>=0x1&#13;&#10;UC_AHB_STS0r [0x7001d203] = 0x0001&#13;&#10;	MICRO_RA_INITDONE<0>=0x1&#13;&#10;UC_AHB_WRADDR_LSWr [0x7001d204] = 0x5184&#13;&#10;	MICRO_RA_WRADDR_LSW<15:0>=0x5184&#13;&#10;UC_AHB_WRADDR_MSWr [0x7001d205] = 0x2000&#13;&#10;	MICRO_RA_WRADDR_MSW<15:0>=0x2000&#13;&#10;UC_AHB_WRDATA_LSWr [0x7001d206] = 0x00c0&#13;&#10;	MICRO_RA_WRDATA_LSW<15:0>=0xc0&#13;&#10;UC_AHB_RDADDR_LSWr [0x7001d208] = 0x5182&#13;&#10;	MICRO_RA_RDADDR_LSW<15:0>=0x5182&#13;&#10;UC_AHB_RDADDR_MSWr [0x7001d209] = 0x2000&#13;&#10;	MICRO_RA_RDADDR_MSW<15:0>=0x2000&#13;&#10;UC_AHB_RDDATA_LSWr [0x7001d20a] = 0xa000&#13;&#10;	MICRO_RA_RDDATA_LSW<15:0>=0xa000&#13;&#10;UC_PVT_STS0r [0x7001d210] = 0x0289&#13;&#10;	MICRO_PVT_TEMPDATA_RMI<9:0>=0x289&#13;&#10;UC_RMI_RA_AINC_NXT_WRADDR_LSWr [0x7001d213] = 0x5185&#13;&#10;	MICRO_RA_AUTOINC_NXT_WRADDR_LSW<15:0>=0x5185&#13;&#10;UC_RMI_RA_AINC_NXT_RDADDR_LSWr [0x7001d214] = 0x5184&#13;&#10;	MICRO_RA_AUTOINC_NXT_RDADDR_LSW<15:0>=0x5184&#13;&#10;UC_RMI_PR_AINC_NXT_WRADDR_LSWr [0x7001d215] = 0x1274&#13;&#10;	MICRO_PR_AUTOINC_NXT_WRADDR_LSW<15:0>=0x1274&#13;&#10;UC_RMI_RAM_CR_CRCSTS0r [0x7001d218] = 0x6d6e&#13;&#10;	MICRO_CR_CRC_CHECKSUM<15:0>=0x6d6e&#13;&#10;UC_RMI_UC_HARDFAULT_CTL0r [0x7001d219] = 0x0e01&#13;&#10;	MICRO_PMI_HP_ERROR_INTR_EN<0>=0x1&#13;&#10;	MICRO_PMI_HP_WORD_ACCESS_ERR_HRESP_EN<9>=0x1&#13;&#10;	MICRO_PMI_HP_ACK_TIMEOUT_HRESP_EN<10>=0x1&#13;&#10;	MICRO_M0P_DEFAULT_SLAVE_ERROR_HRESP_EN<11>=0x1&#13;&#10;UC_RMI_UC_SDK_STS0r [0x7001d21a] = 0x400f&#13;&#10;	MICRO_UC_ACTIVE_0<0>=0x1&#13;&#10;	MICRO_UC_ACTIVE_1<1>=0x1&#13;&#10;	MICRO_UC_ACTIVE_2<2>=0x1&#13;&#10;	MICRO_UC_ACTIVE_3<3>=0x1&#13;&#10;	MICRO_NUM_UC_CORES<15:12>=0x4&#13;&#10;UC_RMI_UC_DBGGER_ID_LSWr [0x7001d21b] = 0x617f&#13;&#10;	MICRO_DEBUGGER_ID_LSW<15:0>=0x617f&#13;&#10;UC_RMI_UC_DBGGER_ID_MSWr [0x7001d21c] = 0x0036&#13;&#10;	MICRO_DEBUGGER_ID_MSW<11:0>=0x36&#13;&#10;UC_RMI_UC_MISC_STS0r [0x7001d21d] = 0x0010&#13;&#10;	MICRO_PR_AUTOINC_NXT_WRADDR_MSB<4>=0x1&#13;&#10;UC_RAM_ECCSTS1r [0x7001d223] = 0x001e&#13;&#10;	MICRO_RA_ECC_RDDATA<6:0>=0x1e&#13;&#10;UC_RAM_CTL0r [0x7001d227] = 0x8383&#13;&#10;	MICRO_CR_ACCESS_EN<0>=0x1&#13;&#10;	MICRO_CR_IGNORE_MICRO_CODE_WRITES<1>=0x1&#13;&#10;	MICRO_CR_LOWPOWER_EN<7>=0x1&#13;&#10;	MICRO_DR_ACCESS_EN<8>=0x1&#13;&#10;	MICRO_DR_IGNORE_MICRO_CODE_WRITES<9>=0x1&#13;&#10;	MICRO_DR_LOWPOWER_EN<15>=0x1&#13;&#10;UC_RAM_CTL1r [0x7001d228] = 0x0700&#13;&#10;	MICRO_DR_CODE_SIZE<14:8>=0x7&#13;&#10;UC_RMI_SILICON_DBG_STS0r [0x7001d22d] = 0x0007&#13;&#10;	MICRO_SILICON_DEBUG_STATUS_MUXED_DATA<15:0>=0x7&#13;&#10;UC_RAM_CTL2r [0x7001d22e] = 0x98d0&#13;&#10;	MICRO_CORE_STACK_SIZE<13:2>=0x634&#13;&#10;	MICRO_CORE_STACK_EN<15>=0x1&#13;&#10;UC_UC_CORE_CLK_CTL0r [0x7001d240] = 0x0001&#13;&#10;	MICRO_CORE_CLK_EN<0>=0x1&#13;&#10;UC_UC_CORE_RST_CTL0r [0x7001d241] = 0x8001&#13;&#10;	MICRO_CORE_RSTB<0>=0x1&#13;&#10;	MICRO_SW_PMI_HP_RSTB<15>=0x1&#13;&#10;UC_UC_CORE_CTL0r [0x7001d243] = 0x0003&#13;&#10;	MICRO_CORE_LN_SEL<7:0>=0x3&#13;&#10;UC_UC_CORE_LOW_PWR_CTL0r [0x7001d245] = 0x000e&#13;&#10;	MICRO_SLEEPHOLDREQ_N<1>=0x1&#13;&#10;	MICRO_M0P_GCLK_FRCVAL<2>=0x1&#13;&#10;	MICRO_M0P_GCLK_FRC<3>=0x1&#13;&#10;UC_UC_CORE_LOW_PWR_STS0r [0x7001d246] = 0x0002&#13;&#10;	MICRO_SLEEPHOLDACK_N<1>=0x1&#13;&#10;UC_UC_CORE_CFG_FWAPI_DATA0r [0x7001d24d] = 0x0003&#13;&#10;	MICRO_CORE_CFG_FWAPI_DATA0<15:0>=0x3&#13;&#10;TLB_ERR_AGGR_TLB_ERR_AGGR_CFG0r [0x7001d310] = 0x000c&#13;&#10;	TLB_ERR_AGGR_ERROR_COUNT_THRESH<5:2>=0x3&#13;&#10;TLB_ERR_AGGR_TLB_ERR_AGGR_CFG1r [0x7001d311] = 0x00a3&#13;&#10;	TLB_ERR_AGGR_HISTOGRAM_ERROR_THRESH<3:0>=0x3&#13;&#10;	TLB_ERR_AGGR_GCLK_DIV2_EN_IGNORE<5>=0x1&#13;&#10;	TLB_ERR_AGGR_ACTIVE_PATTERN_DEPTH<8:6>=0x2&#13;&#10;DSC_RX_DFE_TAP2_CTLr [0x7001d414] = 0x0421&#13;&#10;	RXC_DFE_TAP2_VAL<4:0>=0x1&#13;&#10;	RXB_DFE_TAP2_VAL<9:5>=0x1&#13;&#10;	RXA_DFE_TAP2_VAL<14:10>=0x1&#13;&#10;DSC_RX_DFE_TAP2_3_CTLr [0x7001d415] = 0x0463&#13;&#10;	RXB_DFE_TAP3_VAL<4:0>=0x3&#13;&#10;	RXA_DFE_TAP3_VAL<9:5>=0x3&#13;&#10;	RXD_DFE_TAP2_VAL<14:10>=0x1&#13;&#10;DSC_RX_DFE_TAP3_CTLr [0x7001d416] = 0x0063&#13;&#10;	RXD_DFE_TAP3_VAL<4:0>=0x3&#13;&#10;	RXC_DFE_TAP3_VAL<9:5>=0x3&#13;&#10;DSC_SLCR_DFE_TAPS_CTLr [0x7001d42d] = 0x0001&#13;&#10;	ANA_TIMER_T2<5:0>=0x1&#13;&#10;DSC_RX_PF_CTL_DC_OFFS_AND_VGAr [0x7001d42e] = 0x199a&#13;&#10;	RX_VGA_THRESH_SEL<6:0>=0x1a&#13;&#10;	RX_PF2_CTRL_VAL<9:7>=0x3&#13;&#10;	RX_PF_CTRL_VAL<14:10>=0x6&#13;&#10;DSC_RX_PI_B_CTL_10r [0x7001d449] = 0x0200&#13;&#10;	RX_PI_INLC_PHASE_DLY<9:8>=0x2&#13;&#10;MDIO_BCST_PORT_ADDRr [0x7001ffdc] = 0x001f&#13;&#10;	MDIO_BRCST_PORT_ADDR<4:0>=0x1f&#13;&#10;MDIO_MMD_SELr [0x7001ffdd] = 0x404d&#13;&#10;	MDIO_DEV_ID0_EN<0>=0x1&#13;&#10;	MDIO_DEV_PMD_EN<2>=0x1&#13;&#10;	MDIO_DEV_AN_EN<3>=0x1&#13;&#10;	MDIO_DEV_PCS_EN<6>=0x1&#13;&#10;	MDIO_MULTI_MMDS_EN<14>=0x1&#13;&#10;MDIO_AERr [0x7001ffde] = 0x0001&#13;&#10;	MDIO_AER<10:0>=0x1</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get 13 DIG_RST_CTL_PMDr">PHY Get 13 DIG_RST_CTL_PMDr</a></h5>
        <textarea cols='180' rows='4' >Port sfi13(0xa1):&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;	UC_ACTIVE<1>=0x0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get 13 DIG_RST_CTL_PMDr lane=0 pindx=0">PHY Get 13 DIG_RST_CTL_PMDr lane=0 pindx=0</a></h5>
        <textarea cols='180' rows='4' >Port sfi13(0xa1):&#13;&#10;DIG_RST_CTL_PMDr.0.0 [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1&#13;&#10;	UC_ACTIVE<1>=0x0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY Get 14 nz DIG_RST_CTL_PMDr">PHY Get 14 nz DIG_RST_CTL_PMDr</a></h5>
        <textarea cols='180' rows='3' >Port sfi14(0xa1):&#13;&#10;DIG_RST_CTL_PMDr [0x7001d101] = 0x0001&#13;&#10;	CORE_S_RSTB<0>=0x1</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY EYEScan 1 lane=0">PHY EYEScan 1 lane=0</a></h5>
        <textarea cols='180' rows='273' >[bcmLINK.0]Linkscan exiting&#13;&#10;for u=0 p=1 lane_mask=2:&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;    +--------------------------------------------------------------------+&#13;&#10;    | EYESCAN Phy: 0x0a0 lane_mask: 0x02                                 |&#13;&#10;    +--------------------------------------------------------------------+&#13;&#10;&#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 1   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111111111112222211111111111111111111111111&#13;&#10;   202mV : 111111111111111111111111111112222222222111111111111111111111111&#13;&#10;   200mV : 111111111111111111111111111222222222222221111111111111111111111&#13;&#10;   198mV : 111111111111111111111111111222222222222221111111111111111111111&#13;&#10;   196mV : 111111111111111111111111112222222222222222211111111111111111111&#13;&#10;   194mV : 111111111111111111111111122222222222222222221111111111111111111&#13;&#10;   192mV : 111111111111111111111111122222222222222222221111111111111111111&#13;&#10;   190mV : 111111111111111111111111222222222222222222222211111111111111111&#13;&#10;   188mV : 111111111111111111111111222222222222222222222221111111111111111&#13;&#10;   186mV : 111111111111111111111112222222332222222222222222111111111111111&#13;&#10;   184mV : 111111111111111111111112222222332222222222222222111111111111111&#13;&#10;   182mV : 111111111111111111111112222222333222222222222222211111111111111&#13;&#10;   180mV : 111111111111111111111122222223333222222222222222221111111111111&#13;&#10;   178mV : 111111111111111111111122222223333322222222222222221111111111111&#13;&#10;   176mV : 111111111111111111111122222223333322222222222222221111111111111&#13;&#10;   173mV : 111111111111111111111222222223343322222222222222222111111111111&#13;&#10;   171mV : 111111111111111111111222222233443332222222222222222211111111111&#13;&#10;   169mV : 111111111111111111112222222233444333222222222222222211111111111&#13;&#10;   167mV : 111111111111111111112222222233444333222222222222222211111111111&#13;&#10;   165mV : 111111111111111111112222222233454333222222222222222221111111111&#13;&#10;   163mV : 111111111111111111122222222334554433322222222222222222111111111&#13;&#10;   161mV : 111111111111111111122222222334565433322222222222222222111111111&#13;&#10;   159mV : 111111111111111111122222222334565443332222222222222222111111111&#13;&#10;   157mV : 111111111111111111122222222334565443332222222222222222111111111&#13;&#10;   155mV : 111111111111111111122222222334675543333222222222222222211111111&#13;&#10;   153mV : 111111111111111111222222223345676544333222222222222222211111111&#13;&#10;   151mV : 1111111111111111112222222233456:6544333322222222222222211111111&#13;&#10;   149mV : 1111111111111111112222222233457:7654333322222222222222211111111&#13;&#10;   147mV : 1111111111111111112222222233456:7654333322222222222222211111111&#13;&#10;   144mV : 1111111111111111112222222233457+7654433332222222222222221111111&#13;&#10;   142mV : 1111111111111111112222222334567: 765433332222222222222221111111&#13;&#10;   140mV : 111111111111111111222222233456 : 765443333222222222222221111111&#13;&#10;   138mV : 111111111111111111222222233457 :  75543333222222222222221111111&#13;&#10;   136mV : 111111111111111111222222233457 :  76544333222222222222221111111&#13;&#10;   134mV : 111111111111111111222222233457-+--76544333222222222222221111111&#13;&#10;   132mV : 111111111111111111222222333467 :   6544333222222222222222111111&#13;&#10;   130mV : 111111111111111111222222334567 :   7654333222222222222222111111&#13;&#10;   128mV : 11111111111111111122222233456  :   7654333222222222222222111111&#13;&#10;   126mV : 11111111111111111122222233456  :   7654333222222222222222111111&#13;&#10;   124mV : 11111111111111111122222233457--+---7544333222222222222222111111&#13;&#10;   122mV : 11111111111111111122222233457  :  76543332222222222222222111111&#13;&#10;   120mV : 11111111111111111122222233457  :  76543332222222222222222111111&#13;&#10;   118mV : 11111111111111111122222233457  :  76543332222222222222222111111&#13;&#10;   115mV : 11111111111111111122222233456  :  65443332222222222222222111111&#13;&#10;   113mV : 111111111111111111222222334467-+-765433322222222222222222111111&#13;&#10;   111mV : 111111111111111111222222333456 : 654433222222222222222222111111&#13;&#10;   109mV : 1111111111111111112222222334567:7654333222222222222222222111111&#13;&#10;   107mV : 111111111111111111122222233445677654332222222222222222222111111&#13;&#10;   105mV : 111111111111111111122222223345666543332222222222222222221111111&#13;&#10;   103mV : 111111111111111111122222223345566543322222222222222222221111111&#13;&#10;   101mV : 111111111111111111122222222334555443322222222222222222221111111&#13;&#10;    99mV : 111111111111111111122222222334555443322222222222222222221111111&#13;&#10;    97mV : 111111111111111111122222222334455433322222222222222222221111111&#13;&#10;    95mV : 111111111111111111122222222233444433222222222222222222221111111&#13;&#10;    93mV : 111111111111111111122222222233444333222222222222222222211111111&#13;&#10;    91mV : 111111111111111111122222222223344332222222222222222222211111111&#13;&#10;    89mV : 111111111111111111112222222223333322222222222222222222211111111&#13;&#10;    86mV : 111111111111111111112222222222333322222222222222222222111111111&#13;&#10;    84mV : 111111111111111111112222222222233222222222222222222221111111111&#13;&#10;    82mV : 111111111111111111112222222222222222222222222222222211111111111&#13;&#10;    80mV : 111111111111111111111222222222222222222222222222211111111111111&#13;&#10;    78mV : 111111111111111111111122222222222222222221111111111111111111111&#13;&#10;    76mV : 111111111111111111111111112222222222221111111111111111111111111&#13;&#10;    74mV : 111111111111111111111111111122222222111111111111111111111111111&#13;&#10;    72mV : 111111111111111111111111111111222111111111111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    62mV : 111111111111111111111111111122222222222221111111111111111111111&#13;&#10;    60mV : 111111111111111111111111111222222222222222211111111111111111111&#13;&#10;    57mV : 111111111111111111111111112222222222222222222211111111111111111&#13;&#10;    55mV : 111111111111111111111111122222222222222222222222111111111111111&#13;&#10;    53mV : 111111111111111111111111222222222222222222222222221111111111111&#13;&#10;    51mV : 111111111111111111111112222222233222222222222222222111111111111&#13;&#10;    49mV : 111111111111111111111112222222233322222222222222222211111111111&#13;&#10;    47mV : 111111111111111111111122222222333332222222222222222222111111111&#13;&#10;    45mV : 111111111111111111111222222222333332222222222222222222111111111&#13;&#10;    43mV : 111111111111111111112222222222334333222222222222222222211111111&#13;&#10;    41mV : 111111111111111111112222222223344333222222222222222222221111111&#13;&#10;    39mV : 111111111111111111112222222223344433322222222222222222221111111&#13;&#10;    37mV : 111111111111111111122222222223445433322222222222222222222111111&#13;&#10;    35mV : 111111111111111111122222222233455433322222222222222222222111111&#13;&#10;    33mV : 111111111111111111122222222233455443332222222222222222222111111&#13;&#10;    31mV : 111111111111111111122222222234466543332222222222222222222211111&#13;&#10;    28mV : 111111111111111111122222222334566544333222222222222222222211111&#13;&#10;    26mV : 111111111111111111122222222334566554333222222222222222222211111&#13;&#10;    24mV : 111111111111111111122222222334677654333322222222222222222211111&#13;&#10;    22mV : 111111111111111111222222223345677654433322222222222222222221111&#13;&#10;    20mV : 1111111111111111112222222233456+-754433332222222222222222221111&#13;&#10;    18mV : 1111111111111111112222222233457: 765433332222222222222222221111&#13;&#10;    16mV : 111111111111111111222222223346 :  65443333222222222222222221111&#13;&#10;    14mV : 111111111111111111222222233456 :  75543333222222222222222221111&#13;&#10;    12mV : 111111111111111111222222233457 :  76544333322222222222222221111&#13;&#10;    10mV : 111111111111111111222222233457-+--76544333322222222222222222111&#13;&#10;     8mV : 111111111111111111222222233467 :   6544333322222222222222222111&#13;&#10;     6mV : 11111111111111111122222233456  :   7654433332222222222222222111&#13;&#10;     4mV : 11111111111111111122222233456  :   7654433332222222222222222111&#13;&#10;     2mV : 11111111111111111122222233457  :   7655433332222222222222222111&#13;&#10;     0mV : 11111111111111111122222233457--+----765443332222222222222222111&#13;&#10;    -2mV : 11111111111111111122222233467  :    765443332222222222222222111&#13;&#10;    -4mV : 11111111111111111122222233457  :    :65443332222222222222222111&#13;&#10;    -6mV : 11111111111111111122222233457  :    765443332222222222222222111&#13;&#10;    -8mV : 11111111111111111122222233456  :    765443332222222222222222111&#13;&#10;   -10mV : 11111111111111111122222233456--+----655433332222222222222222111&#13;&#10;   -12mV : 111111111111111111222222334467 :   7654433332222222222222222111&#13;&#10;   -14mV : 111111111111111111222222233457 :   7654433332222222222222222111&#13;&#10;   -16mV : 111111111111111111222222233457 :   6544333322222222222222221111&#13;&#10;   -18mV : 111111111111111111222222233456 :  76544333322222222222222221111&#13;&#10;   -20mV : 1111111111111111112222222334567+--76543333222222222222222221111&#13;&#10;   -22mV : 1111111111111111111222222233457:  65443333222222222222222221111&#13;&#10;   -24mV : 1111111111111111111222222233457:  65443333222222222222222221111&#13;&#10;   -26mV : 1111111111111111111222222233456: 765433332222222222222222221111&#13;&#10;   -28mV : 1111111111111111111222222223446: 654433332222222222222222221111&#13;&#10;   -31mV : 111111111111111111122222222334577654433322222222222222222211111&#13;&#10;   -33mV : 111111111111111111122222222334577654333322222222222222222211111&#13;&#10;   -35mV : 111111111111111111122222222334566544333222222222222222222211111&#13;&#10;   -37mV : 111111111111111111122222222234466543333222222222222222222211111&#13;&#10;   -39mV : 111111111111111111122222222233456543332222222222222222222111111&#13;&#10;   -41mV : 111111111111111111122222222233455443332222222222222222222111111&#13;&#10;   -43mV : 111111111111111111112222222223455433322222222222222222222111111&#13;&#10;   -45mV : 111111111111111111112222222223344433322222222222222222221111111&#13;&#10;   -47mV : 111111111111111111112222222223344433222222222222222222221111111&#13;&#10;   -49mV : 111111111111111111111222222222334333222222222222222222211111111&#13;&#10;   -51mV : 111111111111111111111122222222333332222222222222222222211111111&#13;&#10;   -53mV : 111111111111111111111122222222333332222222222222222222111111111&#13;&#10;   -55mV : 111111111111111111111112222222233322222222222222222221111111111&#13;&#10;   -57mV : 111111111111111111111111222222233322222222222222222111111111111&#13;&#10;   -60mV : 111111111111111111111111122222222222222222222222221111111111111&#13;&#10;   -62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -74mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -76mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -78mV : 111111111111111111111111111112222211111111111111111111111111111&#13;&#10;   -80mV : 111111111111111111111111112222222222111111111111111111111111111&#13;&#10;   -82mV : 111111111111111111111112222222222222222111111111111111111111111&#13;&#10;   -84mV : 111111111111111111111222222222222222222222111111111111111111111&#13;&#10;   -86mV : 111111111111111111112222222222222222222222222222111111111111111&#13;&#10;   -89mV : 111111111111111111112222222222222222222222222222222211111111111&#13;&#10;   -91mV : 111111111111111111112222222222333322222222222222222221111111111&#13;&#10;   -93mV : 111111111111111111112222222223333322222222222222222222111111111&#13;&#10;   -95mV : 111111111111111111122222222223333332222222222222222222211111111&#13;&#10;   -97mV : 111111111111111111122222222233344332222222222222222222211111111&#13;&#10;   -99mV : 111111111111111111122222222233444433222222222222222222221111111&#13;&#10;  -101mV : 111111111111111111122222222233444433222222222222222222221111111&#13;&#10;  -103mV : 111111111111111111122222222334454433222222222222222222221111111&#13;&#10;  -105mV : 111111111111111111122222222334555433322222222222222222221111111&#13;&#10;  -107mV : 111111111111111111122222222334565443322222222222222222221111111&#13;&#10;  -109mV : 111111111111111111122222223345566543332222222222222222222111111&#13;&#10;  -111mV : 111111111111111111122222223345666544332222222222222222222111111&#13;&#10;  -113mV : 111111111111111111122222233456777654333222222222222222222111111&#13;&#10;  -115mV : 1111111111111111112222222334567:7654333222222222222222222111111&#13;&#10;  -118mV : 111111111111111111222222233457 : 654433322222222222222222111111&#13;&#10;  -120mV : 111111111111111111222222334567 : 765433322222222222222222111111&#13;&#10;  -122mV : 111111111111111111222222334567 : 765433322222222222222222111111&#13;&#10;  -124mV : 11111111111111111122222233456--+-765443332222222222222222111111&#13;&#10;  -126mV : 11111111111111111122222233457  :  76543332222222222222222111111&#13;&#10;  -128mV : 11111111111111111122222233457  :  76543332222222222222222111111&#13;&#10;  -130mV : 11111111111111111122222233457  :   6544333222222222222222111111&#13;&#10;  -132mV : 11111111111111111122222233457  :   7554333222222222222222111111&#13;&#10;  -134mV : 11111111111111111122222233456--+---7654333222222222222222111111&#13;&#10;  -136mV : 11111111111111111122222233456  :   7654333222222222222222111111&#13;&#10;  -138mV : 11111111111111111122222233456  :   7654333222222222222222111111&#13;&#10;  -140mV : 111111111111111111222222333467 :   7654333222222222222222111111&#13;&#10;  -142mV : 111111111111111111222222233457 :  76544333222222222222222111111&#13;&#10;  -144mV : 111111111111111111222222233457-+--76544333222222222222222111111&#13;&#10;  -147mV : 111111111111111111222222233456 :  75543333222222222222222111111&#13;&#10;  -149mV : 111111111111111111222222233456 :  76543333222222222222222111111&#13;&#10;  -151mV : 1111111111111111112222222334567:  65443333222222222222221111111&#13;&#10;  -153mV : 1111111111111111112222222233467: 765443332222222222222221111111&#13;&#10;  -155mV : 1111111111111111112222222233457+-755433332222222222222221111111&#13;&#10;  -157mV : 1111111111111111112222222233457: 654433332222222222222221111111&#13;&#10;  -159mV : 1111111111111111112222222233457:7654433322222222222222221111111&#13;&#10;  -161mV : 1111111111111111111222222233456:7654333322222222222222221111111&#13;&#10;  -163mV : 111111111111111111122222222345676544333222222222222222211111111&#13;&#10;  -165mV : 111111111111111111122222222334576543333222222222222222211111111&#13;&#10;  -167mV : 111111111111111111122222222334565443332222222222222222211111111&#13;&#10;  -169mV : 111111111111111111122222222334565443332222222222222222211111111&#13;&#10;  -171mV : 111111111111111111112222222334565433332222222222222222111111111&#13;&#10;  -173mV : 111111111111111111112222222234454433322222222222222222111111111&#13;&#10;  -176mV : 111111111111111111112222222233454333222222222222222222111111111&#13;&#10;  -178mV : 111111111111111111112222222233454333222222222222222222111111111&#13;&#10;  -180mV : 111111111111111111111222222233444333222222222222222221111111111&#13;&#10;  -182mV : 111111111111111111111222222233443332222222222222222221111111111&#13;&#10;  -184mV : 111111111111111111111122222223343332222222222222222211111111111&#13;&#10;  -186mV : 111111111111111111111122222223343332222222222222222211111111111&#13;&#10;  -188mV : 111111111111111111111122222223333322222222222222222111111111111&#13;&#10;  -190mV : 111111111111111111111112222223333222222222222222222111111111111&#13;&#10;  -192mV : 111111111111111111111112222222333222222222222222221111111111111&#13;&#10;  -194mV : 111111111111111111111112222222333222222222222222221111111111111&#13;&#10;  -196mV : 111111111111111111111111222222332222222222222222211111111111111&#13;&#10;  -198mV : 111111111111111111111111222222222222222222222222111111111111111&#13;&#10;  -200mV : 111111111111111111111111222222222222222222222222111111111111111&#13;&#10;  -202mV : 111111111111111111111111122222222222222222222211111111111111111&#13;&#10;  -205mV : 111111111111111111111111112222222222222222222111111111111111111&#13;&#10;  -207mV : 111111111111111111111111111222222222222222211111111111111111111&#13;&#10;  -209mV : 111111111111111111111111111222222222222222211111111111111111111&#13;&#10;  -211mV : 111111111111111111111111111122222222222222111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111111222222222211111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111111222222222211111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111112222211111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY EYEScan 13 type=1">PHY EYEScan 13 type=1</a></h5>
        <textarea cols='180' rows='273' >[bcmLINK.0]Linkscan exiting&#13;&#10;for u=0 p=13 lane_mask=20:&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;    +--------------------------------------------------------------------+&#13;&#10;    | EYESCAN Phy: 0x0a1 lane_mask: 0x20                                 |&#13;&#10;    +--------------------------------------------------------------------+&#13;&#10;&#13;&#10;&#13;&#10;****  SERDES EYE SCAN CORE 0 LANE 5   ****&#13;&#10;&#13;&#10; Each character N represents approximate error rate 1e-N at that location&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;   263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   202mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   200mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   198mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   196mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   194mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   192mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   190mV : 111111111111111111111111111111122222111111111111111111111111111&#13;&#10;   188mV : 111111111111111111111111111222222222221111111111111111111111111&#13;&#10;   186mV : 111111111111111111111111112222222222222211111111111111111111111&#13;&#10;   184mV : 111111111111111111111111112222222222222211111111111111111111111&#13;&#10;   182mV : 111111111111111111111111122222222222222222111111111111111111111&#13;&#10;   180mV : 111111111111111111111111222222222222222222221111111111111111111&#13;&#10;   178mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;   176mV : 111111111111111111111112222222222222222222222111111111111111111&#13;&#10;   173mV : 111111111111111111111122222223332222222222222211111111111111111&#13;&#10;   171mV : 111111111111111111111122222223333222222222222222111111111111111&#13;&#10;   169mV : 111111111111111111111222222233333322222222222222211111111111111&#13;&#10;   167mV : 111111111111111111111222222233333322222222222222211111111111111&#13;&#10;   165mV : 111111111111111111111222222233433322222222222222221111111111111&#13;&#10;   163mV : 111111111111111111112222222334443332222222222222222111111111111&#13;&#10;   161mV : 111111111111111111122222222334444333222222222222222211111111111&#13;&#10;   159mV : 111111111111111111122222222334554333222222222222222211111111111&#13;&#10;   157mV : 111111111111111111122222222334554333222222222222222211111111111&#13;&#10;   155mV : 111111111111111111222222223344554433322222222222222221111111111&#13;&#10;   153mV : 111111111111111111222222223345655433332222222222222221111111111&#13;&#10;   151mV : 111111111111111112222222223345665443332222222222222222111111111&#13;&#10;   149mV : 111111111111111112222222233445665543333222222222222222111111111&#13;&#10;   147mV : 111111111111111112222222233445765543333222222222222222111111111&#13;&#10;   144mV : 111111111111111112222222233456776544333322222222222222211111111&#13;&#10;   142mV : 111111111111111122222222233456 :6554333322222222222222211111111&#13;&#10;   140mV : 111111111111111122222222334456 :7654433332222222222222211111111&#13;&#10;   138mV : 111111111111111122222222334567 : 655433333222222222222211111111&#13;&#10;   136mV : 11111111111111112222222233456  : 765443333322222222222221111111&#13;&#10;   134mV : 11111111111111112222222233456--+-765443333222222222222221111111&#13;&#10;   132mV : 11111111111111112222222334467  : 765544333322222222222221111111&#13;&#10;   130mV : 11111111111111112222222334567  :  76544333322222222222221111111&#13;&#10;   128mV : 1111111111111111222222233456   :  76554433332222222222221111111&#13;&#10;   126mV : 1111111111111111222222233457   :   7654433332222222222221111111&#13;&#10;   124mV : 1111111111111111222222334467---+----654433332222222222222111111&#13;&#10;   122mV : 111111111111111122222233456    :    755433332222222222222111111&#13;&#10;   120mV : 111111111111111122222233456    :    755433332222222222222111111&#13;&#10;   118mV : 111111111111111122222233456    :    755433332222222222222111111&#13;&#10;   115mV : 111111111111111122222233457    :   7654433332222222222222111111&#13;&#10;   113mV : 111111111111111122222233457----+---7654433322222222222222111111&#13;&#10;   111mV : 111111111111111122222233456    :   6544333322222222222222111111&#13;&#10;   109mV : 1111111111111111222222334567   :  76544333222222222222222111111&#13;&#10;   107mV : 1111111111111111222222334456   :  75543333222222222222222111111&#13;&#10;   105mV : 11111111111111112222223334567  : 765443332222222222222222111111&#13;&#10;   103mV : 11111111111111112222222334456--+-765433322222222222222222111111&#13;&#10;   101mV : 111111111111111122222223334567 :7654433322222222222222222111111&#13;&#10;    99mV : 111111111111111122222223334567 :7654433322222222222222222111111&#13;&#10;    97mV : 111111111111111122222222334456776654333222222222222222222111111&#13;&#10;    95mV : 111111111111111112222222233456666544332222222222222222222111111&#13;&#10;    93mV : 111111111111111112222222233445565543332222222222222222222111111&#13;&#10;    91mV : 111111111111111112222222223344555443322222222222222222222111111&#13;&#10;    89mV : 111111111111111112222222223334444433222222222222222222222111111&#13;&#10;    86mV : 111111111111111112222222222333444333222222222222222222221111111&#13;&#10;    84mV : 111111111111111112222222222233333332222222222222222222221111111&#13;&#10;    82mV : 111111111111111112222222222223333322222222222222222222221111111&#13;&#10;    80mV : 111111111111111112222222222223333222222222222222222222211111111&#13;&#10;    78mV : 111111111111111111222222222222222222222222222222222222111111111&#13;&#10;    76mV : 111111111111111111222222222222222222222222222222222221111111111&#13;&#10;    74mV : 111111111111111111222222222222222222222222222222211111111111111&#13;&#10;    72mV : 111111111111111111111111122222222222222211111111111111111111111&#13;&#10;    70mV : 111111111111111111111111111112222221111111111111111111111111111&#13;&#10;    68mV : 111111111111111111111111111122222221111111111111111111111111111&#13;&#10;    66mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;    60mV : 111111111111111111111111111222222222222211111111111111111111111&#13;&#10;    57mV : 111111111111111111111111112222222222222222211111111111111111111&#13;&#10;    55mV : 111111111111111111111111222222222222222222222211111111111111111&#13;&#10;    53mV : 111111111111111111111112222222222222222222222222111111111111111&#13;&#10;    51mV : 111111111111111111111122222222223222222222222222211111111111111&#13;&#10;    49mV : 111111111111111111111222222222233322222222222222222111111111111&#13;&#10;    47mV : 111111111111111111112222222222333332222222222222222221111111111&#13;&#10;    45mV : 111111111111111111122222222223333332222222222222222222111111111&#13;&#10;    43mV : 111111111111111111222222222223344333222222222222222222111111111&#13;&#10;    41mV : 111111111111111111222222222233344433222222222222222222211111111&#13;&#10;    39mV : 111111111111111112222222222233444433322222222222222222221111111&#13;&#10;    37mV : 111111111111111112222222222333455433322222222222222222221111111&#13;&#10;    35mV : 111111111111111112222222222334455443332222222222222222221111111&#13;&#10;    33mV : 111111111111111122222222222334566543333222222222222222222111111&#13;&#10;    31mV : 111111111111111122222222223334566544333222222222222222222111111&#13;&#10;    28mV : 111111111111111122222222223345677654333322222222222222222111111&#13;&#10;    26mV : 111111111111111122222222233345677654433322222222222222222211111&#13;&#10;    24mV : 1111111111111111222222222334456: 755433332222222222222222211111&#13;&#10;    22mV : 1111111111111111222222222334567: 765443333222222222222222211111&#13;&#10;    20mV : 1111111111111111222222223334567+--65443333222222222222222211111&#13;&#10;    18mV : 111111111111111122222222334456 :  76544333322222222222222211111&#13;&#10;    16mV : 111111111111111122222222334567 :  76544333322222222222222211111&#13;&#10;    14mV : 111111111111111122222223334567 :   7654433332222222222222211111&#13;&#10;    12mV : 11111111111111112222222334457  :   7654433333222222222222221111&#13;&#10;    10mV : 11111111111111112222222334567--+---7655443333222222222222221111&#13;&#10;     8mV : 11111111111111112222223334567  :    765443333222222222222221111&#13;&#10;     6mV : 1111111111111111222222334456   :    765443333222222222222221111&#13;&#10;     4mV : 1111111111111111222222334567   :    776544333322222222222221111&#13;&#10;     2mV : 1111111111111111222222334567   :    :76544333322222222222221111&#13;&#10;     0mV : 111111111111111122222233456----+----+76544333322222222222221111&#13;&#10;    -2mV : 111111111111111122222233456    :    :76544333322222222222221111&#13;&#10;    -4mV : 111111111111111122222233456    :    :76544333322222222222221111&#13;&#10;    -6mV : 1111111111111111222222334567   :    765443333222222222222221111&#13;&#10;    -8mV : 1111111111111111222222233457   :    765443333222222222222221111&#13;&#10;   -10mV : 1111111111111111222222233456---+---7655433333222222222222221111&#13;&#10;   -12mV : 11111111111111111222222334567  :   7654433332222222222222221111&#13;&#10;   -14mV : 11111111111111111222222233457  :   7654433332222222222222211111&#13;&#10;   -16mV : 11111111111111111222222233456  :  76544333322222222222222211111&#13;&#10;   -18mV : 111111111111111112222222334567 :  76544333322222222222222211111&#13;&#10;   -20mV : 111111111111111112222222233457-+--65443333222222222222222211111&#13;&#10;   -22mV : 111111111111111112222222233456 : 765443333222222222222222211111&#13;&#10;   -24mV : 1111111111111111122222222334567: 755433332222222222222222211111&#13;&#10;   -26mV : 1111111111111111122222222233457:7654433322222222222222222211111&#13;&#10;   -28mV : 111111111111111112222222223345677654333322222222222222222111111&#13;&#10;   -31mV : 111111111111111112222222222344576544333222222222222222222111111&#13;&#10;   -33mV : 111111111111111112222222222334566543333222222222222222222111111&#13;&#10;   -35mV : 111111111111111112222222222334455443332222222222222222221111111&#13;&#10;   -37mV : 111111111111111112222222222233455433322222222222222222221111111&#13;&#10;   -39mV : 111111111111111111222222222233444433322222222222222222221111111&#13;&#10;   -41mV : 111111111111111111222222222223344333222222222222222222211111111&#13;&#10;   -43mV : 111111111111111111122222222223334333222222222222222222111111111&#13;&#10;   -45mV : 111111111111111111112222222222333332222222222222222221111111111&#13;&#10;   -47mV : 111111111111111111111222222222333322222222222222222211111111111&#13;&#10;   -49mV : 111111111111111111111122222222233222222222222222222111111111111&#13;&#10;   -51mV : 111111111111111111111112222222222222222222222222211111111111111&#13;&#10;   -53mV : 111111111111111111111111222222222222222222222221111111111111111&#13;&#10;   -55mV : 111111111111111111111111122222222222222222222111111111111111111&#13;&#10;   -57mV : 111111111111111111111111111222222222222222111111111111111111111&#13;&#10;   -60mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -62mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -64mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;   -66mV : 111111111111111111111111111111222111111111111111111111111111111&#13;&#10;   -68mV : 111111111111111111111111111122222222111111111111111111111111111&#13;&#10;   -70mV : 111111111111111111111111111122222221111111111111111111111111111&#13;&#10;   -72mV : 111111111111111111111111222222222222222221111111111111111111111&#13;&#10;   -74mV : 111111111111111111122222222222222222222222222222111111111111111&#13;&#10;   -76mV : 111111111111111111222222222222222222222222222222222211111111111&#13;&#10;   -78mV : 111111111111111111222222222222222222222222222222222221111111111&#13;&#10;   -80mV : 111111111111111111222222222222333322222222222222222222111111111&#13;&#10;   -82mV : 111111111111111111222222222223333322222222222222222222211111111&#13;&#10;   -84mV : 111111111111111112222222222233333332222222222222222222211111111&#13;&#10;   -86mV : 111111111111111112222222222333344333222222222222222222211111111&#13;&#10;   -89mV : 111111111111111112222222222334444433222222222222222222221111111&#13;&#10;   -91mV : 111111111111111112222222223334555443322222222222222222221111111&#13;&#10;   -93mV : 111111111111111112222222233344565543332222222222222222221111111&#13;&#10;   -95mV : 111111111111111112222222233445666544332222222222222222221111111&#13;&#10;   -97mV : 111111111111111112222222333445676654333222222222222222221111111&#13;&#10;   -99mV : 1111111111111111122222223344567:7654433322222222222222222111111&#13;&#10;  -101mV : 1111111111111111122222223344567:7654433322222222222222222111111&#13;&#10;  -103mV : 111111111111111112222223334556-+-765433322222222222222222111111&#13;&#10;  -105mV : 111111111111111112222223344567 : 765443332222222222222222111111&#13;&#10;  -107mV : 111111111111111112222233344567 :  75443332222222222222222111111&#13;&#10;  -109mV : 11111111111111111222223334567  :  76543333222222222222222111111&#13;&#10;  -111mV : 11111111111111112222223344567  :   6544333322222222222222111111&#13;&#10;  -113mV : 1111111111111111222222334566---+---7654333322222222222222111111&#13;&#10;  -115mV : 1111111111111111222222334567   :   7654433322222222222222111111&#13;&#10;  -118mV : 111111111111111122222233456    :    655433332222222222222111111&#13;&#10;  -120mV : 111111111111111122222233456    :    765433332222222222222111111&#13;&#10;  -122mV : 111111111111111122222233456    :    765433332222222222222111111&#13;&#10;  -124mV : 111111111111111122222223456----+----655433332222222222221111111&#13;&#10;  -126mV : 1111111111111111222222233467   :   7654433332222222222221111111&#13;&#10;  -128mV : 1111111111111111222222233457   :   7654433332222222222221111111&#13;&#10;  -130mV : 1111111111111111222222233456   :  76544333322222222222221111111&#13;&#10;  -132mV : 1111111111111111222222223456   :  76544333322222222222221111111&#13;&#10;  -134mV : 11111111111111112222222233457--+--65543333322222222222221111111&#13;&#10;  -136mV : 11111111111111112222222233457  : 765543333322222222222221111111&#13;&#10;  -138mV : 11111111111111112222222233456  : 765443333222222222222211111111&#13;&#10;  -140mV : 111111111111111112222222334567 : 654433332222222222222211111111&#13;&#10;  -142mV : 111111111111111112222222233457 :7654433332222222222222211111111&#13;&#10;  -144mV : 111111111111111112222222233456-+7654333322222222222222211111111&#13;&#10;  -147mV : 111111111111111112222222233456776544333222222222222222111111111&#13;&#10;  -149mV : 111111111111111112222222233456 76544333222222222222222111111111&#13;&#10;  -151mV : 111111111111111111222222223345765543333222222222222222111111111&#13;&#10;  -153mV : 111111111111111111222222223345665443332222222222222222111111111&#13;&#10;  -155mV : 111111111111111111222222223345655433322222222222222221111111111&#13;&#10;  -157mV : 111111111111111111122222222344554433322222222222222221111111111&#13;&#10;  -159mV : 111111111111111111122222222344554433322222222222222221111111111&#13;&#10;  -161mV : 111111111111111111122222222334554333222222222222222211111111111&#13;&#10;  -163mV : 111111111111111111112222222334444333222222222222222211111111111&#13;&#10;  -165mV : 111111111111111111111222222233443332222222222222222111111111111&#13;&#10;  -167mV : 111111111111111111111222222233433322222222222222221111111111111&#13;&#10;  -169mV : 111111111111111111111222222233433322222222222222221111111111111&#13;&#10;  -171mV : 111111111111111111111122222223333322222222222222211111111111111&#13;&#10;  -173mV : 111111111111111111111122222223333222222222222222111111111111111&#13;&#10;  -176mV : 111111111111111111111112222222332222222222222221111111111111111&#13;&#10;  -178mV : 111111111111111111111112222222332222222222222221111111111111111&#13;&#10;  -180mV : 111111111111111111111111222222222222222222222111111111111111111&#13;&#10;  -182mV : 111111111111111111111111222222222222222222221111111111111111111&#13;&#10;  -184mV : 111111111111111111111111122222222222222222111111111111111111111&#13;&#10;  -186mV : 111111111111111111111111122222222222222222111111111111111111111&#13;&#10;  -188mV : 111111111111111111111111112222222222222221111111111111111111111&#13;&#10;  -190mV : 111111111111111111111111111122222222222111111111111111111111111&#13;&#10;  -192mV : 111111111111111111111111111111112222111111111111111111111111111&#13;&#10;  -194mV : 111111111111111111111111111111122222111111111111111111111111111&#13;&#10;  -196mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -198mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -200mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -202mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -205mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -207mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -209mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -211mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -213mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -215mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -217mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -219mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -221mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -223mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -225mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -227mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -229mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -231mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -234mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -236mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -238mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -240mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -242mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -244mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -246mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -248mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -250mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -252mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -254mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -256mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -258mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -260mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;  -263mV : 111111111111111111111111111111111111111111111111111111111111111&#13;&#10;         : -|----|----|----|----|----|----|----|----|----|----|----|----|-&#13;&#10;  UI/64  : -30  -25  -20  -15  -10  -5    0    5    10   15   20   25   30&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY EYEScan 13 type=4 ber_scan_mode=1 timer_control=100 max_err_control=51">PHY EYEScan 13 type=4 ber_scan_mode=1 timer_control=100 max_err_control=51</a></h5>
        <textarea cols='180' rows='81' >[bcmLINK.0]Linkscan exiting&#13;&#10; ber_scan_mode   = 1&#13;&#10; timer_control   = 100&#13;&#10; max_err_control = 51&#13;&#10;for u=0 p=13 lane_mask=20:&#13;&#10; baud rate       = 53125.000000MB/s &#13;&#10;Waiting for measurement time approx 150 seconds&#13;&#10;&#13;&#10;********** VERTICAL PROJECTION: BOTTOM ***********************&#13;&#10;BER @ -130 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -128 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -126 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -124 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -122 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -120 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -118 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -115 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -113 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -111 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -109 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -107 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -105 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -103 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @ -101 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -99 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -97 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -95 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -93 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -91 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -89 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -86 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -84 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -82 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -80 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -78 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -76 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -74 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -72 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -70 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -68 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -66 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -64 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -62 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -60 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -57 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -55 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -53 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -51 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -49 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -47 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -45 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -43 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -41 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -39 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -37 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -35 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -33 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -31 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -28 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -26 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -24 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -22 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -20 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -18 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -16 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -14 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -12 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @  -10 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @   -8 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @   -6 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @   -4 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @   -2 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER @    0 mV > 1e-1.81  (8355840 errors in 0.01 sec)&#13;&#10;BER *worse* than 1e-1.70&#13;&#10;No margin @ 1e-12, 1e-15 & 1e-18&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY BerProJ 1">PHY BerProJ 1</a></h5>
        <textarea cols='180' rows='65' >[bcmLINK.0]Linkscan exiting&#13;&#10;Getting optimized threshold for all the lanes...&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x0a0, Lane: 0x1&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;------------------------------------------------------------------------------------------------&#13;&#10;	Lane 1: Setting the histogram error count threshold to maximum value = 7 and PRBS error count threshold = 15&#13;&#10; &#13;&#10; ------------------------------------------------------------------------------------------------&#13;&#10;&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   15 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    7 errors per frame&#13;&#10;    Time Duration of Analysis    =   60 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;.&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 1&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x0a0, Lane: 0x1&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10;    FEC Frames with > 12 Errors (t=12) =        MAX &#13;&#10;    FEC Frames with > 13 Errors (t=13) =        MAX &#13;&#10;    FEC Frames with > 14 Errors (t=14) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 1 ! >>&#13;&#10;&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY BerProJ 13 hist_errcnt_threshold=4 sample_time=120">PHY BerProJ 13 hist_errcnt_threshold=4 sample_time=120</a></h5>
        <textarea cols='180' rows='79' >[bcmLINK.0]Linkscan exiting&#13;&#10;&#13;&#10;Configure PRBS Error Analyzer: Phy: 0x0a1, Lane: 0x5&#13;&#10; ****************************************************************************** &#13;&#10;  PRBS Error Analyzer Config:&#13;&#10; ------------------------------------------------------------- &#13;&#10;    FEC Frame Size               = 5440 bits&#13;&#10;    PRBS Max Err Threshold (Max) =   12 errors per frame&#13;&#10;    PRBS Histogram Start (E)     =    4 errors per frame&#13;&#10;    Time Duration of Analysis    =  120 seconds&#13;&#10; -------------------------------------------------------------&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;.&#13;&#10;&#13;&#10;ERROR : PRBS Checker is not locked for core 0 Lane 5&#13;&#10;&#13;&#10;Post-FEC BER: Phy: 0x0a1, Lane: 0x5&#13;&#10; -------------------------------------------------------------&#13;&#10;  PRBS Error Analyzer Error_Counts:&#13;&#10; -------------------------------------------------------------&#13;&#10;    FEC Frames with >  3 Errors (t= 3) =        MAX &#13;&#10;    FEC Frames with >  4 Errors (t= 4) =        MAX &#13;&#10;    FEC Frames with >  5 Errors (t= 5) =        MAX &#13;&#10;    FEC Frames with >  6 Errors (t= 6) =        MAX &#13;&#10;    FEC Frames with >  7 Errors (t= 7) =        MAX &#13;&#10;    FEC Frames with >  8 Errors (t= 8) =        MAX &#13;&#10;    FEC Frames with >  9 Errors (t= 9) =        MAX &#13;&#10;    FEC Frames with > 10 Errors (t=10) =        MAX &#13;&#10;    FEC Frames with > 11 Errors (t=11) =        MAX &#13;&#10; -------------------------------------------------------------&#13;&#10;&#13;&#10; << WARNING: Not enough valid measured points available for BER Projection for Lane 5 ! >>&#13;&#10;&#13;&#10;[bcmLINK.0]Linkscan starting on unit 0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY FECStat COUnters sfi">PHY FECStat COUnters sfi</a></h5>
        <textarea cols='180' rows='1' >This command is only available when counter thread is enabled! </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY FECStat COUnters 1">PHY FECStat COUnters 1</a></h5>
        <textarea cols='180' rows='1' >This command is only available when counter thread is enabled! </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY FECStat BER sfi">PHY FECStat BER sfi</a></h5>
        <textarea cols='180' rows='1' >This command is only available when counter thread is enabled! </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY FECStat BER 1">PHY FECStat BER 1</a></h5>
        <textarea cols='180' rows='1' >This command is only available when counter thread is enabled! </textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat START 1 interval=30">PHY PRBSStat START 1 interval=30</a></h5>
        <textarea cols='180' rows='1' >PRBSStat thread started...</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat START 1">PHY PRBSStat START 1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat START">PHY PRBSStat START</a></h5>
        <textarea cols='180' rows='8' >PRBSStat interval=1s&#13;&#10;========================&#13;&#10;| PRBSStat Ports       |&#13;&#10;========================&#13;&#10;| Port | Lanes |&#13;&#10;========================&#13;&#10;| sfi1 | 0     |&#13;&#10;========================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat STOP">PHY PRBSStat STOP</a></h5>
        <textarea cols='180' rows='2' >PRBSStat stopping thread.&#13;&#10;[PRBSStat]PRBSStat thread exiting...</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat COUnters">PHY PRBSStat COUnters</a></h5>
        <textarea cols='180' rows='1' >PRBSStat: not running</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat BER">PHY PRBSStat BER</a></h5>
        <textarea cols='180' rows='1' >PRBSStat: not running</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="PHY PRBSStat CLear">PHY PRBSStat CLear</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

    </body>
</html>
