DC_STATE_DISABLE,VAR_0
HAS_PCH_NOP,FUNC_0
SKL_DISP_PW_1,VAR_1
SKL_DISP_PW_MISC_IO,VAR_2
gen9_dbuf_enable,FUNC_1
gen9_set_dc_state,FUNC_2
intel_cdclk_init,FUNC_3
intel_csr_load_program,FUNC_4
intel_pch_reset_handshake,FUNC_5
intel_power_well_enable,FUNC_6
lookup_power_well,FUNC_7
mutex_lock,FUNC_8
mutex_unlock,FUNC_9
skl_display_core_init,FUNC_10
dev_priv,VAR_3
resume,VAR_4
power_domains,VAR_5
well,VAR_6
