

================================================================
== Vivado HLS Report for 'GACTX_bank3'
================================================================
* Date:           Fri Jun 19 03:47:50 2020

* Version:        2019.1 (Build 2579327 on Sat Jun 29 15:19:01 MDT 2019)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24609|  24609|  24609|  24609|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- memcpy.m00_axi_input_buffer.ref_seq           |  4097|  4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                                        |  4096|  4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.ref_seq.m00_axi_output_buffer.gep      |  4097|  4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.m01_axi_input_buffer.tile_output       |  4097|  4097|         3|          1|          1|  4096|    yes   |
        |- Loop 5                                        |  4096|  4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.tile_output.m01_axi_output_buffer.gep  |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +------------------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      260|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        4|      -|     2126|     3056|    -|
|Memory               |       60|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      465|    -|
|Register             |        -|      -|      467|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       64|      0|     2593|     3781|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        4|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        1|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+------+------+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------+---------------------------+---------+-------+------+------+-----+
    |GACTX_bank3_control_s_axi_U  |GACTX_bank3_control_s_axi  |        0|      0|  1102|  1896|    0|
    |GACTX_bank3_m00_axi_m_axi_U  |GACTX_bank3_m00_axi_m_axi  |        2|      0|   512|   580|    0|
    |GACTX_bank3_m01_axi_m_axi_U  |GACTX_bank3_m01_axi_m_axi  |        2|      0|   512|   580|    0|
    +-----------------------------+---------------------------+---------+-------+------+------+-----+
    |Total                        |                           |        4|      0|  2126|  3056|    0|
    +-----------------------------+---------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m00_axi_input_buffer_U   |GACTX_bank3_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m00_axi_output_buffer_U  |GACTX_bank3_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m01_axi_input_buffer_U   |GACTX_bank3_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m01_axi_output_buffer_U  |GACTX_bank3_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    +-------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                  |       60|  0|   0|    0| 32768|  128|     4|      1048576|
    +-------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln102_fu_453_p2                |     +    |      0|  0|  13|          13|           1|
    |add_ln115_fu_470_p2                |     +    |      0|  0|  13|          13|           1|
    |add_ln123_fu_511_p2                |     +    |      0|  0|  13|          13|           1|
    |add_ln94_fu_412_p2                 |     +    |      0|  0|  13|          13|           1|
    |i_1_fu_487_p2                      |     +    |      0|  0|  13|          13|           1|
    |i_fu_429_p2                        |     +    |      0|  0|  13|          13|           1|
    |m00_axi_output_buffer_d0           |     +    |      0|  0|  32|          32|           1|
    |m01_axi_output_buffer_d0           |     +    |      0|  0|  32|          32|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln102_fu_447_p2               |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln115_fu_464_p2               |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln118_fu_481_p2               |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln123_fu_505_p2               |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln94_fu_406_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln97_fu_423_p2                |   icmp   |      0|  0|  13|          13|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 260|         246|         118|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  141|         31|    1|         31|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1             |   15|          3|    1|          3|
    |ap_enable_reg_pp5_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2             |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln115_phi_fu_336_p4  |    9|          2|   13|         26|
    |ap_phi_mux_phi_ln94_phi_fu_302_p4   |    9|          2|   13|         26|
    |i1_0_reg_344                        |    9|          2|   13|         26|
    |i_0_reg_310                         |    9|          2|   13|         26|
    |m00_axi_blk_n_AR                    |    9|          2|    1|          2|
    |m00_axi_blk_n_AW                    |    9|          2|    1|          2|
    |m00_axi_blk_n_B                     |    9|          2|    1|          2|
    |m00_axi_blk_n_R                     |    9|          2|    1|          2|
    |m00_axi_blk_n_W                     |    9|          2|    1|          2|
    |m00_axi_input_buffer_address0       |   15|          3|   13|         39|
    |m00_axi_output_buffer_address0      |   15|          3|   13|         39|
    |m01_axi_blk_n_AR                    |    9|          2|    1|          2|
    |m01_axi_blk_n_AW                    |    9|          2|    1|          2|
    |m01_axi_blk_n_B                     |    9|          2|    1|          2|
    |m01_axi_blk_n_R                     |    9|          2|    1|          2|
    |m01_axi_blk_n_W                     |    9|          2|    1|          2|
    |m01_axi_input_buffer_address0       |   15|          3|   13|         39|
    |m01_axi_output_buffer_address0      |   15|          3|   13|         39|
    |phi_ln102_reg_321                   |    9|          2|   13|         26|
    |phi_ln115_reg_332                   |    9|          2|   13|         26|
    |phi_ln123_reg_355                   |    9|          2|   13|         26|
    |phi_ln94_reg_298                    |    9|          2|   13|         26|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  465|        101|  177|        437|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln115_reg_592                   |  13|   0|   13|          0|
    |add_ln94_reg_540                    |  13|   0|   13|          0|
    |ap_CS_fsm                           |  30|   0|   30|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2             |   1|   0|    1|          0|
    |ap_rst_n_inv                        |   1|   0|    1|          0|
    |ap_rst_reg_1                        |   1|   0|    1|          0|
    |ap_rst_reg_2                        |   1|   0|    1|          0|
    |i1_0_reg_344                        |  13|   0|   13|          0|
    |i_0_reg_310                         |  13|   0|   13|          0|
    |icmp_ln102_reg_569                  |   1|   0|    1|          0|
    |icmp_ln102_reg_569_pp2_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln115_reg_588                  |   1|   0|    1|          0|
    |icmp_ln115_reg_588_pp3_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln118_reg_602                  |   1|   0|    1|          0|
    |icmp_ln123_reg_621                  |   1|   0|    1|          0|
    |icmp_ln123_reg_621_pp5_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln94_reg_536                   |   1|   0|    1|          0|
    |icmp_ln94_reg_536_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln97_reg_550                   |   1|   0|    1|          0|
    |m00_axi_addr_read_reg_545           |  32|   0|   32|          0|
    |m00_axi_addr_reg_529                |  62|   0|   64|          2|
    |m00_axi_output_buffer_load_reg_583  |  32|   0|   32|          0|
    |m01_axi_addr_read_reg_597           |  32|   0|   32|          0|
    |m01_axi_addr_reg_522                |  62|   0|   64|          2|
    |m01_axi_output_buffer_load_reg_635  |  32|   0|   32|          0|
    |phi_ln102_reg_321                   |  13|   0|   13|          0|
    |phi_ln115_reg_332                   |  13|   0|   13|          0|
    |phi_ln115_reg_332_pp3_iter1_reg     |  13|   0|   13|          0|
    |phi_ln123_reg_355                   |  13|   0|   13|          0|
    |phi_ln94_reg_298                    |  13|   0|   13|          0|
    |phi_ln94_reg_298_pp0_iter1_reg      |  13|   0|   13|          0|
    |zext_ln119_reg_611                  |  13|   0|   64|         51|
    |zext_ln98_reg_559                   |  13|   0|   64|         51|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 467|   0|  573|        106|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR    |  in |    8|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA     |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB     |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR    |  in |    8|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA     | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP     | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP     | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  GACTX_bank3 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  GACTX_bank3 | return value |
|interrupt               | out |    1| ap_ctrl_hs |  GACTX_bank3 | return value |
|m_axi_m00_axi_AWVALID   | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWREADY   |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWADDR    | out |   64|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWID      | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWLEN     | out |    8|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWSIZE    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWBURST   | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWLOCK    | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWCACHE   | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWPROT    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWQOS     | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWREGION  | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWUSER    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WVALID    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WREADY    |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WDATA     | out |   32|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WSTRB     | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WLAST     | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WID       | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WUSER     | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARVALID   | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARREADY   |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARADDR    | out |   64|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARID      | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARLEN     | out |    8|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARSIZE    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARBURST   | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARLOCK    | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARCACHE   | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARPROT    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARQOS     | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARREGION  | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARUSER    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RVALID    |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RREADY    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RDATA     |  in |   32|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RLAST     |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RID       |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RUSER     |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RRESP     |  in |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BVALID    |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BREADY    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BRESP     |  in |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BID       |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BUSER     |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m01_axi_AWVALID   | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWREADY   |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWADDR    | out |   64|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWID      | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWLEN     | out |    8|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWSIZE    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWBURST   | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWLOCK    | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWCACHE   | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWPROT    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWQOS     | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWREGION  | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWUSER    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WVALID    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WREADY    |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WDATA     | out |   32|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WSTRB     | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WLAST     | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WID       | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WUSER     | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARVALID   | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARREADY   |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARADDR    | out |   64|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARID      | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARLEN     | out |    8|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARSIZE    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARBURST   | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARLOCK    | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARCACHE   | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARPROT    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARQOS     | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARREGION  | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARUSER    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RVALID    |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RREADY    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RDATA     |  in |   32|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RLAST     |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RID       |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RUSER     |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RRESP     |  in |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BVALID    |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BREADY    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BRESP     |  in |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BID       |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BUSER     |  in |    1|    m_axi   |    m01_axi   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
  Pipeline-2 : II = 1, D = 3, States = { 16 17 18 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-4 : II = 1, D = 2, States = { 30 31 }
  Pipeline-5 : II = 1, D = 3, States = { 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 32 31 
31 --> 30 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%tile_output_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %tile_output)"   --->   Operation 41 'read' 'tile_output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%ref_seq_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %ref_seq)"   --->   Operation 42 'read' 'ref_seq_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tile_output5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %tile_output_read, i32 2, i32 63)"   --->   Operation 43 'partselect' 'tile_output5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = zext i62 %tile_output5 to i64"   --->   Operation 44 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%m01_axi_addr = getelementptr i32* %m01_axi, i64 %empty"   --->   Operation 45 'getelementptr' 'm01_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ref_seq1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %ref_seq_read, i32 2, i32 63)"   --->   Operation 46 'partselect' 'ref_seq1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_6 = zext i62 %ref_seq1 to i64"   --->   Operation 47 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i32* %m00_axi, i64 %empty_6"   --->   Operation 48 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.15ns)   --->   "%m00_axi_input_buffer = alloca [8192 x i32], align 16" [../GACTX_bank3_cmodel.cpp:85]   --->   Operation 49 'alloca' 'm00_axi_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 50 [1/1] (1.15ns)   --->   "%m00_axi_output_buffer = alloca [8192 x i32], align 16" [../GACTX_bank3_cmodel.cpp:86]   --->   Operation 50 'alloca' 'm00_axi_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 51 [1/1] (1.15ns)   --->   "%m01_axi_input_buffer = alloca [8192 x i32], align 16" [../GACTX_bank3_cmodel.cpp:106]   --->   Operation 51 'alloca' 'm01_axi_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 52 [1/1] (1.15ns)   --->   "%m01_axi_output_buffer = alloca [8192 x i32], align 16" [../GACTX_bank3_cmodel.cpp:107]   --->   Operation 52 'alloca' 'm01_axi_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 53 [7/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 53 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 54 [6/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 54 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 55 [5/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 55 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 56 [4/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 56 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 57 [3/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 57 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 58 [2/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 58 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m01_axi), !map !13"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m00_axi), !map !20"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_AA) nounwind, !map !25"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_AC) nounwind, !map !31"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_AG) nounwind, !map !35"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_AT) nounwind, !map !39"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_CC) nounwind, !map !43"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_CG) nounwind, !map !47"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_CT) nounwind, !map !51"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_GG) nounwind, !map !55"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_GT) nounwind, !map !59"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_TT) nounwind, !map !63"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %sub_N) nounwind, !map !67"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %gap_open) nounwind, !map !71"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %gap_extend) nounwind, !map !75"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y_drop) nounwind, !map !79"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %align_fields) nounwind, !map !83"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ref_len) nounwind, !map !87"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %query_len) nounwind, !map !91"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %ref_offset) nounwind, !map !95"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %query_offset) nounwind, !map !99"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @GACTX_bank3_str) nounwind"   --->   Operation 80 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m00_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:51]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m01_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:53]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_AA, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:55]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_AC, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:56]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_AG, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:57]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_AT, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:58]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_CC, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:59]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_CG, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:60]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_CT, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:61]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_GG, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:62]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_GT, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:63]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_TT, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:64]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %sub_N, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:65]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gap_open, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:66]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gap_extend, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:67]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %y_drop, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:68]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %align_fields, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:69]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ref_len, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:70]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %query_len, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:71]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %ref_offset, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:72]   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %query_offset, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:73]   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %ref_seq, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:74]   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %query_seq, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:75]   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %tile_output, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:76]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %tb_output, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:77]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:78]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../GACTX_bank3_cmodel.cpp:79]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 108 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 109 [1/1] (0.60ns)   --->   "br label %burst.rd.header" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%phi_ln94 = phi i13 [ 0, %0 ], [ %add_ln94, %burstread.region ]" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 110 'phi' 'phi_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.64ns)   --->   "%icmp_ln94 = icmp eq i13 %phi_ln94, -4096" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 111 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 112 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.54ns)   --->   "%add_ln94 = add i13 %phi_ln94, 1" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 113 'add' 'add_ln94' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %burst.rd.end.preheader, label %burstread.region" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 115 [1/1] (8.75ns)   --->   "%m00_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 115 'read' 'm00_axi_addr_read' <Predicate = (!icmp_ln94)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 116 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 117 'specpipeline' 'empty_8' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_m00_axi_input_buffer_OC_ref_seq_str) nounwind" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 118 'specloopname' 'empty_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i13 %phi_ln94 to i64" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 119 'zext' 'zext_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln94" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 120 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (1.15ns)   --->   "store i32 %m00_axi_addr_read, i32* %m00_axi_input_buffer_addr, align 4" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 121 'store' <Predicate = (!icmp_ln94)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 122 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../GACTX_bank3_cmodel.cpp:94]   --->   Operation 123 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.60>
ST_12 : Operation 124 [1/1] (0.60ns)   --->   "br label %burst.rd.end"   --->   Operation 124 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 10> <Delay = 1.15>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ %i, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 125 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind"   --->   Operation 126 'specpipeline' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.64ns)   --->   "%icmp_ln97 = icmp eq i13 %i_0, -4096" [../GACTX_bank3_cmodel.cpp:97]   --->   Operation 127 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [../GACTX_bank3_cmodel.cpp:97]   --->   Operation 129 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %burst.wr.header.preheader, label %1" [../GACTX_bank3_cmodel.cpp:97]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i13 %i_0 to i64" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 131 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln98" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 132 'getelementptr' 'm00_axi_input_buffer_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 133 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 14 <SV = 11> <Delay = 2.98>
ST_14 : Operation 134 [1/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 134 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 135 [1/1] (0.66ns)   --->   "%add_ln98 = add nsw i32 %m00_axi_input_buffer_load, 1" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 135 'add' 'add_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln98" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 136 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.15ns)   --->   "store i32 %add_ln98, i32* %m00_axi_output_buffer_addr, align 4" [../GACTX_bank3_cmodel.cpp:98]   --->   Operation 137 'store' <Predicate = (!icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [../GACTX_bank3_cmodel.cpp:97]   --->   Operation 138 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 8.75>
ST_15 : Operation 139 [1/1] (8.75ns)   --->   "%m00_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 139 'writereq' 'm00_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 140 [1/1] (0.60ns)   --->   "br label %burst.wr.header" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.60>

State 16 <SV = 12> <Delay = 1.15>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%phi_ln102 = phi i13 [ %add_ln102, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 141 'phi' 'phi_ln102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.64ns)   --->   "%icmp_ln102 = icmp eq i13 %phi_ln102, -4096" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 142 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 143 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.54ns)   --->   "%add_ln102 = add i13 %phi_ln102, 1" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 144 'add' 'add_ln102' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %burst.rd.header21.preheader, label %burstwrite.region" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i13 %phi_ln102 to i64" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 146 'zext' 'zext_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln102" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 147 'getelementptr' 'm00_axi_output_buffer_addr_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_16 : Operation 148 [2/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 148 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 17 <SV = 13> <Delay = 1.15>
ST_17 : Operation 149 [1/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 149 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 18 <SV = 14> <Delay = 8.75>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 150 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 151 'specpipeline' 'empty_13' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopName([41 x i8]* @memcpy_OC_ref_seq_OC_m00_axi_output_buffer_OC_gep_str) nounwind" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 152 'specloopname' 'empty_14' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m00_axi_addr, i32 %m00_axi_output_buffer_load, i4 -1)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 153 'write' <Predicate = (!icmp_ln102)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 154 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 155 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 8.75>
ST_19 : Operation 156 [7/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 156 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 14> <Delay = 8.75>
ST_20 : Operation 157 [5/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 157 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 158 [6/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 158 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 8.75>
ST_21 : Operation 159 [4/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 159 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 160 [5/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 160 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 8.75>
ST_22 : Operation 161 [3/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 161 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 162 [4/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 162 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 8.75>
ST_23 : Operation 163 [2/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 163 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 164 [3/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 164 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 8.75>
ST_24 : Operation 165 [1/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../GACTX_bank3_cmodel.cpp:102]   --->   Operation 165 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 166 [2/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 166 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 19> <Delay = 8.75>
ST_25 : Operation 167 [1/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 167 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 168 [1/1] (0.60ns)   --->   "br label %burst.rd.header21" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 20> <Delay = 0.64>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%phi_ln115 = phi i13 [ %add_ln115, %burstread.region1 ], [ 0, %burst.rd.header21.preheader ]" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 169 'phi' 'phi_ln115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.64ns)   --->   "%icmp_ln115 = icmp eq i13 %phi_ln115, -4096" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 170 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.54ns)   --->   "%add_ln115 = add i13 %phi_ln115, 1" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 172 'add' 'add_ln115' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %burst.rd.end20.preheader, label %burstread.region1" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 21> <Delay = 8.75>
ST_27 : Operation 174 [1/1] (8.75ns)   --->   "%m01_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 174 'read' 'm01_axi_addr_read' <Predicate = (!icmp_ln115)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 1.15>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 175 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 176 'specpipeline' 'empty_16' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([40 x i8]* @memcpy_OC_m01_axi_input_buffer_OC_tile_output_str) nounwind" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 177 'specloopname' 'empty_17' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i13 %phi_ln115 to i64" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 178 'zext' 'zext_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr = getelementptr [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln115" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 179 'getelementptr' 'm01_axi_input_buffer_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (1.15ns)   --->   "store i32 %m01_axi_addr_read, i32* %m01_axi_input_buffer_addr, align 4" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 180 'store' <Predicate = (!icmp_ln115)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 181 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "br label %burst.rd.header21" [../GACTX_bank3_cmodel.cpp:115]   --->   Operation 182 'br' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 0.60>
ST_29 : Operation 183 [1/1] (0.60ns)   --->   "br label %burst.rd.end20"   --->   Operation 183 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 22> <Delay = 1.15>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "%i1_0 = phi i13 [ %i_1, %2 ], [ 0, %burst.rd.end20.preheader ]"   --->   Operation 184 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind"   --->   Operation 185 'specpipeline' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 186 [1/1] (0.64ns)   --->   "%icmp_ln118 = icmp eq i13 %i1_0, -4096" [../GACTX_bank3_cmodel.cpp:118]   --->   Operation 186 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 187 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.54ns)   --->   "%i_1 = add i13 %i1_0, 1" [../GACTX_bank3_cmodel.cpp:118]   --->   Operation 188 'add' 'i_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln118, label %burst.wr.header33.preheader, label %2" [../GACTX_bank3_cmodel.cpp:118]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i13 %i1_0 to i64" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 190 'zext' 'zext_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln119" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 191 'getelementptr' 'm01_axi_input_buffer_addr_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_30 : Operation 192 [2/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 192 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln118)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 31 <SV = 23> <Delay = 2.98>
ST_31 : Operation 193 [1/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 193 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln118)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 194 [1/1] (0.66ns)   --->   "%add_ln119 = add nsw i32 %m01_axi_input_buffer_load, 1" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 194 'add' 'add_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln119" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 195 'getelementptr' 'm01_axi_output_buffer_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (1.15ns)   --->   "store i32 %add_ln119, i32* %m01_axi_output_buffer_addr, align 4" [../GACTX_bank3_cmodel.cpp:119]   --->   Operation 196 'store' <Predicate = (!icmp_ln118)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "br label %burst.rd.end20" [../GACTX_bank3_cmodel.cpp:118]   --->   Operation 197 'br' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 198 [1/1] (8.75ns)   --->   "%m01_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 198 'writereq' 'm01_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 199 [1/1] (0.60ns)   --->   "br label %burst.wr.header33" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.60>

State 33 <SV = 24> <Delay = 1.15>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%phi_ln123 = phi i13 [ %add_ln123, %burstwrite.region1 ], [ 0, %burst.wr.header33.preheader ]" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 200 'phi' 'phi_ln123' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.64ns)   --->   "%icmp_ln123 = icmp eq i13 %phi_ln123, -4096" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 201 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 202 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (0.54ns)   --->   "%add_ln123 = add i13 %phi_ln123, 1" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 203 'add' 'add_ln123' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %memcpy.tail46, label %burstwrite.region1" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i13 %phi_ln123 to i64" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 205 'zext' 'zext_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln123" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 206 'getelementptr' 'm01_axi_output_buffer_addr_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_33 : Operation 207 [2/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 207 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln123)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 34 <SV = 25> <Delay = 1.15>
ST_34 : Operation 208 [1/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 208 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln123)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 35 <SV = 26> <Delay = 8.75>
ST_35 : Operation 209 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 209 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_35 : Operation 210 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 210 'specpipeline' 'empty_21' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([45 x i8]* @memcpy_OC_tile_output_OC_m01_axi_output_buffer_OC_gep_str) nounwind" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 211 'specloopname' 'empty_22' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m01_axi_addr, i32 %m01_axi_output_buffer_load, i4 -1)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 212 'write' <Predicate = (!icmp_ln123)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%burstwrite_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 213 'specregionend' 'burstwrite_rend45' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "br label %burst.wr.header33" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 214 'br' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 36 <SV = 25> <Delay = 8.75>
ST_36 : Operation 215 [5/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 215 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 26> <Delay = 8.75>
ST_37 : Operation 216 [4/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 216 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 217 [3/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 217 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 218 [2/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 218 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 219 [1/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../GACTX_bank3_cmodel.cpp:123]   --->   Operation 219 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 220 [1/1] (0.00ns)   --->   "ret void" [../GACTX_bank3_cmodel.cpp:126]   --->   Operation 220 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m00_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ m01_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sub_AA]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_AC]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_AG]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_AT]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_CC]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_CG]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_CT]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_GG]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_GT]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_TT]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_N]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gap_open]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gap_extend]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_drop]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ align_fields]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_len]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ query_len]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_offset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ query_offset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_seq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ query_seq]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile_output]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tb_output]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tile_output_read             (read             ) [ 00000000000000000000000000000000000000000]
ref_seq_read                 (read             ) [ 00000000000000000000000000000000000000000]
tile_output5                 (partselect       ) [ 00000000000000000000000000000000000000000]
empty                        (zext             ) [ 00000000000000000000000000000000000000000]
m01_axi_addr                 (getelementptr    ) [ 00111111111111111111111111111111111111111]
ref_seq1                     (partselect       ) [ 00000000000000000000000000000000000000000]
empty_6                      (zext             ) [ 00000000000000000000000000000000000000000]
m00_axi_addr                 (getelementptr    ) [ 00111111111111111111111110000000000000000]
m00_axi_input_buffer         (alloca           ) [ 00111111111111100000000000000000000000000]
m00_axi_output_buffer        (alloca           ) [ 00111111111111111110000000000000000000000]
m01_axi_input_buffer         (alloca           ) [ 00111111111111111111111111111111000000000]
m01_axi_output_buffer        (alloca           ) [ 00111111111111111111111111111111111100000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0            (spectopmodule    ) [ 00000000000000000000000000000000000000000]
specinterface_ln51           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln53           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln55           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln56           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln57           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln58           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln59           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln60           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln61           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln62           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln63           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln64           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln65           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln66           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln67           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln68           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln69           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln70           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln71           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln72           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln73           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln74           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln75           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln76           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln77           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln78           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln79           (specinterface    ) [ 00000000000000000000000000000000000000000]
m00_axi_addr_rd_req          (readreq          ) [ 00000000000000000000000000000000000000000]
br_ln94                      (br               ) [ 00000000111100000000000000000000000000000]
phi_ln94                     (phi              ) [ 00000000011100000000000000000000000000000]
icmp_ln94                    (icmp             ) [ 00000000011100000000000000000000000000000]
empty_7                      (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln94                     (add              ) [ 00000000111100000000000000000000000000000]
br_ln94                      (br               ) [ 00000000000000000000000000000000000000000]
m00_axi_addr_read            (read             ) [ 00000000010100000000000000000000000000000]
burstread_rbegin             (specregionbegin  ) [ 00000000000000000000000000000000000000000]
empty_8                      (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_9                      (specloopname     ) [ 00000000000000000000000000000000000000000]
zext_ln94                    (zext             ) [ 00000000000000000000000000000000000000000]
m00_axi_input_buffer_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln94                   (store            ) [ 00000000000000000000000000000000000000000]
burstread_rend               (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln94                      (br               ) [ 00000000111100000000000000000000000000000]
br_ln0                       (br               ) [ 00000000000011100000000000000000000000000]
i_0                          (phi              ) [ 00000000000001000000000000000000000000000]
empty_10                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
icmp_ln97                    (icmp             ) [ 00000000000001100000000000000000000000000]
empty_11                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                            (add              ) [ 00000000000011100000000000000000000000000]
br_ln97                      (br               ) [ 00000000000000000000000000000000000000000]
zext_ln98                    (zext             ) [ 00000000000001100000000000000000000000000]
m00_axi_input_buffer_addr_1  (getelementptr    ) [ 00000000000001100000000000000000000000000]
m00_axi_input_buffer_load    (load             ) [ 00000000000000000000000000000000000000000]
add_ln98                     (add              ) [ 00000000000000000000000000000000000000000]
m00_axi_output_buffer_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln98                   (store            ) [ 00000000000000000000000000000000000000000]
br_ln97                      (br               ) [ 00000000000011100000000000000000000000000]
m00_axi_addr_wr_req          (writereq         ) [ 00000000000000000000000000000000000000000]
br_ln102                     (br               ) [ 00000000000000011110000000000000000000000]
phi_ln102                    (phi              ) [ 00000000000000001000000000000000000000000]
icmp_ln102                   (icmp             ) [ 00000000000000001110000000000000000000000]
empty_12                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln102                    (add              ) [ 00000000000000011110000000000000000000000]
br_ln102                     (br               ) [ 00000000000000000000000000000000000000000]
zext_ln102                   (zext             ) [ 00000000000000000000000000000000000000000]
m00_axi_output_buffer_addr_1 (getelementptr    ) [ 00000000000000001100000000000000000000000]
m00_axi_output_buffer_load   (load             ) [ 00000000000000001010000000000000000000000]
burstwrite_rbegin            (specregionbegin  ) [ 00000000000000000000000000000000000000000]
empty_13                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_14                     (specloopname     ) [ 00000000000000000000000000000000000000000]
write_ln102                  (write            ) [ 00000000000000000000000000000000000000000]
burstwrite_rend              (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln102                     (br               ) [ 00000000000000011110000000000000000000000]
m00_axi_addr_wr_resp         (writeresp        ) [ 00000000000000000000000000000000000000000]
m01_axi_addr_rd_req          (readreq          ) [ 00000000000000000000000000000000000000000]
br_ln115                     (br               ) [ 00000000000000000000000001111000000000000]
phi_ln115                    (phi              ) [ 00000000000000000000000000111000000000000]
icmp_ln115                   (icmp             ) [ 00000000000000000000000000111000000000000]
empty_15                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln115                    (add              ) [ 00000000000000000000000001111000000000000]
br_ln115                     (br               ) [ 00000000000000000000000000000000000000000]
m01_axi_addr_read            (read             ) [ 00000000000000000000000000101000000000000]
burstread_rbegin1            (specregionbegin  ) [ 00000000000000000000000000000000000000000]
empty_16                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_17                     (specloopname     ) [ 00000000000000000000000000000000000000000]
zext_ln115                   (zext             ) [ 00000000000000000000000000000000000000000]
m01_axi_input_buffer_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln115                  (store            ) [ 00000000000000000000000000000000000000000]
burstread_rend30             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln115                     (br               ) [ 00000000000000000000000001111000000000000]
br_ln0                       (br               ) [ 00000000000000000000000000000111000000000]
i1_0                         (phi              ) [ 00000000000000000000000000000010000000000]
empty_18                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
icmp_ln118                   (icmp             ) [ 00000000000000000000000000000011000000000]
empty_19                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_1                          (add              ) [ 00000000000000000000000000000111000000000]
br_ln118                     (br               ) [ 00000000000000000000000000000000000000000]
zext_ln119                   (zext             ) [ 00000000000000000000000000000011000000000]
m01_axi_input_buffer_addr_1  (getelementptr    ) [ 00000000000000000000000000000011000000000]
m01_axi_input_buffer_load    (load             ) [ 00000000000000000000000000000000000000000]
add_ln119                    (add              ) [ 00000000000000000000000000000000000000000]
m01_axi_output_buffer_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln119                  (store            ) [ 00000000000000000000000000000000000000000]
br_ln118                     (br               ) [ 00000000000000000000000000000111000000000]
m01_axi_addr_wr_req          (writereq         ) [ 00000000000000000000000000000000000000000]
br_ln123                     (br               ) [ 00000000000000000000000000000000111100000]
phi_ln123                    (phi              ) [ 00000000000000000000000000000000010000000]
icmp_ln123                   (icmp             ) [ 00000000000000000000000000000000011100000]
empty_20                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln123                    (add              ) [ 00000000000000000000000000000000111100000]
br_ln123                     (br               ) [ 00000000000000000000000000000000000000000]
zext_ln123                   (zext             ) [ 00000000000000000000000000000000000000000]
m01_axi_output_buffer_addr_1 (getelementptr    ) [ 00000000000000000000000000000000011000000]
m01_axi_output_buffer_load   (load             ) [ 00000000000000000000000000000000010100000]
burstwrite_rbegin1           (specregionbegin  ) [ 00000000000000000000000000000000000000000]
empty_21                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_22                     (specloopname     ) [ 00000000000000000000000000000000000000000]
write_ln123                  (write            ) [ 00000000000000000000000000000000000000000]
burstwrite_rend45            (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln123                     (br               ) [ 00000000000000000000000000000000111100000]
m01_axi_addr_wr_resp         (writeresp        ) [ 00000000000000000000000000000000000000000]
ret_ln126                    (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m00_axi">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m01_axi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m01_axi"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_AA">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_AA"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_AC">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_AC"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub_AG">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_AG"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_AT">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_AT"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub_CC">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_CC"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub_CG">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_CG"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sub_CT">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_CT"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sub_GG">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_GG"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sub_GT">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_GT"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sub_TT">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_TT"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sub_N">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_N"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gap_open">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gap_open"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gap_extend">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gap_extend"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="y_drop">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_drop"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="align_fields">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="align_fields"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ref_len">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_len"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="query_len">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="query_len"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ref_offset">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_offset"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="query_offset">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="query_offset"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ref_seq">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_seq"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="query_seq">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="query_seq"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="tile_output">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_output"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tb_output">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tb_output"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GACTX_bank3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_m00_axi_input_buffer_OC_ref_seq_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_ref_seq_OC_m00_axi_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_m01_axi_input_buffer_OC_tile_output_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_tile_output_OC_m01_axi_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="m00_axi_input_buffer_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m00_axi_input_buffer/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="m00_axi_output_buffer_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m00_axi_output_buffer/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="m01_axi_input_buffer_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m01_axi_input_buffer/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="m01_axi_output_buffer_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m01_axi_output_buffer/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tile_output_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_output_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ref_seq_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ref_seq_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_writeresp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="0" index="2" bw="14" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m00_axi_addr_rd_req/2 m00_axi_addr_wr_req/15 m00_axi_addr_wr_resp/20 "/>
</bind>
</comp>

<comp id="185" class="1004" name="m00_axi_addr_read_read_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="9"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m00_axi_addr_read/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln102_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="14"/>
<pin id="194" dir="0" index="2" bw="32" slack="1"/>
<pin id="195" dir="0" index="3" bw="1" slack="0"/>
<pin id="196" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/18 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_writeresp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="13"/>
<pin id="202" dir="0" index="2" bw="14" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m01_axi_addr_rd_req/19 m01_axi_addr_wr_req/32 m01_axi_addr_wr_resp/36 "/>
</bind>
</comp>

<comp id="207" class="1004" name="m01_axi_addr_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="21"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m01_axi_addr_read/27 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln123_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="26"/>
<pin id="216" dir="0" index="2" bw="32" slack="1"/>
<pin id="217" dir="0" index="3" bw="1" slack="0"/>
<pin id="218" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/35 "/>
</bind>
</comp>

<comp id="222" class="1004" name="m00_axi_input_buffer_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="13" slack="0"/>
<pin id="226" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_input_buffer_addr/11 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln94/11 m00_axi_input_buffer_load/13 "/>
</bind>
</comp>

<comp id="234" class="1004" name="m00_axi_input_buffer_addr_1_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="13" slack="0"/>
<pin id="238" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_input_buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="241" class="1004" name="m00_axi_output_buffer_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="13" slack="1"/>
<pin id="245" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_output_buffer_addr/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln98/14 m00_axi_output_buffer_load/16 "/>
</bind>
</comp>

<comp id="253" class="1004" name="m00_axi_output_buffer_addr_1_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="13" slack="0"/>
<pin id="257" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_output_buffer_addr_1/16 "/>
</bind>
</comp>

<comp id="260" class="1004" name="m01_axi_input_buffer_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="13" slack="0"/>
<pin id="264" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_input_buffer_addr/28 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln115/28 m01_axi_input_buffer_load/30 "/>
</bind>
</comp>

<comp id="272" class="1004" name="m01_axi_input_buffer_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="13" slack="0"/>
<pin id="276" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_input_buffer_addr_1/30 "/>
</bind>
</comp>

<comp id="279" class="1004" name="m01_axi_output_buffer_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="13" slack="1"/>
<pin id="283" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_output_buffer_addr/31 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln119/31 m01_axi_output_buffer_load/33 "/>
</bind>
</comp>

<comp id="291" class="1004" name="m01_axi_output_buffer_addr_1_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="13" slack="0"/>
<pin id="295" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_output_buffer_addr_1/33 "/>
</bind>
</comp>

<comp id="298" class="1005" name="phi_ln94_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="1"/>
<pin id="300" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln94 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="phi_ln94_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="13" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln94/9 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_0_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="13" slack="1"/>
<pin id="312" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_0_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="13" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/13 "/>
</bind>
</comp>

<comp id="321" class="1005" name="phi_ln102_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="1"/>
<pin id="323" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln102 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="phi_ln102_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln102/16 "/>
</bind>
</comp>

<comp id="332" class="1005" name="phi_ln115_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="1"/>
<pin id="334" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln115 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="phi_ln115_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln115/26 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i1_0_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="1"/>
<pin id="346" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="i1_0_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/30 "/>
</bind>
</comp>

<comp id="355" class="1005" name="phi_ln123_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="13" slack="1"/>
<pin id="357" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln123 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="phi_ln123_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln123/33 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tile_output5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="62" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="3" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tile_output5/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="empty_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="62" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="m01_axi_addr_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_addr/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="ref_seq1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="62" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="3" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ref_seq1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="empty_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="62" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="m00_axi_addr_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_addr/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln94_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="13" slack="0"/>
<pin id="408" dir="0" index="1" bw="13" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln94_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln94_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="2"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln97_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="0" index="1" bw="13" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/13 "/>
</bind>
</comp>

<comp id="429" class="1004" name="i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln98_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="13" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/13 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln98_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln102_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="13" slack="0"/>
<pin id="449" dir="0" index="1" bw="13" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/16 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln102_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="13" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/16 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln102_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/16 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln115_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="13" slack="0"/>
<pin id="466" dir="0" index="1" bw="13" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/26 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln115_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="13" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/26 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln115_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="13" slack="2"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/28 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln118_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="0" index="1" bw="13" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/30 "/>
</bind>
</comp>

<comp id="487" class="1004" name="i_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="13" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/30 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln119_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/30 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln119_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/31 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln123_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="0" index="1" bw="13" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/33 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln123_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="13" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/33 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln123_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="13" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/33 "/>
</bind>
</comp>

<comp id="522" class="1005" name="m01_axi_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="13"/>
<pin id="524" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="m01_axi_addr "/>
</bind>
</comp>

<comp id="529" class="1005" name="m00_axi_addr_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="icmp_ln94_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_ln94_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="13" slack="0"/>
<pin id="542" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="545" class="1005" name="m00_axi_addr_read_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_addr_read "/>
</bind>
</comp>

<comp id="550" class="1005" name="icmp_ln97_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="554" class="1005" name="i_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="13" slack="0"/>
<pin id="556" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln98_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98 "/>
</bind>
</comp>

<comp id="564" class="1005" name="m00_axi_input_buffer_addr_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="13" slack="1"/>
<pin id="566" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="icmp_ln102_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="573" class="1005" name="add_ln102_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="13" slack="0"/>
<pin id="575" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="578" class="1005" name="m00_axi_output_buffer_addr_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="13" slack="1"/>
<pin id="580" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="m00_axi_output_buffer_load_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_load "/>
</bind>
</comp>

<comp id="588" class="1005" name="icmp_ln115_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="592" class="1005" name="add_ln115_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="13" slack="0"/>
<pin id="594" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="597" class="1005" name="m01_axi_addr_read_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_addr_read "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln118_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="13" slack="0"/>
<pin id="608" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="zext_ln119_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln119 "/>
</bind>
</comp>

<comp id="616" class="1005" name="m01_axi_input_buffer_addr_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="13" slack="1"/>
<pin id="618" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="icmp_ln123_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="625" class="1005" name="add_ln123_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="13" slack="0"/>
<pin id="627" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln123 "/>
</bind>
</comp>

<comp id="630" class="1005" name="m01_axi_output_buffer_addr_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="13" slack="1"/>
<pin id="632" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="m01_axi_output_buffer_load_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_output_buffer_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="102" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="126" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="197"><net_src comp="134" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="136" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="138" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="211"><net_src comp="102" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="126" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="219"><net_src comp="134" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="136" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="221"><net_src comp="138" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="227"><net_src comp="118" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="118" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="246"><net_src comp="118" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="118" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="265"><net_src comp="118" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="118" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="272" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="284"><net_src comp="118" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="118" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="291" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="301"><net_src comp="92" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="92" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="92" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="92" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="92" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="92" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="166" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="366" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="2" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="172" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="54" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="0" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="302" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="94" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="302" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="100" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="298" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="427"><net_src comp="314" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="94" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="314" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="100" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="314" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="444"><net_src comp="228" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="110" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="440" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="451"><net_src comp="325" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="94" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="325" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="100" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="325" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="468"><net_src comp="336" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="94" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="336" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="100" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="332" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="485"><net_src comp="348" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="94" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="348" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="100" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="348" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="502"><net_src comp="266" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="110" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="498" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="509"><net_src comp="359" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="94" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="359" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="100" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="359" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="525"><net_src comp="380" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="532"><net_src comp="400" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="539"><net_src comp="406" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="412" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="548"><net_src comp="185" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="553"><net_src comp="423" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="429" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="562"><net_src comp="435" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="567"><net_src comp="234" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="572"><net_src comp="447" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="453" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="581"><net_src comp="253" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="586"><net_src comp="247" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="591"><net_src comp="464" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="470" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="600"><net_src comp="207" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="605"><net_src comp="481" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="487" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="614"><net_src comp="493" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="619"><net_src comp="272" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="624"><net_src comp="505" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="511" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="633"><net_src comp="291" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="638"><net_src comp="285" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="213" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m00_axi | {15 18 20 21 22 23 24 }
	Port: m01_axi | {32 35 36 37 38 39 40 }
 - Input state : 
	Port: GACTX_bank3 : m00_axi | {2 3 4 5 6 7 8 10 }
	Port: GACTX_bank3 : m01_axi | {19 20 21 22 23 24 25 27 }
	Port: GACTX_bank3 : ref_seq | {1 }
	Port: GACTX_bank3 : tile_output | {1 }
  - Chain level:
	State 1
		empty : 1
		m01_axi_addr : 2
		empty_6 : 1
		m00_axi_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln94 : 1
		add_ln94 : 1
		br_ln94 : 2
	State 10
	State 11
		m00_axi_input_buffer_addr : 1
		store_ln94 : 2
		burstread_rend : 1
	State 12
	State 13
		icmp_ln97 : 1
		i : 1
		br_ln97 : 2
		zext_ln98 : 1
		m00_axi_input_buffer_addr_1 : 2
		m00_axi_input_buffer_load : 3
	State 14
		add_ln98 : 1
		store_ln98 : 2
	State 15
	State 16
		icmp_ln102 : 1
		add_ln102 : 1
		br_ln102 : 2
		zext_ln102 : 1
		m00_axi_output_buffer_addr_1 : 2
		m00_axi_output_buffer_load : 3
	State 17
	State 18
		burstwrite_rend : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
	State 27
	State 28
		m01_axi_input_buffer_addr : 1
		store_ln115 : 2
		burstread_rend30 : 1
	State 29
	State 30
		icmp_ln118 : 1
		i_1 : 1
		br_ln118 : 2
		zext_ln119 : 1
		m01_axi_input_buffer_addr_1 : 2
		m01_axi_input_buffer_load : 3
	State 31
		add_ln119 : 1
		store_ln119 : 2
	State 32
	State 33
		icmp_ln123 : 1
		add_ln123 : 1
		br_ln123 : 2
		zext_ln123 : 1
		m01_axi_output_buffer_addr_1 : 2
		m01_axi_output_buffer_load : 3
	State 34
	State 35
		burstwrite_rend45 : 1
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln94_fu_412        |    0    |    13   |
|          |            i_fu_429           |    0    |    13   |
|          |        add_ln98_fu_440        |    0    |    32   |
|    add   |        add_ln102_fu_453       |    0    |    13   |
|          |        add_ln115_fu_470       |    0    |    13   |
|          |           i_1_fu_487          |    0    |    13   |
|          |        add_ln119_fu_498       |    0    |    32   |
|          |        add_ln123_fu_511       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln94_fu_406       |    0    |    13   |
|          |        icmp_ln97_fu_423       |    0    |    13   |
|   icmp   |       icmp_ln102_fu_447       |    0    |    13   |
|          |       icmp_ln115_fu_464       |    0    |    13   |
|          |       icmp_ln118_fu_481       |    0    |    13   |
|          |       icmp_ln123_fu_505       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |  tile_output_read_read_fu_166 |    0    |    0    |
|   read   |    ref_seq_read_read_fu_172   |    0    |    0    |
|          | m00_axi_addr_read_read_fu_185 |    0    |    0    |
|          | m01_axi_addr_read_read_fu_207 |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_178     |    0    |    0    |
|          |      grp_writeresp_fu_199     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln102_write_fu_191   |    0    |    0    |
|          |    write_ln123_write_fu_213   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|      tile_output5_fu_366      |    0    |    0    |
|          |        ref_seq1_fu_386        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          empty_fu_376         |    0    |    0    |
|          |         empty_6_fu_396        |    0    |    0    |
|          |        zext_ln94_fu_418       |    0    |    0    |
|   zext   |        zext_ln98_fu_435       |    0    |    0    |
|          |       zext_ln102_fu_459       |    0    |    0    |
|          |       zext_ln115_fu_476       |    0    |    0    |
|          |       zext_ln119_fu_493       |    0    |    0    |
|          |       zext_ln123_fu_517       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   220   |
|----------|-------------------------------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
| m00_axi_input_buffer|   15   |    0   |    0   |    0   |
|m00_axi_output_buffer|   15   |    0   |    0   |    0   |
| m01_axi_input_buffer|   15   |    0   |    0   |    0   |
|m01_axi_output_buffer|   15   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   60   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln102_reg_573         |   13   |
|          add_ln115_reg_592         |   13   |
|          add_ln123_reg_625         |   13   |
|          add_ln94_reg_540          |   13   |
|            i1_0_reg_344            |   13   |
|             i_0_reg_310            |   13   |
|             i_1_reg_606            |   13   |
|              i_reg_554             |   13   |
|         icmp_ln102_reg_569         |    1   |
|         icmp_ln115_reg_588         |    1   |
|         icmp_ln118_reg_602         |    1   |
|         icmp_ln123_reg_621         |    1   |
|          icmp_ln94_reg_536         |    1   |
|          icmp_ln97_reg_550         |    1   |
|      m00_axi_addr_read_reg_545     |   32   |
|        m00_axi_addr_reg_529        |   32   |
| m00_axi_input_buffer_addr_1_reg_564|   13   |
|m00_axi_output_buffer_addr_1_reg_578|   13   |
| m00_axi_output_buffer_load_reg_583 |   32   |
|      m01_axi_addr_read_reg_597     |   32   |
|        m01_axi_addr_reg_522        |   32   |
| m01_axi_input_buffer_addr_1_reg_616|   13   |
|m01_axi_output_buffer_addr_1_reg_630|   13   |
| m01_axi_output_buffer_load_reg_635 |   32   |
|          phi_ln102_reg_321         |   13   |
|          phi_ln115_reg_332         |   13   |
|          phi_ln123_reg_355         |   13   |
|          phi_ln94_reg_298          |   13   |
|         zext_ln119_reg_611         |   64   |
|          zext_ln98_reg_559         |   64   |
+------------------------------------+--------+
|                Total               |   534  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_178 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_199 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_228  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_247  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_266  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_285  |  p0  |   3  |  13  |   39   ||    15   |
|   phi_ln94_reg_298   |  p0  |   2  |  13  |   26   ||    9    |
|   phi_ln115_reg_332  |  p0  |   2  |  13  |   26   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   214  ||  4.9095 ||    78   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   220  |    -   |
|   Memory  |   60   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   78   |    -   |
|  Register |    -   |    -   |   534  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   60   |    4   |   534  |   298  |    0   |
+-----------+--------+--------+--------+--------+--------+
