// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Lab7_Part_a")
  (DATE "03/12/2020 12:40:05")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE d_bit\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3736:3736:3736) (3554:3554:3554))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE vol\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE vol\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE vol\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE vol\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE vol\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE vol\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE vol\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE vol\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datad (1250:1250:1250) (1185:1185:1185))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (1250:1250:1250) (1185:1185:1185))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (334:334:334))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1024:1024:1024) (997:997:997))
        (PORT datad (372:372:372) (354:354:354))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT asdata (726:726:726) (716:716:716))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (346:346:346))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (189:189:189) (218:218:218))
        (PORT datad (1250:1250:1250) (1185:1185:1185))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (780:780:780))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (321:321:321))
        (PORT datac (662:662:662) (629:629:629))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (1250:1250:1250) (1185:1185:1185))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (506:506:506))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (321:321:321))
        (PORT datac (374:374:374) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datac (458:458:458) (457:457:457))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (487:487:487))
        (PORT datac (188:188:188) (216:216:216))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (344:344:344))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (455:455:455))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (486:486:486))
        (PORT datac (352:352:352) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (478:478:478))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datac (249:249:249) (289:289:289))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (480:480:480))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (321:321:321))
        (PORT datac (355:355:355) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (458:458:458) (457:457:457))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (469:469:469))
        (PORT datab (483:483:483) (495:495:495))
        (PORT datac (407:407:407) (433:433:433))
        (PORT datad (410:410:410) (431:431:431))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (266:266:266) (339:339:339))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (PORT datab (269:269:269) (342:342:342))
        (PORT datac (236:236:236) (310:310:310))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (504:504:504))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (740:740:740) (746:746:746))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (348:348:348))
        (PORT datab (268:268:268) (341:341:341))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (238:238:238) (303:303:303))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datad (346:346:346) (330:330:330))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE WideOr0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (716:716:716) (673:673:673))
        (PORT datac (632:632:632) (599:599:599))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1687:1687:1687) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (467:467:467))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (460:460:460))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (582:582:582))
        (PORT datab (346:346:346) (445:445:445))
        (PORT datac (679:679:679) (655:655:655))
        (PORT datad (306:306:306) (390:390:390))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1717:1717:1717) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (549:549:549))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datad (468:468:468) (498:498:498))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (688:688:688))
        (PORT datab (639:639:639) (580:580:580))
        (PORT datad (315:315:315) (400:400:400))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1717:1717:1717) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (696:696:696))
        (PORT datab (349:349:349) (449:449:449))
        (PORT datad (577:577:577) (527:527:527))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1717:1717:1717) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (330:330:330))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (801:801:801))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (745:745:745) (774:774:774))
        (PORT datad (746:746:746) (732:732:732))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1696:1696:1696) (1641:1641:1641))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (458:458:458))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (872:872:872))
        (PORT datab (337:337:337) (434:434:434))
        (PORT datac (670:670:670) (646:646:646))
        (PORT datad (315:315:315) (400:400:400))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (1231:1231:1231) (1181:1181:1181))
        (PORT ena (1696:1696:1696) (1641:1641:1641))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (812:812:812))
        (PORT datab (794:794:794) (769:769:769))
        (PORT datac (741:741:741) (764:764:764))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1696:1696:1696) (1641:1641:1641))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (811:811:811))
        (PORT datab (794:794:794) (769:769:769))
        (PORT datac (740:740:740) (764:764:764))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1696:1696:1696) (1641:1641:1641))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (813:813:813))
        (PORT datab (380:380:380) (370:370:370))
        (PORT datac (743:743:743) (767:767:767))
        (PORT datad (748:748:748) (734:734:734))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1696:1696:1696) (1641:1641:1641))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (814:814:814))
        (PORT datab (797:797:797) (772:772:772))
        (PORT datac (744:744:744) (768:768:768))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1696:1696:1696) (1641:1641:1641))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (729:729:729) (735:735:735))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (824:824:824))
        (PORT datab (336:336:336) (427:427:427))
        (PORT datac (679:679:679) (655:655:655))
        (PORT datad (313:313:313) (404:404:404))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Out\.index\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (234:234:234))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1717:1717:1717) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (740:740:740))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (829:829:829))
        (PORT datab (343:343:343) (434:434:434))
        (PORT datac (674:674:674) (650:650:650))
        (PORT datad (308:308:308) (399:399:399))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1937:1937:1937))
        (PORT asdata (942:942:942) (912:912:912))
        (PORT ena (1717:1717:1717) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (812:812:812))
        (PORT datab (386:386:386) (378:378:378))
        (PORT datac (742:742:742) (766:766:766))
        (PORT datad (747:747:747) (733:733:733))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1696:1696:1696) (1641:1641:1641))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (552:552:552))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (222:222:222) (257:257:257))
        (PORT datad (466:466:466) (496:496:496))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1687:1687:1687) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (468:468:468))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (384:384:384))
        (PORT datab (346:346:346) (445:445:445))
        (PORT datac (680:680:680) (657:657:657))
        (PORT datad (303:303:303) (387:387:387))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Out\.index\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1717:1717:1717) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (483:483:483))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (414:414:414))
        (PORT datab (338:338:338) (435:435:435))
        (PORT datac (671:671:671) (647:647:647))
        (PORT datad (314:314:314) (398:398:398))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Out\.index\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (234:234:234))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1717:1717:1717) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (466:466:466))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (387:387:387))
        (PORT datab (337:337:337) (434:434:434))
        (PORT datac (671:671:671) (646:646:646))
        (PORT datad (315:315:315) (399:399:399))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Out\.index\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1717:1717:1717) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (551:551:551))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (222:222:222) (258:258:258))
        (PORT datad (468:468:468) (498:498:498))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1687:1687:1687) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (584:584:584))
        (PORT datab (345:345:345) (444:444:444))
        (PORT datac (678:678:678) (654:654:654))
        (PORT datad (307:307:307) (391:391:391))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Out\.index\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1717:1717:1717) (1656:1656:1656))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (470:470:470))
        (PORT datab (431:431:431) (463:463:463))
        (PORT datac (601:601:601) (593:593:593))
        (PORT datad (238:238:238) (304:304:304))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (PORT datab (266:266:266) (339:339:339))
        (PORT datac (626:626:626) (613:613:613))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datad (669:669:669) (641:641:641))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (348:348:348))
        (PORT datab (726:726:726) (741:741:741))
        (PORT datac (407:407:407) (433:433:433))
        (PORT datad (577:577:577) (529:529:529))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (404:404:404) (431:431:431))
        (PORT datad (238:238:238) (304:304:304))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (292:292:292))
        (PORT datab (513:513:513) (535:535:535))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (473:473:473) (508:508:508))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out_table_rtl_0\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT asdata (1367:1367:1367) (1318:1318:1318))
        (PORT ena (1436:1436:1436) (1387:1387:1387))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out_table_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT asdata (1609:1609:1609) (1531:1531:1531))
        (PORT ena (1436:1436:1436) (1387:1387:1387))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out_table_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT asdata (1319:1319:1319) (1251:1251:1251))
        (PORT ena (2466:2466:2466) (2326:2326:2326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2027:2027:2027))
        (PORT d[1] (2170:2170:2170) (2056:2056:2056))
        (PORT d[2] (1239:1239:1239) (1147:1147:1147))
        (PORT d[3] (1217:1217:1217) (1129:1129:1129))
        (PORT d[4] (1931:1931:1931) (1837:1837:1837))
        (PORT d[5] (1821:1821:1821) (1698:1698:1698))
        (PORT d[6] (2158:2158:2158) (2036:2036:2036))
        (PORT d[7] (1947:1947:1947) (1854:1854:1854))
        (PORT d[8] (1838:1838:1838) (1740:1740:1740))
        (PORT d[9] (2779:2779:2779) (2770:2770:2770))
        (PORT d[10] (1253:1253:1253) (1169:1169:1169))
        (PORT d[11] (2189:2189:2189) (2074:2074:2074))
        (PORT d[12] (1526:1526:1526) (1426:1426:1426))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT ena (4125:4125:4125) (4119:4119:4119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (4125:4125:4125) (4119:4119:4119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1669:1669:1669))
        (PORT d[1] (2161:2161:2161) (2046:2046:2046))
        (PORT d[2] (1561:1561:1561) (1454:1454:1454))
        (PORT d[3] (1561:1561:1561) (1477:1477:1477))
        (PORT d[4] (1853:1853:1853) (1751:1751:1751))
        (PORT d[5] (1824:1824:1824) (1699:1699:1699))
        (PORT d[6] (2194:2194:2194) (2072:2072:2072))
        (PORT d[7] (1881:1881:1881) (1789:1789:1789))
        (PORT d[8] (1862:1862:1862) (1762:1762:1762))
        (PORT d[9] (2699:2699:2699) (2690:2690:2690))
        (PORT d[10] (1528:1528:1528) (1411:1411:1411))
        (PORT d[11] (1221:1221:1221) (1146:1146:1146))
        (PORT d[12] (1572:1572:1572) (1473:1473:1473))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
        (PORT ena (3999:3999:3999) (3951:3951:3951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2285:2285:2285))
        (PORT d[0] (3999:3999:3999) (3951:3951:3951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (992:992:992))
        (PORT datab (498:498:498) (541:541:541))
        (PORT datac (1220:1220:1220) (1136:1136:1136))
        (PORT datad (1198:1198:1198) (1105:1105:1105))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2141:2141:2141))
        (PORT d[1] (3487:3487:3487) (3399:3399:3399))
        (PORT d[2] (1807:1807:1807) (1807:1807:1807))
        (PORT d[3] (2452:2452:2452) (2437:2437:2437))
        (PORT d[4] (2701:2701:2701) (2661:2661:2661))
        (PORT d[5] (2085:2085:2085) (2061:2061:2061))
        (PORT d[6] (2259:2259:2259) (2164:2164:2164))
        (PORT d[7] (2185:2185:2185) (2075:2075:2075))
        (PORT d[8] (3198:3198:3198) (3055:3055:3055))
        (PORT d[9] (2147:2147:2147) (2052:2052:2052))
        (PORT d[10] (2238:2238:2238) (2179:2179:2179))
        (PORT d[11] (3596:3596:3596) (3538:3538:3538))
        (PORT d[12] (2519:2519:2519) (2393:2393:2393))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT ena (3467:3467:3467) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT d[0] (3467:3467:3467) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out_table_rtl_0\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT asdata (1566:1566:1566) (1473:1473:1473))
        (PORT ena (2466:2466:2466) (2326:2326:2326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (1985:1985:1985))
        (PORT d[1] (2144:2144:2144) (2029:2029:2029))
        (PORT d[2] (1523:1523:1523) (1420:1420:1420))
        (PORT d[3] (1520:1520:1520) (1418:1418:1418))
        (PORT d[4] (2173:2173:2173) (2052:2052:2052))
        (PORT d[5] (1846:1846:1846) (1722:1722:1722))
        (PORT d[6] (2157:2157:2157) (2036:2036:2036))
        (PORT d[7] (1946:1946:1946) (1853:1853:1853))
        (PORT d[8] (1894:1894:1894) (1795:1795:1795))
        (PORT d[9] (2714:2714:2714) (2707:2707:2707))
        (PORT d[10] (1474:1474:1474) (1363:1363:1363))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT ena (4341:4341:4341) (4279:4279:4279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT d[0] (4341:4341:4341) (4279:4279:4279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2613:2613:2613))
        (PORT d[1] (2402:2402:2402) (2253:2253:2253))
        (PORT d[2] (2392:2392:2392) (2267:2267:2267))
        (PORT d[3] (2558:2558:2558) (2434:2434:2434))
        (PORT d[4] (2211:2211:2211) (2094:2094:2094))
        (PORT d[5] (2490:2490:2490) (2352:2352:2352))
        (PORT d[6] (2792:2792:2792) (2643:2643:2643))
        (PORT d[7] (2793:2793:2793) (2675:2675:2675))
        (PORT d[8] (2168:2168:2168) (2060:2060:2060))
        (PORT d[9] (2416:2416:2416) (2422:2422:2422))
        (PORT d[10] (2239:2239:2239) (2113:2113:2113))
        (PORT d[11] (2240:2240:2240) (2143:2143:2143))
        (PORT d[12] (2469:2469:2469) (2333:2333:2333))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (PORT ena (3319:3319:3319) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (PORT d[0] (3319:3319:3319) (3293:3293:3293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (539:539:539))
        (PORT datab (924:924:924) (851:851:851))
        (PORT datac (1645:1645:1645) (1561:1561:1561))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (992:992:992))
        (PORT datab (226:226:226) (254:254:254))
        (PORT datac (1677:1677:1677) (1658:1658:1658))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (789:789:789) (759:759:759))
        (PORT d[1] (1261:1261:1261) (1193:1193:1193))
        (PORT d[2] (811:811:811) (779:779:779))
        (PORT d[3] (939:939:939) (861:861:861))
        (PORT d[4] (649:649:649) (615:615:615))
        (PORT d[5] (1016:1016:1016) (962:962:962))
        (PORT d[6] (1648:1648:1648) (1581:1581:1581))
        (PORT d[7] (1876:1876:1876) (1790:1790:1790))
        (PORT d[8] (1620:1620:1620) (1540:1540:1540))
        (PORT d[9] (3053:3053:3053) (3037:3037:3037))
        (PORT d[10] (1248:1248:1248) (1188:1188:1188))
        (PORT d[11] (1929:1929:1929) (1847:1847:1847))
        (PORT d[12] (1678:1678:1678) (1600:1600:1600))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (PORT ena (2121:2121:2121) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (PORT d[0] (2121:2121:2121) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1033:1033:1033))
        (PORT d[1] (689:689:689) (652:652:652))
        (PORT d[2] (1092:1092:1092) (1041:1041:1041))
        (PORT d[3] (1731:1731:1731) (1675:1675:1675))
        (PORT d[4] (1607:1607:1607) (1517:1517:1517))
        (PORT d[5] (1287:1287:1287) (1213:1213:1213))
        (PORT d[6] (1617:1617:1617) (1549:1549:1549))
        (PORT d[7] (969:969:969) (914:914:914))
        (PORT d[8] (1589:1589:1589) (1509:1509:1509))
        (PORT d[9] (2730:2730:2730) (2723:2723:2723))
        (PORT d[10] (975:975:975) (927:927:927))
        (PORT d[11] (1930:1930:1930) (1848:1848:1848))
        (PORT d[12] (1647:1647:1647) (1569:1569:1569))
        (PORT clk (2264:2264:2264) (2290:2290:2290))
        (PORT ena (2122:2122:2122) (2010:2010:2010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2290:2290:2290))
        (PORT d[0] (2122:2122:2122) (2010:2010:2010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (950:950:950))
        (PORT datab (1197:1197:1197) (1157:1157:1157))
        (PORT datac (707:707:707) (667:667:667))
        (PORT datad (882:882:882) (798:798:798))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1043:1043:1043))
        (PORT d[1] (1242:1242:1242) (1169:1169:1169))
        (PORT d[2] (1385:1385:1385) (1306:1306:1306))
        (PORT d[3] (1251:1251:1251) (1188:1188:1188))
        (PORT d[4] (1534:1534:1534) (1445:1445:1445))
        (PORT d[5] (1287:1287:1287) (1217:1217:1217))
        (PORT d[6] (1283:1283:1283) (1220:1220:1220))
        (PORT d[7] (1533:1533:1533) (1461:1461:1461))
        (PORT d[8] (1024:1024:1024) (989:989:989))
        (PORT d[9] (3485:3485:3485) (3493:3493:3493))
        (PORT d[10] (1265:1265:1265) (1203:1203:1203))
        (PORT d[11] (1984:1984:1984) (1882:1882:1882))
        (PORT d[12] (1327:1327:1327) (1253:1253:1253))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
        (PORT ena (2436:2436:2436) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2305:2305:2305))
        (PORT d[0] (2436:2436:2436) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1055:1055:1055))
        (PORT d[1] (1550:1550:1550) (1463:1463:1463))
        (PORT d[2] (1624:1624:1624) (1531:1531:1531))
        (PORT d[3] (1836:1836:1836) (1720:1720:1720))
        (PORT d[4] (1548:1548:1548) (1463:1463:1463))
        (PORT d[5] (1311:1311:1311) (1244:1244:1244))
        (PORT d[6] (1570:1570:1570) (1499:1499:1499))
        (PORT d[7] (1853:1853:1853) (1768:1768:1768))
        (PORT d[8] (1627:1627:1627) (1544:1544:1544))
        (PORT d[9] (3477:3477:3477) (3486:3486:3486))
        (PORT d[10] (1583:1583:1583) (1510:1510:1510))
        (PORT d[11] (1634:1634:1634) (1554:1554:1554))
        (PORT d[12] (1670:1670:1670) (1589:1589:1589))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT ena (2407:2407:2407) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT d[0] (2407:2407:2407) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (950:950:950))
        (PORT datab (1198:1198:1198) (1157:1157:1157))
        (PORT datac (719:719:719) (679:679:679))
        (PORT datad (715:715:715) (679:679:679))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1022:1022:1022))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2031:2031:2031))
        (PORT d[1] (2459:2459:2459) (2328:2328:2328))
        (PORT d[2] (2751:2751:2751) (2616:2616:2616))
        (PORT d[3] (2223:2223:2223) (2116:2116:2116))
        (PORT d[4] (1897:1897:1897) (1799:1799:1799))
        (PORT d[5] (1861:1861:1861) (1750:1750:1750))
        (PORT d[6] (2135:2135:2135) (2019:2019:2019))
        (PORT d[7] (2852:2852:2852) (2734:2734:2734))
        (PORT d[8] (1843:1843:1843) (1740:1740:1740))
        (PORT d[9] (2396:2396:2396) (2403:2403:2403))
        (PORT d[10] (2152:2152:2152) (2028:2028:2028))
        (PORT d[11] (1898:1898:1898) (1809:1809:1809))
        (PORT d[12] (2134:2134:2134) (2008:2008:2008))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT ena (3695:3695:3695) (3664:3664:3664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT d[0] (3695:3695:3695) (3664:3664:3664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2105:2105:2105))
        (PORT d[1] (3565:3565:3565) (3487:3487:3487))
        (PORT d[2] (2218:2218:2218) (2218:2218:2218))
        (PORT d[3] (2827:2827:2827) (2802:2802:2802))
        (PORT d[4] (2686:2686:2686) (2640:2640:2640))
        (PORT d[5] (2430:2430:2430) (2397:2397:2397))
        (PORT d[6] (1663:1663:1663) (1588:1588:1588))
        (PORT d[7] (2763:2763:2763) (2621:2621:2621))
        (PORT d[8] (2821:2821:2821) (2691:2691:2691))
        (PORT d[9] (2727:2727:2727) (2612:2612:2612))
        (PORT d[10] (2288:2288:2288) (2220:2220:2220))
        (PORT d[11] (3591:3591:3591) (3536:3536:3536))
        (PORT d[12] (1855:1855:1855) (1742:1742:1742))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT ena (3460:3460:3460) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT d[0] (3460:3460:3460) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (535:535:535))
        (PORT datab (496:496:496) (539:539:539))
        (PORT datac (1551:1551:1551) (1449:1449:1449))
        (PORT datad (1633:1633:1633) (1549:1549:1549))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1730:1730:1730))
        (PORT d[1] (2480:2480:2480) (2350:2350:2350))
        (PORT d[2] (2797:2797:2797) (2661:2661:2661))
        (PORT d[3] (1871:1871:1871) (1772:1772:1772))
        (PORT d[4] (1881:1881:1881) (1782:1782:1782))
        (PORT d[5] (1806:1806:1806) (1693:1693:1693))
        (PORT d[6] (1851:1851:1851) (1754:1754:1754))
        (PORT d[7] (1894:1894:1894) (1785:1785:1785))
        (PORT d[8] (1827:1827:1827) (1723:1723:1723))
        (PORT d[9] (2719:2719:2719) (2708:2708:2708))
        (PORT d[10] (1878:1878:1878) (1753:1753:1753))
        (PORT d[11] (1851:1851:1851) (1754:1754:1754))
        (PORT d[12] (1883:1883:1883) (1774:1774:1774))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT ena (4018:4018:4018) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT d[0] (4018:4018:4018) (3977:3977:3977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2071:2071:2071))
        (PORT d[1] (2210:2210:2210) (2132:2132:2132))
        (PORT d[2] (2490:2490:2490) (2395:2395:2395))
        (PORT d[3] (2443:2443:2443) (2330:2330:2330))
        (PORT d[4] (1936:1936:1936) (1887:1887:1887))
        (PORT d[5] (2626:2626:2626) (2379:2379:2379))
        (PORT d[6] (2976:2976:2976) (2722:2722:2722))
        (PORT d[7] (2806:2806:2806) (2678:2678:2678))
        (PORT d[8] (2626:2626:2626) (2391:2391:2391))
        (PORT d[9] (2601:2601:2601) (2541:2541:2541))
        (PORT d[10] (1925:1925:1925) (1837:1837:1837))
        (PORT d[11] (3044:3044:3044) (2783:2783:2783))
        (PORT d[12] (2996:2996:2996) (2748:2748:2748))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (PORT ena (4058:4058:4058) (4055:4055:4055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (PORT d[0] (4058:4058:4058) (4055:4055:4055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1123:1123:1123))
        (PORT datab (500:500:500) (544:544:544))
        (PORT datad (2115:2115:2115) (2011:2011:2011))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (998:998:998))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (934:934:934))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (842:842:842) (764:764:764))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2508:2508:2508))
        (PORT d[1] (2716:2716:2716) (2559:2559:2559))
        (PORT d[2] (2414:2414:2414) (2364:2364:2364))
        (PORT d[3] (2938:2938:2938) (2997:2997:2997))
        (PORT d[4] (3154:3154:3154) (3145:3145:3145))
        (PORT d[5] (2714:2714:2714) (2691:2691:2691))
        (PORT d[6] (2497:2497:2497) (2427:2427:2427))
        (PORT d[7] (2988:2988:2988) (2828:2828:2828))
        (PORT d[8] (2720:2720:2720) (2560:2560:2560))
        (PORT d[9] (2794:2794:2794) (2762:2762:2762))
        (PORT d[10] (2330:2330:2330) (2271:2271:2271))
        (PORT d[11] (3673:3673:3673) (3465:3465:3465))
        (PORT d[12] (2933:2933:2933) (2822:2822:2822))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT ena (2284:2284:2284) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT d[0] (2284:2284:2284) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1902:1902:1902))
        (PORT d[1] (3006:3006:3006) (2965:2965:2965))
        (PORT d[2] (1686:1686:1686) (1648:1648:1648))
        (PORT d[3] (1814:1814:1814) (1792:1792:1792))
        (PORT d[4] (2290:2290:2290) (2211:2211:2211))
        (PORT d[5] (1948:1948:1948) (1871:1871:1871))
        (PORT d[6] (2990:2990:2990) (2882:2882:2882))
        (PORT d[7] (2156:2156:2156) (2038:2038:2038))
        (PORT d[8] (1737:1737:1737) (1709:1709:1709))
        (PORT d[9] (2366:2366:2366) (2334:2334:2334))
        (PORT d[10] (2710:2710:2710) (2675:2675:2675))
        (PORT d[11] (2402:2402:2402) (2261:2261:2261))
        (PORT d[12] (3037:3037:3037) (2923:2923:2923))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (3413:3413:3413) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT d[0] (3413:3413:3413) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (945:945:945))
        (PORT datab (718:718:718) (735:735:735))
        (PORT datac (1690:1690:1690) (1544:1544:1544))
        (PORT datad (1776:1776:1776) (1655:1655:1655))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2032:2032:2032))
        (PORT d[1] (2420:2420:2420) (2269:2269:2269))
        (PORT d[2] (2507:2507:2507) (2417:2417:2417))
        (PORT d[3] (1920:1920:1920) (1854:1854:1854))
        (PORT d[4] (2670:2670:2670) (2642:2642:2642))
        (PORT d[5] (2278:2278:2278) (2176:2176:2176))
        (PORT d[6] (2235:2235:2235) (2145:2145:2145))
        (PORT d[7] (2936:2936:2936) (2845:2845:2845))
        (PORT d[8] (2286:2286:2286) (2193:2193:2193))
        (PORT d[9] (2788:2788:2788) (2808:2808:2808))
        (PORT d[10] (2624:2624:2624) (2511:2511:2511))
        (PORT d[11] (2330:2330:2330) (2261:2261:2261))
        (PORT d[12] (2396:2396:2396) (2306:2306:2306))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT ena (2955:2955:2955) (2923:2923:2923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT d[0] (2955:2955:2955) (2923:2923:2923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (1917:1917:1917))
        (PORT d[1] (2938:2938:2938) (2899:2899:2899))
        (PORT d[2] (1424:1424:1424) (1397:1397:1397))
        (PORT d[3] (2123:2123:2123) (2096:2096:2096))
        (PORT d[4] (2008:2008:2008) (1943:1943:1943))
        (PORT d[5] (2177:2177:2177) (2086:2086:2086))
        (PORT d[6] (2636:2636:2636) (2544:2544:2544))
        (PORT d[7] (2957:2957:2957) (2755:2755:2755))
        (PORT d[8] (1728:1728:1728) (1700:1700:1700))
        (PORT d[9] (2698:2698:2698) (2650:2650:2650))
        (PORT d[10] (2726:2726:2726) (2693:2693:2693))
        (PORT d[11] (3915:3915:3915) (3845:3845:3845))
        (PORT d[12] (2983:2983:2983) (2869:2869:2869))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT ena (3104:3104:3104) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT d[0] (3104:3104:3104) (3101:3101:3101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (948:948:948))
        (PORT datab (1547:1547:1547) (1451:1451:1451))
        (PORT datac (684:684:684) (706:706:706))
        (PORT datad (1759:1759:1759) (1641:1641:1641))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (918:918:918))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2057:2057:2057))
        (PORT d[1] (2469:2469:2469) (2337:2337:2337))
        (PORT d[2] (2121:2121:2121) (2013:2013:2013))
        (PORT d[3] (2832:2832:2832) (2862:2862:2862))
        (PORT d[4] (2557:2557:2557) (2483:2483:2483))
        (PORT d[5] (2477:2477:2477) (2341:2341:2341))
        (PORT d[6] (2772:2772:2772) (2623:2623:2623))
        (PORT d[7] (2792:2792:2792) (2671:2671:2671))
        (PORT d[8] (2496:2496:2496) (2369:2369:2369))
        (PORT d[9] (3004:3004:3004) (2980:2980:2980))
        (PORT d[10] (2525:2525:2525) (2377:2377:2377))
        (PORT d[11] (2525:2525:2525) (2410:2410:2410))
        (PORT d[12] (2483:2483:2483) (2347:2347:2347))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (PORT ena (3348:3348:3348) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (PORT d[0] (3348:3348:3348) (3315:3315:3315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1331:1331:1331))
        (PORT d[1] (1861:1861:1861) (1762:1762:1762))
        (PORT d[2] (3503:3503:3503) (3489:3489:3489))
        (PORT d[3] (1551:1551:1551) (1467:1467:1467))
        (PORT d[4] (1868:1868:1868) (1763:1763:1763))
        (PORT d[5] (1656:1656:1656) (1571:1571:1571))
        (PORT d[6] (1617:1617:1617) (1548:1548:1548))
        (PORT d[7] (1900:1900:1900) (1817:1817:1817))
        (PORT d[8] (1585:1585:1585) (1506:1506:1506))
        (PORT d[9] (3189:3189:3189) (3211:3211:3211))
        (PORT d[10] (1596:1596:1596) (1527:1527:1527))
        (PORT d[11] (1640:1640:1640) (1559:1559:1559))
        (PORT d[12] (1655:1655:1655) (1575:1575:1575))
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (PORT ena (2419:2419:2419) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (PORT d[0] (2419:2419:2419) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2210:2210:2210))
        (PORT d[1] (2667:2667:2667) (2508:2508:2508))
        (PORT d[2] (2513:2513:2513) (2519:2519:2519))
        (PORT d[3] (2938:2938:2938) (2994:2994:2994))
        (PORT d[4] (3468:3468:3468) (3449:3449:3449))
        (PORT d[5] (2661:2661:2661) (2635:2635:2635))
        (PORT d[6] (2907:2907:2907) (2823:2823:2823))
        (PORT d[7] (2669:2669:2669) (2525:2525:2525))
        (PORT d[8] (2392:2392:2392) (2243:2243:2243))
        (PORT d[9] (3022:3022:3022) (2991:2991:2991))
        (PORT d[10] (1989:1989:1989) (1936:1936:1936))
        (PORT d[11] (3652:3652:3652) (3444:3444:3444))
        (PORT d[12] (2625:2625:2625) (2523:2523:2523))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (2287:2287:2287) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2287:2287:2287) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (947:947:947))
        (PORT datab (719:719:719) (737:737:737))
        (PORT datac (921:921:921) (844:844:844))
        (PORT datad (1658:1658:1658) (1506:1506:1506))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (2964:2964:2964))
        (PORT d[1] (2794:2794:2794) (2658:2658:2658))
        (PORT d[2] (2749:2749:2749) (2718:2718:2718))
        (PORT d[3] (3208:3208:3208) (3243:3243:3243))
        (PORT d[4] (3263:3263:3263) (3221:3221:3221))
        (PORT d[5] (2758:2758:2758) (2758:2758:2758))
        (PORT d[6] (2185:2185:2185) (2108:2108:2108))
        (PORT d[7] (2732:2732:2732) (2609:2609:2609))
        (PORT d[8] (2725:2725:2725) (2581:2581:2581))
        (PORT d[9] (3067:3067:3067) (3063:3063:3063))
        (PORT d[10] (1998:1998:1998) (1942:1942:1942))
        (PORT d[11] (3368:3368:3368) (3197:3197:3197))
        (PORT d[12] (2568:2568:2568) (2469:2469:2469))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (PORT ena (2872:2872:2872) (2785:2785:2785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (PORT d[0] (2872:2872:2872) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1071:1071:1071))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (917:917:917) (885:885:885))
        (PORT datad (2283:2283:2283) (2122:2122:2122))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (1951:1951:1951))
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (681:681:681) (702:702:702))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2030:2030:2030))
        (PORT d[1] (2710:2710:2710) (2546:2546:2546))
        (PORT d[2] (2807:2807:2807) (2699:2699:2699))
        (PORT d[3] (1904:1904:1904) (1836:1836:1836))
        (PORT d[4] (2633:2633:2633) (2605:2605:2605))
        (PORT d[5] (2273:2273:2273) (2170:2170:2170))
        (PORT d[6] (2235:2235:2235) (2145:2145:2145))
        (PORT d[7] (2540:2540:2540) (2438:2438:2438))
        (PORT d[8] (2310:2310:2310) (2216:2216:2216))
        (PORT d[9] (2766:2766:2766) (2793:2793:2793))
        (PORT d[10] (2275:2275:2275) (2188:2188:2188))
        (PORT d[11] (2587:2587:2587) (2508:2508:2508))
        (PORT d[12] (2395:2395:2395) (2305:2305:2305))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT ena (3030:3030:3030) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (3030:3030:3030) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1606:1606:1606))
        (PORT d[1] (2865:2865:2865) (2804:2804:2804))
        (PORT d[2] (1705:1705:1705) (1669:1669:1669))
        (PORT d[3] (2156:2156:2156) (2129:2129:2129))
        (PORT d[4] (2237:2237:2237) (2158:2158:2158))
        (PORT d[5] (2184:2184:2184) (2094:2094:2094))
        (PORT d[6] (2661:2661:2661) (2567:2567:2567))
        (PORT d[7] (2990:2990:2990) (2786:2786:2786))
        (PORT d[8] (1713:1713:1713) (1684:1684:1684))
        (PORT d[9] (2677:2677:2677) (2635:2635:2635))
        (PORT d[10] (2701:2701:2701) (2670:2670:2670))
        (PORT d[11] (2086:2086:2086) (1962:1962:1962))
        (PORT d[12] (2729:2729:2729) (2629:2629:2629))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT ena (3097:3097:3097) (3093:3093:3093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT d[0] (3097:3097:3097) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (942:942:942))
        (PORT datab (716:716:716) (733:733:733))
        (PORT datac (1536:1536:1536) (1433:1433:1433))
        (PORT datad (1808:1808:1808) (1678:1678:1678))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2762:2762:2762))
        (PORT d[1] (3046:3046:3046) (2905:2905:2905))
        (PORT d[2] (2774:2774:2774) (2738:2738:2738))
        (PORT d[3] (2961:2961:2961) (3013:3013:3013))
        (PORT d[4] (3432:3432:3432) (3447:3447:3447))
        (PORT d[5] (2971:2971:2971) (2938:2938:2938))
        (PORT d[6] (2560:2560:2560) (2469:2469:2469))
        (PORT d[7] (2772:2772:2772) (2665:2665:2665))
        (PORT d[8] (3054:3054:3054) (2903:2903:2903))
        (PORT d[9] (3071:3071:3071) (3074:3074:3074))
        (PORT d[10] (2325:2325:2325) (2254:2254:2254))
        (PORT d[11] (3405:3405:3405) (3236:3236:3236))
        (PORT d[12] (2554:2554:2554) (2446:2446:2446))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (2546:2546:2546) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT d[0] (2546:2546:2546) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (2800:2800:2800))
        (PORT d[1] (3371:3371:3371) (3248:3248:3248))
        (PORT d[2] (2118:2118:2118) (2103:2103:2103))
        (PORT d[3] (2430:2430:2430) (2422:2422:2422))
        (PORT d[4] (2786:2786:2786) (2773:2773:2773))
        (PORT d[5] (2245:2245:2245) (2195:2195:2195))
        (PORT d[6] (2858:2858:2858) (2772:2772:2772))
        (PORT d[7] (3547:3547:3547) (3470:3470:3470))
        (PORT d[8] (3677:3677:3677) (3476:3476:3476))
        (PORT d[9] (2107:2107:2107) (2089:2089:2089))
        (PORT d[10] (3292:3292:3292) (3197:3197:3197))
        (PORT d[11] (3587:3587:3587) (3517:3517:3517))
        (PORT d[12] (3993:3993:3993) (3854:3854:3854))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (2656:2656:2656) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT d[0] (2656:2656:2656) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (947:947:947))
        (PORT datab (719:719:719) (737:737:737))
        (PORT datac (1848:1848:1848) (1770:1770:1770))
        (PORT datad (2513:2513:2513) (2383:2383:2383))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (920:920:920))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (665:665:665) (674:674:674))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2123:2123:2123))
        (PORT d[1] (3198:3198:3198) (3125:3125:3125))
        (PORT d[2] (1844:1844:1844) (1835:1835:1835))
        (PORT d[3] (2186:2186:2186) (2189:2189:2189))
        (PORT d[4] (2453:2453:2453) (2431:2431:2431))
        (PORT d[5] (2071:2071:2071) (2045:2045:2045))
        (PORT d[6] (2298:2298:2298) (2201:2201:2201))
        (PORT d[7] (2153:2153:2153) (2045:2045:2045))
        (PORT d[8] (3173:3173:3173) (3031:3031:3031))
        (PORT d[9] (2125:2125:2125) (2035:2035:2035))
        (PORT d[10] (2291:2291:2291) (2227:2227:2227))
        (PORT d[11] (3584:3584:3584) (3527:3527:3527))
        (PORT d[12] (2502:2502:2502) (2367:2367:2367))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT ena (3801:3801:3801) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT d[0] (3801:3801:3801) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1920:1920:1920))
        (PORT d[1] (3721:3721:3721) (3584:3584:3584))
        (PORT d[2] (1870:1870:1870) (1877:1877:1877))
        (PORT d[3] (2773:2773:2773) (2743:2743:2743))
        (PORT d[4] (2787:2787:2787) (2785:2785:2785))
        (PORT d[5] (2920:2920:2920) (2839:2839:2839))
        (PORT d[6] (2512:2512:2512) (2439:2439:2439))
        (PORT d[7] (3584:3584:3584) (3511:3511:3511))
        (PORT d[8] (3055:3055:3055) (2884:2884:2884))
        (PORT d[9] (2424:2424:2424) (2406:2406:2406))
        (PORT d[10] (2698:2698:2698) (2674:2674:2674))
        (PORT d[11] (3906:3906:3906) (3837:3837:3837))
        (PORT d[12] (3321:3321:3321) (3205:3205:3205))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (2970:2970:2970) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (2970:2970:2970) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1355:1355:1355))
        (PORT datab (706:706:706) (712:712:712))
        (PORT datac (1762:1762:1762) (1767:1767:1767))
        (PORT datad (1894:1894:1894) (1831:1831:1831))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2080:2080:2080))
        (PORT d[1] (2499:2499:2499) (2396:2396:2396))
        (PORT d[2] (3076:3076:3076) (2942:2942:2942))
        (PORT d[3] (2724:2724:2724) (2599:2599:2599))
        (PORT d[4] (2555:2555:2555) (2477:2477:2477))
        (PORT d[5] (3249:3249:3249) (2961:2961:2961))
        (PORT d[6] (3865:3865:3865) (3555:3555:3555))
        (PORT d[7] (2844:2844:2844) (2719:2719:2719))
        (PORT d[8] (3021:3021:3021) (2776:2776:2776))
        (PORT d[9] (2549:2549:2549) (2492:2492:2492))
        (PORT d[10] (1856:1856:1856) (1771:1771:1771))
        (PORT d[11] (3357:3357:3357) (3090:3090:3090))
        (PORT d[12] (3615:3615:3615) (3335:3335:3335))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (PORT ena (4388:4388:4388) (4378:4378:4378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (PORT d[0] (4388:4388:4388) (4378:4378:4378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (2836:2836:2836))
        (PORT d[1] (2922:2922:2922) (2748:2748:2748))
        (PORT d[2] (3072:3072:3072) (3061:3061:3061))
        (PORT d[3] (3262:3262:3262) (3322:3322:3322))
        (PORT d[4] (3466:3466:3466) (3370:3370:3370))
        (PORT d[5] (3326:3326:3326) (3293:3293:3293))
        (PORT d[6] (2553:2553:2553) (2487:2487:2487))
        (PORT d[7] (3422:3422:3422) (3304:3304:3304))
        (PORT d[8] (2742:2742:2742) (2589:2589:2589))
        (PORT d[9] (3447:3447:3447) (3465:3465:3465))
        (PORT d[10] (2323:2323:2323) (2260:2260:2260))
        (PORT d[11] (3273:3273:3273) (3072:3072:3072))
        (PORT d[12] (2911:2911:2911) (2796:2796:2796))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (2538:2538:2538) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2538:2538:2538) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1353:1353:1353))
        (PORT datab (707:707:707) (714:714:714))
        (PORT datac (1551:1551:1551) (1466:1466:1466))
        (PORT datad (2182:2182:2182) (1984:1984:1984))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (745:745:745))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1018:1018:1018))
        (PORT d[1] (1234:1234:1234) (1161:1161:1161))
        (PORT d[2] (1324:1324:1324) (1253:1253:1253))
        (PORT d[3] (1228:1228:1228) (1149:1149:1149))
        (PORT d[4] (1640:1640:1640) (1549:1549:1549))
        (PORT d[5] (1325:1325:1325) (1249:1249:1249))
        (PORT d[6] (1639:1639:1639) (1571:1571:1571))
        (PORT d[7] (1870:1870:1870) (1784:1784:1784))
        (PORT d[8] (1588:1588:1588) (1508:1508:1508))
        (PORT d[9] (1551:1551:1551) (1450:1450:1450))
        (PORT d[10] (1294:1294:1294) (1232:1232:1232))
        (PORT d[11] (1957:1957:1957) (1859:1859:1859))
        (PORT d[12] (1638:1638:1638) (1560:1560:1560))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (PORT ena (2125:2125:2125) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (PORT d[0] (2125:2125:2125) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2192:2192:2192))
        (PORT d[1] (2405:2405:2405) (2255:2255:2255))
        (PORT d[2] (2532:2532:2532) (2538:2538:2538))
        (PORT d[3] (2912:2912:2912) (2957:2957:2957))
        (PORT d[4] (3500:3500:3500) (3481:3481:3481))
        (PORT d[5] (2698:2698:2698) (2671:2671:2671))
        (PORT d[6] (2930:2930:2930) (2861:2861:2861))
        (PORT d[7] (2661:2661:2661) (2517:2517:2517))
        (PORT d[8] (2384:2384:2384) (2235:2235:2235))
        (PORT d[9] (2804:2804:2804) (2790:2790:2790))
        (PORT d[10] (2012:2012:2012) (1959:1959:1959))
        (PORT d[11] (3598:3598:3598) (3388:3388:3388))
        (PORT d[12] (2585:2585:2585) (2481:2481:2481))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT ena (2322:2322:2322) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (2322:2322:2322) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (743:743:743))
        (PORT datab (990:990:990) (935:935:935))
        (PORT datac (813:813:813) (735:735:735))
        (PORT datad (1621:1621:1621) (1445:1445:1445))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (2827:2827:2827))
        (PORT d[1] (2960:2960:2960) (2785:2785:2785))
        (PORT d[2] (3088:3088:3088) (3075:3075:3075))
        (PORT d[3] (3238:3238:3238) (3304:3304:3304))
        (PORT d[4] (3168:3168:3168) (3090:3090:3090))
        (PORT d[5] (3071:3071:3071) (3048:3048:3048))
        (PORT d[6] (2522:2522:2522) (2454:2454:2454))
        (PORT d[7] (3348:3348:3348) (3228:3228:3228))
        (PORT d[8] (3057:3057:3057) (2886:2886:2886))
        (PORT d[9] (3457:3457:3457) (3480:3480:3480))
        (PORT d[10] (2323:2323:2323) (2261:2261:2261))
        (PORT d[11] (3606:3606:3606) (3384:3384:3384))
        (PORT d[12] (2886:2886:2886) (2772:2772:2772))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (2857:2857:2857) (2788:2788:2788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2857:2857:2857) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2467:2467:2467))
        (PORT d[1] (2284:2284:2284) (2136:2136:2136))
        (PORT d[2] (2366:2366:2366) (2329:2329:2329))
        (PORT d[3] (3081:3081:3081) (3033:3033:3033))
        (PORT d[4] (3153:3153:3153) (3144:3144:3144))
        (PORT d[5] (2681:2681:2681) (2659:2659:2659))
        (PORT d[6] (3204:3204:3204) (3110:3110:3110))
        (PORT d[7] (2994:2994:2994) (2834:2834:2834))
        (PORT d[8] (2728:2728:2728) (2569:2569:2569))
        (PORT d[9] (2755:2755:2755) (2723:2723:2723))
        (PORT d[10] (2646:2646:2646) (2578:2578:2578))
        (PORT d[11] (3864:3864:3864) (3777:3777:3777))
        (PORT d[12] (2973:2973:2973) (2864:2864:2864))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT ena (2298:2298:2298) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (2298:2298:2298) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (870:870:870))
        (PORT datab (1138:1138:1138) (1033:1033:1033))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1670:1670:1670) (1624:1624:1624))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (743:743:743))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (2269:2269:2269) (2103:2103:2103))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2100:2100:2100))
        (PORT d[1] (2545:2545:2545) (2472:2472:2472))
        (PORT d[2] (1873:1873:1873) (1876:1876:1876))
        (PORT d[3] (2821:2821:2821) (2796:2796:2796))
        (PORT d[4] (2656:2656:2656) (2606:2606:2606))
        (PORT d[5] (2428:2428:2428) (2396:2396:2396))
        (PORT d[6] (1927:1927:1927) (1843:1843:1843))
        (PORT d[7] (1810:1810:1810) (1711:1711:1711))
        (PORT d[8] (2868:2868:2868) (2739:2739:2739))
        (PORT d[9] (2714:2714:2714) (2670:2670:2670))
        (PORT d[10] (2294:2294:2294) (2231:2231:2231))
        (PORT d[11] (3591:3591:3591) (3536:3536:3536))
        (PORT d[12] (2181:2181:2181) (2061:2061:2061))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT ena (3379:3379:3379) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT d[0] (3379:3379:3379) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (2838:2838:2838))
        (PORT d[1] (2896:2896:2896) (2726:2726:2726))
        (PORT d[2] (3077:3077:3077) (3066:3066:3066))
        (PORT d[3] (2133:2133:2133) (2131:2131:2131))
        (PORT d[4] (3178:3178:3178) (3100:3100:3100))
        (PORT d[5] (3347:3347:3347) (3314:3314:3314))
        (PORT d[6] (2557:2557:2557) (2500:2500:2500))
        (PORT d[7] (3401:3401:3401) (3283:3283:3283))
        (PORT d[8] (2764:2764:2764) (2609:2609:2609))
        (PORT d[9] (3430:3430:3430) (3450:3450:3450))
        (PORT d[10] (2311:2311:2311) (2248:2248:2248))
        (PORT d[11] (3341:3341:3341) (3140:3140:3140))
        (PORT d[12] (2890:2890:2890) (2777:2777:2777))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT ena (2837:2837:2837) (2764:2764:2764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (2837:2837:2837) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1354:1354:1354))
        (PORT datab (707:707:707) (713:713:713))
        (PORT datac (1702:1702:1702) (1659:1659:1659))
        (PORT datad (2231:2231:2231) (2037:2037:2037))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2459:2459:2459))
        (PORT d[1] (3754:3754:3754) (3618:3618:3618))
        (PORT d[2] (2172:2172:2172) (2167:2167:2167))
        (PORT d[3] (3252:3252:3252) (3295:3295:3295))
        (PORT d[4] (3156:3156:3156) (3144:3144:3144))
        (PORT d[5] (2374:2374:2374) (2369:2369:2369))
        (PORT d[6] (3165:3165:3165) (3071:3071:3071))
        (PORT d[7] (3809:3809:3809) (3719:3719:3719))
        (PORT d[8] (3035:3035:3035) (2863:2863:2863))
        (PORT d[9] (2464:2464:2464) (2448:2448:2448))
        (PORT d[10] (2665:2665:2665) (2599:2599:2599))
        (PORT d[11] (3886:3886:3886) (3802:3802:3802))
        (PORT d[12] (3240:3240:3240) (3122:3122:3122))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (2280:2280:2280) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (2280:2280:2280) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2322:2322:2322))
        (PORT d[1] (2466:2466:2466) (2316:2316:2316))
        (PORT d[2] (2100:2100:2100) (1993:1993:1993))
        (PORT d[3] (2838:2838:2838) (2857:2857:2857))
        (PORT d[4] (2543:2543:2543) (2470:2470:2470))
        (PORT d[5] (2510:2510:2510) (2373:2373:2373))
        (PORT d[6] (2500:2500:2500) (2371:2371:2371))
        (PORT d[7] (2791:2791:2791) (2668:2668:2668))
        (PORT d[8] (2508:2508:2508) (2381:2381:2381))
        (PORT d[9] (2722:2722:2722) (2709:2709:2709))
        (PORT d[10] (2487:2487:2487) (2348:2348:2348))
        (PORT d[11] (3249:3249:3249) (3172:3172:3172))
        (PORT d[12] (2467:2467:2467) (2334:2334:2334))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (PORT ena (3020:3020:3020) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (PORT d[0] (3020:3020:3020) (3014:3014:3014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1356:1356:1356))
        (PORT datab (706:706:706) (712:712:712))
        (PORT datac (1652:1652:1652) (1608:1608:1608))
        (PORT datad (2176:2176:2176) (2046:2046:2046))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (744:744:744))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (740:740:740))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (391:391:391) (373:373:373))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (999:999:999))
        (PORT d[1] (1601:1601:1601) (1519:1519:1519))
        (PORT d[2] (2320:2320:2320) (2242:2242:2242))
        (PORT d[3] (1080:1080:1080) (1032:1032:1032))
        (PORT d[4] (1328:1328:1328) (1251:1251:1251))
        (PORT d[5] (1277:1277:1277) (1206:1206:1206))
        (PORT d[6] (2003:2003:2003) (1934:1934:1934))
        (PORT d[7] (2598:2598:2598) (2483:2483:2483))
        (PORT d[8] (2030:2030:2030) (1989:1989:1989))
        (PORT d[9] (2736:2736:2736) (2728:2728:2728))
        (PORT d[10] (1279:1279:1279) (1225:1225:1225))
        (PORT d[11] (1902:1902:1902) (1809:1809:1809))
        (PORT d[12] (2026:2026:2026) (1941:1941:1941))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT ena (1843:1843:1843) (1750:1750:1750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT d[0] (1843:1843:1843) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1326:1326:1326))
        (PORT d[1] (1916:1916:1916) (1806:1806:1806))
        (PORT d[2] (2415:2415:2415) (2310:2310:2310))
        (PORT d[3] (2233:2233:2233) (2133:2133:2133))
        (PORT d[4] (1877:1877:1877) (1777:1777:1777))
        (PORT d[5] (1654:1654:1654) (1572:1572:1572))
        (PORT d[6] (1946:1946:1946) (1868:1868:1868))
        (PORT d[7] (2210:2210:2210) (2121:2121:2121))
        (PORT d[8] (1971:1971:1971) (1885:1885:1885))
        (PORT d[9] (3172:3172:3172) (3193:3193:3193))
        (PORT d[10] (1938:1938:1938) (1860:1860:1860))
        (PORT d[11] (2625:2625:2625) (2545:2545:2545))
        (PORT d[12] (2049:2049:2049) (1972:1972:1972))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT ena (3443:3443:3443) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT d[0] (3443:3443:3443) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1020:1020:1020))
        (PORT datab (1190:1190:1190) (1148:1148:1148))
        (PORT datac (1185:1185:1185) (1099:1099:1099))
        (PORT datad (1264:1264:1264) (1188:1188:1188))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1322:1322:1322))
        (PORT d[1] (1899:1899:1899) (1800:1800:1800))
        (PORT d[2] (2481:2481:2481) (2391:2391:2391))
        (PORT d[3] (1582:1582:1582) (1492:1492:1492))
        (PORT d[4] (1829:1829:1829) (1729:1729:1729))
        (PORT d[5] (1638:1638:1638) (1555:1555:1555))
        (PORT d[6] (1594:1594:1594) (1525:1525:1525))
        (PORT d[7] (1877:1877:1877) (1794:1794:1794))
        (PORT d[8] (1592:1592:1592) (1515:1515:1515))
        (PORT d[9] (3212:3212:3212) (3235:3235:3235))
        (PORT d[10] (1602:1602:1602) (1534:1534:1534))
        (PORT d[11] (2610:2610:2610) (2533:2533:2533))
        (PORT d[12] (1695:1695:1695) (1616:1616:1616))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT ena (3414:3414:3414) (3401:3401:3401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (3414:3414:3414) (3401:3401:3401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3249:3249:3249))
        (PORT d[1] (2484:2484:2484) (2389:2389:2389))
        (PORT d[2] (2478:2478:2478) (2465:2465:2465))
        (PORT d[3] (3218:3218:3218) (3253:3253:3253))
        (PORT d[4] (3682:3682:3682) (3673:3673:3673))
        (PORT d[5] (2772:2772:2772) (2768:2768:2768))
        (PORT d[6] (2567:2567:2567) (2476:2476:2476))
        (PORT d[7] (2804:2804:2804) (2695:2695:2695))
        (PORT d[8] (3022:3022:3022) (2870:2870:2870))
        (PORT d[9] (3094:3094:3094) (3093:3093:3093))
        (PORT d[10] (2292:2292:2292) (2222:2222:2222))
        (PORT d[11] (3404:3404:3404) (3235:3235:3235))
        (PORT d[12] (2849:2849:2849) (2730:2730:2730))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (PORT ena (2550:2550:2550) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (PORT d[0] (2550:2550:2550) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1018:1018:1018))
        (PORT datab (1189:1189:1189) (1147:1147:1147))
        (PORT datac (970:970:970) (925:925:925))
        (PORT datad (2022:2022:2022) (1866:1866:1866))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (954:954:954))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1032:1032:1032))
        (PORT d[1] (1616:1616:1616) (1533:1533:1533))
        (PORT d[2] (2339:2339:2339) (2262:2262:2262))
        (PORT d[3] (1047:1047:1047) (1003:1003:1003))
        (PORT d[4] (1281:1281:1281) (1211:1211:1211))
        (PORT d[5] (1269:1269:1269) (1197:1197:1197))
        (PORT d[6] (1977:1977:1977) (1905:1905:1905))
        (PORT d[7] (1590:1590:1590) (1502:1502:1502))
        (PORT d[8] (2070:2070:2070) (2028:2028:2028))
        (PORT d[9] (2755:2755:2755) (2746:2746:2746))
        (PORT d[10] (1283:1283:1283) (1227:1227:1227))
        (PORT d[11] (2218:2218:2218) (2108:2108:2108))
        (PORT d[12] (2001:2001:2001) (1914:1914:1914))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT ena (1579:1579:1579) (1508:1508:1508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (1579:1579:1579) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1063:1063:1063))
        (PORT d[1] (1600:1600:1600) (1518:1518:1518))
        (PORT d[2] (1106:1106:1106) (1057:1057:1057))
        (PORT d[3] (1699:1699:1699) (1644:1644:1644))
        (PORT d[4] (1323:1323:1323) (1254:1254:1254))
        (PORT d[5] (1309:1309:1309) (1237:1237:1237))
        (PORT d[6] (1994:1994:1994) (1923:1923:1923))
        (PORT d[7] (1248:1248:1248) (1177:1177:1177))
        (PORT d[8] (2070:2070:2070) (2027:2027:2027))
        (PORT d[9] (2721:2721:2721) (2712:2712:2712))
        (PORT d[10] (1273:1273:1273) (1218:1218:1218))
        (PORT d[11] (1871:1871:1871) (1778:1778:1778))
        (PORT d[12] (1985:1985:1985) (1898:1898:1898))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT ena (1833:1833:1833) (1739:1739:1739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT d[0] (1833:1833:1833) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1027:1027:1027))
        (PORT datab (1196:1196:1196) (1155:1155:1155))
        (PORT datac (942:942:942) (887:887:887))
        (PORT datad (897:897:897) (822:822:822))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1360:1360:1360))
        (PORT d[1] (1945:1945:1945) (1842:1842:1842))
        (PORT d[2] (1700:1700:1700) (1649:1649:1649))
        (PORT d[3] (1426:1426:1426) (1380:1380:1380))
        (PORT d[4] (1641:1641:1641) (1561:1561:1561))
        (PORT d[5] (1642:1642:1642) (1562:1562:1562))
        (PORT d[6] (2332:2332:2332) (2252:2252:2252))
        (PORT d[7] (2265:2265:2265) (2157:2157:2157))
        (PORT d[8] (1731:1731:1731) (1700:1700:1700))
        (PORT d[9] (2988:2988:2988) (2933:2933:2933))
        (PORT d[10] (1627:1627:1627) (1560:1560:1560))
        (PORT d[11] (1567:1567:1567) (1482:1482:1482))
        (PORT d[12] (2328:2328:2328) (2227:2227:2227))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (3101:3101:3101) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT d[0] (3101:3101:3101) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2479:2479:2479))
        (PORT d[1] (2765:2765:2765) (2646:2646:2646))
        (PORT d[2] (2743:2743:2743) (2712:2712:2712))
        (PORT d[3] (2973:2973:2973) (3028:3028:3028))
        (PORT d[4] (3720:3720:3720) (3711:3711:3711))
        (PORT d[5] (2777:2777:2777) (2776:2776:2776))
        (PORT d[6] (2514:2514:2514) (2422:2422:2422))
        (PORT d[7] (2783:2783:2783) (2674:2674:2674))
        (PORT d[8] (3032:3032:3032) (2880:2880:2880))
        (PORT d[9] (3085:3085:3085) (3079:3079:3079))
        (PORT d[10] (2272:2272:2272) (2201:2201:2201))
        (PORT d[11] (3385:3385:3385) (3215:3215:3215))
        (PORT d[12] (2561:2561:2561) (2453:2453:2453))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT ena (2846:2846:2846) (2759:2759:2759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT d[0] (2846:2846:2846) (2759:2759:2759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (955:955:955))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (1371:1371:1371) (1228:1228:1228))
        (PORT datad (2300:2300:2300) (2127:2127:2127))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1033:1033:1033))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (1222:1222:1222) (1141:1141:1141))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1356:1356:1356))
        (PORT d[1] (1903:1903:1903) (1789:1789:1789))
        (PORT d[2] (3488:3488:3488) (3473:3473:3473))
        (PORT d[3] (2217:2217:2217) (2126:2126:2126))
        (PORT d[4] (1862:1862:1862) (1762:1762:1762))
        (PORT d[5] (1621:1621:1621) (1540:1540:1540))
        (PORT d[6] (1595:1595:1595) (1526:1526:1526))
        (PORT d[7] (1910:1910:1910) (1828:1828:1828))
        (PORT d[8] (1618:1618:1618) (1539:1539:1539))
        (PORT d[9] (3180:3180:3180) (3201:3201:3201))
        (PORT d[10] (1952:1952:1952) (1874:1874:1874))
        (PORT d[11] (2604:2604:2604) (2526:2526:2526))
        (PORT d[12] (1689:1689:1689) (1609:1609:1609))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT ena (3419:3419:3419) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (3419:3419:3419) (3413:3413:3413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1345:1345:1345))
        (PORT d[1] (1913:1913:1913) (1816:1816:1816))
        (PORT d[2] (2018:2018:2018) (1959:1959:1959))
        (PORT d[3] (1408:1408:1408) (1373:1373:1373))
        (PORT d[4] (1680:1680:1680) (1600:1600:1600))
        (PORT d[5] (1588:1588:1588) (1507:1507:1507))
        (PORT d[6] (1973:1973:1973) (1900:1900:1900))
        (PORT d[7] (2605:2605:2605) (2489:2489:2489))
        (PORT d[8] (1746:1746:1746) (1719:1719:1719))
        (PORT d[9] (2448:2448:2448) (2451:2451:2451))
        (PORT d[10] (1644:1644:1644) (1574:1574:1574))
        (PORT d[11] (1894:1894:1894) (1801:1801:1801))
        (PORT d[12] (1995:1995:1995) (1909:1909:1909))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (1868:1868:1868) (1775:1775:1775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (1868:1868:1868) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1031:1031:1031))
        (PORT datab (1199:1199:1199) (1159:1159:1159))
        (PORT datac (1247:1247:1247) (1159:1159:1159))
        (PORT datad (1014:1014:1014) (958:958:958))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1311:1311:1311))
        (PORT d[1] (1952:1952:1952) (1856:1856:1856))
        (PORT d[2] (1416:1416:1416) (1388:1388:1388))
        (PORT d[3] (1448:1448:1448) (1406:1406:1406))
        (PORT d[4] (1580:1580:1580) (1487:1487:1487))
        (PORT d[5] (1602:1602:1602) (1522:1522:1522))
        (PORT d[6] (2300:2300:2300) (2220:2220:2220))
        (PORT d[7] (2527:2527:2527) (2406:2406:2406))
        (PORT d[8] (1745:1745:1745) (1718:1718:1718))
        (PORT d[9] (3014:3014:3014) (2958:2958:2958))
        (PORT d[10] (1593:1593:1593) (1528:1528:1528))
        (PORT d[11] (1847:1847:1847) (1754:1754:1754))
        (PORT d[12] (2388:2388:2388) (2295:2295:2295))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT ena (3077:3077:3077) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT d[0] (3077:3077:3077) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2471:2471:2471))
        (PORT d[1] (3703:3703:3703) (3568:3568:3568))
        (PORT d[2] (2136:2136:2136) (2131:2131:2131))
        (PORT d[3] (3064:3064:3064) (3016:3016:3016))
        (PORT d[4] (2826:2826:2826) (2825:2825:2825))
        (PORT d[5] (2664:2664:2664) (2635:2635:2635))
        (PORT d[6] (3151:3151:3151) (3058:3058:3058))
        (PORT d[7] (3552:3552:3552) (3481:3481:3481))
        (PORT d[8] (3049:3049:3049) (2877:2877:2877))
        (PORT d[9] (2464:2464:2464) (2447:2447:2447))
        (PORT d[10] (2698:2698:2698) (2675:2675:2675))
        (PORT d[11] (3566:3566:3566) (3495:3495:3495))
        (PORT d[12] (3287:3287:3287) (3172:3172:3172))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (2949:2949:2949) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT d[0] (2949:2949:2949) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1032:1032:1032))
        (PORT datab (1199:1199:1199) (1160:1160:1160))
        (PORT datac (1057:1057:1057) (1006:1006:1006))
        (PORT datad (1944:1944:1944) (1856:1856:1856))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (957:957:957))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1130:1130:1130))
        (PORT datab (385:385:385) (373:373:373))
        (PORT datac (392:392:392) (371:371:371))
        (PORT datad (359:359:359) (344:344:344))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3154:3154:3154))
        (PORT d[1] (2629:2629:2629) (2458:2458:2458))
        (PORT d[2] (3473:3473:3473) (3446:3446:3446))
        (PORT d[3] (2117:2117:2117) (2117:2117:2117))
        (PORT d[4] (3515:3515:3515) (3515:3515:3515))
        (PORT d[5] (3355:3355:3355) (3322:3322:3322))
        (PORT d[6] (2636:2636:2636) (2583:2583:2583))
        (PORT d[7] (2655:2655:2655) (2506:2506:2506))
        (PORT d[8] (2410:2410:2410) (2267:2267:2267))
        (PORT d[9] (3812:3812:3812) (3819:3819:3819))
        (PORT d[10] (1972:1972:1972) (1915:1915:1915))
        (PORT d[11] (3318:3318:3318) (3118:3118:3118))
        (PORT d[12] (2554:2554:2554) (2451:2451:2451))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (PORT ena (2540:2540:2540) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (PORT d[0] (2540:2540:2540) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (1917:1917:1917))
        (PORT d[1] (3261:3261:3261) (3200:3200:3200))
        (PORT d[2] (1430:1430:1430) (1394:1394:1394))
        (PORT d[3] (2132:2132:2132) (2102:2102:2102))
        (PORT d[4] (2325:2325:2325) (2243:2243:2243))
        (PORT d[5] (2163:2163:2163) (2071:2071:2071))
        (PORT d[6] (2977:2977:2977) (2869:2869:2869))
        (PORT d[7] (2950:2950:2950) (2748:2748:2748))
        (PORT d[8] (1768:1768:1768) (1741:1741:1741))
        (PORT d[9] (2356:2356:2356) (2327:2327:2327))
        (PORT d[10] (2725:2725:2725) (2693:2693:2693))
        (PORT d[11] (2434:2434:2434) (2290:2290:2290))
        (PORT d[12] (3055:3055:3055) (2939:2939:2939))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (3080:3080:3080) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT d[0] (3080:3080:3080) (3076:3076:3076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1198:1198:1198))
        (PORT datab (985:985:985) (969:969:969))
        (PORT datac (1920:1920:1920) (1841:1841:1841))
        (PORT datad (1813:1813:1813) (1699:1699:1699))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1731:1731:1731))
        (PORT d[1] (2479:2479:2479) (2349:2349:2349))
        (PORT d[2] (2771:2771:2771) (2635:2635:2635))
        (PORT d[3] (1883:1883:1883) (1782:1782:1782))
        (PORT d[4] (1918:1918:1918) (1818:1818:1818))
        (PORT d[5] (1820:1820:1820) (1709:1709:1709))
        (PORT d[6] (2433:2433:2433) (2300:2300:2300))
        (PORT d[7] (1893:1893:1893) (1797:1797:1797))
        (PORT d[8] (1842:1842:1842) (1738:1738:1738))
        (PORT d[9] (3073:3073:3073) (3045:3045:3045))
        (PORT d[10] (1843:1843:1843) (1726:1726:1726))
        (PORT d[11] (1871:1871:1871) (1779:1779:1779))
        (PORT d[12] (2094:2094:2094) (1969:1969:1969))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT ena (3681:3681:3681) (3648:3648:3648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (3681:3681:3681) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3160:3160:3160))
        (PORT d[1] (2571:2571:2571) (2406:2406:2406))
        (PORT d[2] (3391:3391:3391) (3363:3363:3363))
        (PORT d[3] (2453:2453:2453) (2437:2437:2437))
        (PORT d[4] (3512:3512:3512) (3515:3515:3515))
        (PORT d[5] (3051:3051:3051) (3037:3037:3037))
        (PORT d[6] (2883:2883:2883) (2814:2814:2814))
        (PORT d[7] (2637:2637:2637) (2489:2489:2489))
        (PORT d[8] (2421:2421:2421) (2273:2273:2273))
        (PORT d[9] (3749:3749:3749) (3754:3754:3754))
        (PORT d[10] (1951:1951:1951) (1892:1892:1892))
        (PORT d[11] (3290:3290:3290) (3087:3087:3087))
        (PORT d[12] (2833:2833:2833) (2704:2704:2704))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
        (PORT ena (2680:2680:2680) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2301:2301:2301))
        (PORT d[0] (2680:2680:2680) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1198:1198:1198))
        (PORT datab (990:990:990) (974:974:974))
        (PORT datac (1685:1685:1685) (1640:1640:1640))
        (PORT datad (1647:1647:1647) (1499:1499:1499))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (920:920:920))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1618:1618:1618))
        (PORT d[1] (3267:3267:3267) (3216:3216:3216))
        (PORT d[2] (1701:1701:1701) (1661:1661:1661))
        (PORT d[3] (2457:2457:2457) (2418:2418:2418))
        (PORT d[4] (2585:2585:2585) (2493:2493:2493))
        (PORT d[5] (1932:1932:1932) (1828:1828:1828))
        (PORT d[6] (2292:2292:2292) (2210:2210:2210))
        (PORT d[7] (2231:2231:2231) (2123:2123:2123))
        (PORT d[8] (1699:1699:1699) (1668:1668:1668))
        (PORT d[9] (2967:2967:2967) (2912:2912:2912))
        (PORT d[10] (1946:1946:1946) (1854:1854:1854))
        (PORT d[11] (2091:2091:2091) (1964:1964:1964))
        (PORT d[12] (2310:2310:2310) (2210:2210:2210))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT ena (3054:3054:3054) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT d[0] (3054:3054:3054) (3048:3048:3048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3161:3161:3161))
        (PORT d[1] (2601:2601:2601) (2437:2437:2437))
        (PORT d[2] (3473:3473:3473) (3447:3447:3447))
        (PORT d[3] (2441:2441:2441) (2424:2424:2424))
        (PORT d[4] (3529:3529:3529) (3531:3531:3531))
        (PORT d[5] (3012:3012:3012) (2999:2999:2999))
        (PORT d[6] (2606:2606:2606) (2549:2549:2549))
        (PORT d[7] (2649:2649:2649) (2500:2500:2500))
        (PORT d[8] (2403:2403:2403) (2259:2259:2259))
        (PORT d[9] (3749:3749:3749) (3753:3753:3753))
        (PORT d[10] (1997:1997:1997) (1938:1938:1938))
        (PORT d[11] (2971:2971:2971) (2786:2786:2786))
        (PORT d[12] (2579:2579:2579) (2474:2474:2474))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (PORT ena (2655:2655:2655) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (PORT d[0] (2655:2655:2655) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1198:1198:1198))
        (PORT datab (983:983:983) (966:966:966))
        (PORT datac (1519:1519:1519) (1422:1422:1422))
        (PORT datad (1647:1647:1647) (1492:1492:1492))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2262:2262:2262))
        (PORT d[1] (3199:3199:3199) (3012:3012:3012))
        (PORT d[2] (2729:2729:2729) (2725:2725:2725))
        (PORT d[3] (3067:3067:3067) (3070:3070:3070))
        (PORT d[4] (2859:2859:2859) (2803:2803:2803))
        (PORT d[5] (3035:3035:3035) (3009:3009:3009))
        (PORT d[6] (2524:2524:2524) (2455:2455:2455))
        (PORT d[7] (3336:3336:3336) (3214:3214:3214))
        (PORT d[8] (3048:3048:3048) (2879:2879:2879))
        (PORT d[9] (3092:3092:3092) (3119:3119:3119))
        (PORT d[10] (2638:2638:2638) (2563:2563:2563))
        (PORT d[11] (3591:3591:3591) (3372:3372:3372))
        (PORT d[12] (3204:3204:3204) (3077:3077:3077))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT ena (2530:2530:2530) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (2530:2530:2530) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3165:3165:3165))
        (PORT d[1] (2909:2909:2909) (2737:2737:2737))
        (PORT d[2] (3429:3429:3429) (3413:3413:3413))
        (PORT d[3] (2376:2376:2376) (2339:2339:2339))
        (PORT d[4] (3184:3184:3184) (3196:3196:3196))
        (PORT d[5] (3354:3354:3354) (3322:3322:3322))
        (PORT d[6] (2596:2596:2596) (2539:2539:2539))
        (PORT d[7] (3377:3377:3377) (3260:3260:3260))
        (PORT d[8] (2443:2443:2443) (2299:2299:2299))
        (PORT d[9] (3730:3730:3730) (3735:3735:3735))
        (PORT d[10] (1973:1973:1973) (1916:1916:1916))
        (PORT d[11] (3335:3335:3335) (3134:3134:3134))
        (PORT d[12] (2875:2875:2875) (2762:2762:2762))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT ena (2832:2832:2832) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (2832:2832:2832) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1198:1198:1198))
        (PORT datab (988:988:988) (972:972:972))
        (PORT datac (2170:2170:2170) (1981:1981:1981))
        (PORT datad (1851:1851:1851) (1768:1768:1768))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (914:914:914))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3004:3004:3004))
        (PORT d[1] (2732:2732:2732) (2612:2612:2612))
        (PORT d[2] (2673:2673:2673) (2627:2627:2627))
        (PORT d[3] (2925:2925:2925) (2976:2976:2976))
        (PORT d[4] (3430:3430:3430) (3445:3445:3445))
        (PORT d[5] (2772:2772:2772) (2770:2770:2770))
        (PORT d[6] (2553:2553:2553) (2461:2461:2461))
        (PORT d[7] (2764:2764:2764) (2657:2657:2657))
        (PORT d[8] (3014:3014:3014) (2863:2863:2863))
        (PORT d[9] (2796:2796:2796) (2815:2815:2815))
        (PORT d[10] (2318:2318:2318) (2246:2246:2246))
        (PORT d[11] (3398:3398:3398) (3229:3229:3229))
        (PORT d[12] (2581:2581:2581) (2470:2470:2470))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT ena (2838:2838:2838) (2751:2751:2751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT d[0] (2838:2838:2838) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (1880:1880:1880))
        (PORT d[1] (2375:2375:2375) (2227:2227:2227))
        (PORT d[2] (2519:2519:2519) (2524:2524:2524))
        (PORT d[3] (2434:2434:2434) (2419:2419:2419))
        (PORT d[4] (3500:3500:3500) (3481:3481:3481))
        (PORT d[5] (3059:3059:3059) (3046:3046:3046))
        (PORT d[6] (2961:2961:2961) (2891:2891:2891))
        (PORT d[7] (2672:2672:2672) (2525:2525:2525))
        (PORT d[8] (2370:2370:2370) (2219:2219:2219))
        (PORT d[9] (2733:2733:2733) (2720:2720:2720))
        (PORT d[10] (1964:1964:1964) (1910:1910:1910))
        (PORT d[11] (3311:3311:3311) (3120:3120:3120))
        (PORT d[12] (2544:2544:2544) (2440:2440:2440))
        (PORT clk (2270:2270:2270) (2296:2296:2296))
        (PORT ena (2297:2297:2297) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2296:2296:2296))
        (PORT d[0] (2297:2297:2297) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1198:1198:1198))
        (PORT datab (988:988:988) (972:972:972))
        (PORT datac (1896:1896:1896) (1800:1800:1800))
        (PORT datad (1636:1636:1636) (1485:1485:1485))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2583:2583:2583))
        (PORT d[1] (2468:2468:2468) (2337:2337:2337))
        (PORT d[2] (2378:2378:2378) (2246:2246:2246))
        (PORT d[3] (2834:2834:2834) (2852:2852:2852))
        (PORT d[4] (2313:2313:2313) (2258:2258:2258))
        (PORT d[5] (2470:2470:2470) (2335:2335:2335))
        (PORT d[6] (2453:2453:2453) (2326:2326:2326))
        (PORT d[7] (2786:2786:2786) (2665:2665:2665))
        (PORT d[8] (2194:2194:2194) (2084:2084:2084))
        (PORT d[9] (3049:3049:3049) (3022:3022:3022))
        (PORT d[10] (2470:2470:2470) (2330:2330:2330))
        (PORT d[11] (2273:2273:2273) (2179:2179:2179))
        (PORT d[12] (2430:2430:2430) (2293:2293:2293))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT ena (3359:3359:3359) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT d[0] (3359:3359:3359) (3327:3327:3327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1018:1018:1018))
        (PORT d[1] (1572:1572:1572) (1488:1488:1488))
        (PORT d[2] (1335:1335:1335) (1265:1265:1265))
        (PORT d[3] (1508:1508:1508) (1426:1426:1426))
        (PORT d[4] (1209:1209:1209) (1144:1144:1144))
        (PORT d[5] (1306:1306:1306) (1234:1234:1234))
        (PORT d[6] (1624:1624:1624) (1553:1553:1553))
        (PORT d[7] (1883:1883:1883) (1795:1795:1795))
        (PORT d[8] (1017:1017:1017) (978:978:978))
        (PORT d[9] (3518:3518:3518) (3525:3525:3525))
        (PORT d[10] (1268:1268:1268) (1209:1209:1209))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (PORT ena (2114:2114:2114) (2014:2014:2014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (PORT d[0] (2114:2114:2114) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3340:3340:3340))
        (PORT d[1] (3057:3057:3057) (2948:2948:2948))
        (PORT d[2] (2136:2136:2136) (2123:2123:2123))
        (PORT d[3] (2142:2142:2142) (2151:2151:2151))
        (PORT d[4] (3129:3129:3129) (3115:3115:3115))
        (PORT d[5] (2594:2594:2594) (2529:2529:2529))
        (PORT d[6] (2852:2852:2852) (2765:2765:2765))
        (PORT d[7] (3515:3515:3515) (3439:3439:3439))
        (PORT d[8] (3412:3412:3412) (3228:3228:3228))
        (PORT d[9] (2046:2046:2046) (2030:2030:2030))
        (PORT d[10] (3304:3304:3304) (3215:3215:3215))
        (PORT d[11] (3900:3900:3900) (3815:3815:3815))
        (PORT d[12] (3631:3631:3631) (3504:3504:3504))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (2951:2951:2951) (2911:2911:2911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (2951:2951:2951) (2911:2911:2911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (919:919:919))
        (PORT datab (968:968:968) (880:880:880))
        (PORT datac (2027:2027:2027) (1881:1881:1881))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1198:1198:1198))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (2045:2045:2045) (1893:1893:1893))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (741:741:741))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1602:1602:1602))
        (PORT d[1] (2997:2997:2997) (2962:2962:2962))
        (PORT d[2] (2020:2020:2020) (1958:1958:1958))
        (PORT d[3] (2468:2468:2468) (2427:2427:2427))
        (PORT d[4] (2578:2578:2578) (2487:2487:2487))
        (PORT d[5] (1950:1950:1950) (1850:1850:1850))
        (PORT d[6] (2644:2644:2644) (2550:2550:2550))
        (PORT d[7] (2240:2240:2240) (2129:2129:2129))
        (PORT d[8] (1677:1677:1677) (1645:1645:1645))
        (PORT d[9] (2661:2661:2661) (2621:2621:2621))
        (PORT d[10] (3059:3059:3059) (3018:3018:3018))
        (PORT d[11] (3413:3413:3413) (3298:3298:3298))
        (PORT d[12] (2720:2720:2720) (2619:2619:2619))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT ena (2973:2973:2973) (2956:2956:2956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT d[0] (2973:2973:2973) (2956:2956:2956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2195:2195:2195))
        (PORT d[1] (2316:2316:2316) (2159:2159:2159))
        (PORT d[2] (2428:2428:2428) (2388:2388:2388))
        (PORT d[3] (2929:2929:2929) (2987:2987:2987))
        (PORT d[4] (3150:3150:3150) (3139:3139:3139))
        (PORT d[5] (2380:2380:2380) (2372:2372:2372))
        (PORT d[6] (2875:2875:2875) (2792:2792:2792))
        (PORT d[7] (2669:2669:2669) (2525:2525:2525))
        (PORT d[8] (2425:2425:2425) (2276:2276:2276))
        (PORT d[9] (2755:2755:2755) (2743:2743:2743))
        (PORT d[10] (1990:1990:1990) (1937:1937:1937))
        (PORT d[11] (3633:3633:3633) (3427:3427:3427))
        (PORT d[12] (2595:2595:2595) (2492:2492:2492))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (2298:2298:2298) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (2298:2298:2298) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1198:1198:1198))
        (PORT datab (989:989:989) (973:973:973))
        (PORT datac (1512:1512:1512) (1428:1428:1428))
        (PORT datad (1330:1330:1330) (1291:1291:1291))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1653:1653:1653))
        (PORT d[1] (2189:2189:2189) (2076:2076:2076))
        (PORT d[2] (3182:3182:3182) (3184:3184:3184))
        (PORT d[3] (1620:1620:1620) (1565:1565:1565))
        (PORT d[4] (2674:2674:2674) (2647:2647:2647))
        (PORT d[5] (1987:1987:1987) (1897:1897:1897))
        (PORT d[6] (1926:1926:1926) (1850:1850:1850))
        (PORT d[7] (2212:2212:2212) (2120:2120:2120))
        (PORT d[8] (1946:1946:1946) (1859:1859:1859))
        (PORT d[9] (2833:2833:2833) (2866:2866:2866))
        (PORT d[10] (1983:1983:1983) (1907:1907:1907))
        (PORT d[11] (2605:2605:2605) (2526:2526:2526))
        (PORT d[12] (2062:2062:2062) (1988:1988:1988))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT ena (3056:3056:3056) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (3056:3056:3056) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2196:2196:2196))
        (PORT d[1] (2725:2725:2725) (2558:2558:2558))
        (PORT d[2] (2222:2222:2222) (2232:2232:2232))
        (PORT d[3] (2962:2962:2962) (3022:3022:3022))
        (PORT d[4] (3150:3150:3150) (3140:3140:3140))
        (PORT d[5] (2714:2714:2714) (2691:2691:2691))
        (PORT d[6] (2829:2829:2829) (2745:2745:2745))
        (PORT d[7] (3000:3000:3000) (2838:2838:2838))
        (PORT d[8] (2706:2706:2706) (2545:2545:2545))
        (PORT d[9] (2795:2795:2795) (2762:2762:2762))
        (PORT d[10] (2323:2323:2323) (2264:2264:2264))
        (PORT d[11] (3640:3640:3640) (3434:3434:3434))
        (PORT d[12] (2892:2892:2892) (2781:2781:2781))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (2253:2253:2253) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT d[0] (2253:2253:2253) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1198:1198:1198))
        (PORT datab (984:984:984) (967:967:967))
        (PORT datac (1542:1542:1542) (1445:1445:1445))
        (PORT datad (1696:1696:1696) (1543:1543:1543))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (921:921:921))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2071:2071:2071))
        (PORT d[1] (2771:2771:2771) (2633:2633:2633))
        (PORT d[2] (2517:2517:2517) (2501:2501:2501))
        (PORT d[3] (1879:1879:1879) (1779:1779:1779))
        (PORT d[4] (2526:2526:2526) (2400:2400:2400))
        (PORT d[5] (2762:2762:2762) (2722:2722:2722))
        (PORT d[6] (1315:1315:1315) (1247:1247:1247))
        (PORT d[7] (1869:1869:1869) (1774:1774:1774))
        (PORT d[8] (2509:2509:2509) (2388:2388:2388))
        (PORT d[9] (2297:2297:2297) (2266:2266:2266))
        (PORT d[10] (2249:2249:2249) (2196:2196:2196))
        (PORT d[11] (1876:1876:1876) (1775:1775:1775))
        (PORT d[12] (1490:1490:1490) (1386:1386:1386))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (3772:3772:3772) (3780:3780:3780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (3772:3772:3772) (3780:3780:3780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2428:2428:2428))
        (PORT d[1] (3223:3223:3223) (3153:3153:3153))
        (PORT d[2] (1839:1839:1839) (1841:1841:1841))
        (PORT d[3] (2498:2498:2498) (2486:2486:2486))
        (PORT d[4] (2431:2431:2431) (2406:2406:2406))
        (PORT d[5] (2087:2087:2087) (2062:2062:2062))
        (PORT d[6] (2008:2008:2008) (1925:1925:1925))
        (PORT d[7] (2778:2778:2778) (2630:2630:2630))
        (PORT d[8] (2877:2877:2877) (2749:2749:2749))
        (PORT d[9] (2427:2427:2427) (2328:2328:2328))
        (PORT d[10] (2290:2290:2290) (2226:2226:2226))
        (PORT d[11] (3604:3604:3604) (3546:3546:3546))
        (PORT d[12] (2225:2225:2225) (2106:2106:2106))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT ena (3483:3483:3483) (3502:3502:3502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT d[0] (3483:3483:3483) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (968:968:968))
        (PORT datab (517:517:517) (575:575:575))
        (PORT datac (1707:1707:1707) (1577:1577:1577))
        (PORT datad (2269:2269:2269) (2198:2198:2198))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1688:1688:1688))
        (PORT d[1] (2444:2444:2444) (2295:2295:2295))
        (PORT d[2] (3165:3165:3165) (3165:3165:3165))
        (PORT d[3] (2518:2518:2518) (2413:2413:2413))
        (PORT d[4] (3293:3293:3293) (3222:3222:3222))
        (PORT d[5] (1970:1970:1970) (1881:1881:1881))
        (PORT d[6] (1912:1912:1912) (1831:1831:1831))
        (PORT d[7] (2245:2245:2245) (2153:2153:2153))
        (PORT d[8] (1972:1972:1972) (1884:1884:1884))
        (PORT d[9] (2882:2882:2882) (2912:2912:2912))
        (PORT d[10] (2288:2288:2288) (2198:2198:2198))
        (PORT d[11] (2353:2353:2353) (2282:2282:2282))
        (PORT d[12] (2374:2374:2374) (2282:2282:2282))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (PORT ena (3080:3080:3080) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (PORT d[0] (3080:3080:3080) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (3396:3396:3396))
        (PORT d[1] (3095:3095:3095) (3017:3017:3017))
        (PORT d[2] (2144:2144:2144) (2131:2131:2131))
        (PORT d[3] (2475:2475:2475) (2457:2457:2457))
        (PORT d[4] (3110:3110:3110) (3097:3097:3097))
        (PORT d[5] (2600:2600:2600) (2536:2536:2536))
        (PORT d[6] (2807:2807:2807) (2724:2724:2724))
        (PORT d[7] (3527:3527:3527) (3450:3450:3450))
        (PORT d[8] (3378:3378:3378) (3196:3196:3196))
        (PORT d[9] (2076:2076:2076) (2070:2070:2070))
        (PORT d[10] (3273:3273:3273) (3179:3179:3179))
        (PORT d[11] (3877:3877:3877) (3790:3790:3790))
        (PORT d[12] (3662:3662:3662) (3535:3535:3535))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT ena (2970:2970:2970) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT d[0] (2970:2970:2970) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1358:1358:1358))
        (PORT datab (991:991:991) (975:975:975))
        (PORT datac (642:642:642) (649:649:649))
        (PORT datad (1985:1985:1985) (1841:1841:1841))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (964:964:964) (932:932:932))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (3407:3407:3407))
        (PORT d[1] (3379:3379:3379) (3259:3259:3259))
        (PORT d[2] (2422:2422:2422) (2386:2386:2386))
        (PORT d[3] (2475:2475:2475) (2466:2466:2466))
        (PORT d[4] (2839:2839:2839) (2836:2836:2836))
        (PORT d[5] (2880:2880:2880) (2801:2801:2801))
        (PORT d[6] (2828:2828:2828) (2748:2748:2748))
        (PORT d[7] (3504:3504:3504) (3432:3432:3432))
        (PORT d[8] (2065:2065:2065) (2042:2042:2042))
        (PORT d[9] (2127:2127:2127) (2120:2120:2120))
        (PORT d[10] (2982:2982:2982) (2904:2904:2904))
        (PORT d[11] (3891:3891:3891) (3825:3825:3825))
        (PORT d[12] (3581:3581:3581) (3454:3454:3454))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT ena (2656:2656:2656) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT d[0] (2656:2656:2656) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1664:1664:1664))
        (PORT d[1] (1881:1881:1881) (1784:1784:1784))
        (PORT d[2] (3188:3188:3188) (3192:3192:3192))
        (PORT d[3] (2213:2213:2213) (2122:2122:2122))
        (PORT d[4] (2984:2984:2984) (2938:2938:2938))
        (PORT d[5] (2005:2005:2005) (1917:1917:1917))
        (PORT d[6] (1925:1925:1925) (1849:1849:1849))
        (PORT d[7] (2219:2219:2219) (2130:2130:2130))
        (PORT d[8] (1938:1938:1938) (1850:1850:1850))
        (PORT d[9] (2866:2866:2866) (2899:2899:2899))
        (PORT d[10] (1950:1950:1950) (1873:1873:1873))
        (PORT d[11] (2319:2319:2319) (2249:2249:2249))
        (PORT d[12] (2030:2030:2030) (1952:1952:1952))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT ena (3407:3407:3407) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (3407:3407:3407) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (971:971:971))
        (PORT datab (519:519:519) (577:577:577))
        (PORT datac (1648:1648:1648) (1618:1618:1618))
        (PORT datad (1229:1229:1229) (1147:1147:1147))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3659:3659:3659))
        (PORT d[1] (3430:3430:3430) (3309:3309:3309))
        (PORT d[2] (2705:2705:2705) (2642:2642:2642))
        (PORT d[3] (2488:2488:2488) (2491:2491:2491))
        (PORT d[4] (3095:3095:3095) (3080:3080:3080))
        (PORT d[5] (2919:2919:2919) (2838:2838:2838))
        (PORT d[6] (2873:2873:2873) (2793:2793:2793))
        (PORT d[7] (3519:3519:3519) (3447:3447:3447))
        (PORT d[8] (2030:2030:2030) (2000:2000:2000))
        (PORT d[9] (2441:2441:2441) (2423:2423:2423))
        (PORT d[10] (2725:2725:2725) (2698:2698:2698))
        (PORT d[11] (3886:3886:3886) (3819:3819:3819))
        (PORT d[12] (3291:3291:3291) (3173:3173:3173))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (2957:2957:2957) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (2957:2957:2957) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2051:2051:2051))
        (PORT d[1] (2472:2472:2472) (2341:2341:2341))
        (PORT d[2] (2739:2739:2739) (2603:2603:2603))
        (PORT d[3] (1878:1878:1878) (1770:1770:1770))
        (PORT d[4] (1874:1874:1874) (1782:1782:1782))
        (PORT d[5] (1827:1827:1827) (1717:1717:1717))
        (PORT d[6] (2422:2422:2422) (2287:2287:2287))
        (PORT d[7] (1868:1868:1868) (1769:1769:1769))
        (PORT d[8] (1817:1817:1817) (1715:1715:1715))
        (PORT d[9] (2700:2700:2700) (2689:2689:2689))
        (PORT d[10] (1898:1898:1898) (1778:1778:1778))
        (PORT d[11] (1903:1903:1903) (1798:1798:1798))
        (PORT d[12] (2101:2101:2101) (1977:1977:1977))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT ena (3680:3680:3680) (3647:3647:3647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT d[0] (3680:3680:3680) (3647:3647:3647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (904:904:904))
        (PORT datab (964:964:964) (933:933:933))
        (PORT datac (1749:1749:1749) (1620:1620:1620))
        (PORT datad (199:199:199) (223:223:223))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (679:679:679))
        (PORT datab (229:229:229) (259:259:259))
        (PORT datac (1698:1698:1698) (1667:1667:1667))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (433:433:433) (408:408:408))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1987:1987:1987))
        (PORT d[1] (2492:2492:2492) (2365:2365:2365))
        (PORT d[2] (1823:1823:1823) (1704:1704:1704))
        (PORT d[3] (2120:2120:2120) (1993:1993:1993))
        (PORT d[4] (2220:2220:2220) (2115:2115:2115))
        (PORT d[5] (3081:3081:3081) (3024:3024:3024))
        (PORT d[6] (1233:1233:1233) (1163:1163:1163))
        (PORT d[7] (2214:2214:2214) (2109:2109:2109))
        (PORT d[8] (2195:2195:2195) (2085:2085:2085))
        (PORT d[9] (2307:2307:2307) (2271:2271:2271))
        (PORT d[10] (1562:1562:1562) (1450:1450:1450))
        (PORT d[11] (2183:2183:2183) (2069:2069:2069))
        (PORT d[12] (1840:1840:1840) (1719:1719:1719))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT ena (4118:4118:4118) (4112:4112:4112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (4118:4118:4118) (4112:4112:4112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2614:2614:2614))
        (PORT d[1] (2450:2450:2450) (2318:2318:2318))
        (PORT d[2] (2425:2425:2425) (2299:2299:2299))
        (PORT d[3] (2235:2235:2235) (2132:2132:2132))
        (PORT d[4] (2575:2575:2575) (2509:2509:2509))
        (PORT d[5] (2159:2159:2159) (2039:2039:2039))
        (PORT d[6] (2436:2436:2436) (2309:2309:2309))
        (PORT d[7] (2842:2842:2842) (2723:2723:2723))
        (PORT d[8] (2192:2192:2192) (2085:2085:2085))
        (PORT d[9] (2443:2443:2443) (2443:2443:2443))
        (PORT d[10] (2181:2181:2181) (2060:2060:2060))
        (PORT d[11] (2232:2232:2232) (2134:2134:2134))
        (PORT d[12] (2430:2430:2430) (2294:2294:2294))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT ena (3354:3354:3354) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT d[0] (3354:3354:3354) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (994:994:994))
        (PORT datab (499:499:499) (543:543:543))
        (PORT datac (1228:1228:1228) (1132:1132:1132))
        (PORT datad (1811:1811:1811) (1695:1695:1695))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1747:1747:1747))
        (PORT d[1] (1789:1789:1789) (1686:1686:1686))
        (PORT d[2] (1568:1568:1568) (1462:1462:1462))
        (PORT d[3] (1570:1570:1570) (1487:1487:1487))
        (PORT d[4] (1573:1573:1573) (1477:1477:1477))
        (PORT d[5] (1505:1505:1505) (1407:1407:1407))
        (PORT d[6] (1814:1814:1814) (1711:1711:1711))
        (PORT d[7] (1588:1588:1588) (1502:1502:1502))
        (PORT d[8] (1543:1543:1543) (1452:1452:1452))
        (PORT d[9] (2752:2752:2752) (2740:2740:2740))
        (PORT d[10] (1819:1819:1819) (1701:1701:1701))
        (PORT d[11] (1843:1843:1843) (1739:1739:1739))
        (PORT d[12] (1816:1816:1816) (1712:1712:1712))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT ena (4025:4025:4025) (3984:3984:3984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT d[0] (4025:4025:4025) (3984:3984:3984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2127:2127:2127))
        (PORT d[1] (3130:3130:3130) (3033:3033:3033))
        (PORT d[2] (2555:2555:2555) (2539:2539:2539))
        (PORT d[3] (2142:2142:2142) (2017:2017:2017))
        (PORT d[4] (2529:2529:2529) (2404:2404:2404))
        (PORT d[5] (2761:2761:2761) (2721:2721:2721))
        (PORT d[6] (1581:1581:1581) (1504:1504:1504))
        (PORT d[7] (1862:1862:1862) (1766:1766:1766))
        (PORT d[8] (2531:2531:2531) (2412:2412:2412))
        (PORT d[9] (2408:2408:2408) (2387:2387:2387))
        (PORT d[10] (1951:1951:1951) (1913:1913:1913))
        (PORT d[11] (1867:1867:1867) (1766:1766:1766))
        (PORT d[12] (1830:1830:1830) (1713:1713:1713))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT ena (3456:3456:3456) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT d[0] (3456:3456:3456) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (987:987:987))
        (PORT datab (496:496:496) (538:538:538))
        (PORT datac (1188:1188:1188) (1111:1111:1111))
        (PORT datad (1295:1295:1295) (1230:1230:1230))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (540:540:540))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1466:1466:1466))
        (PORT d[1] (1781:1781:1781) (1666:1666:1666))
        (PORT d[2] (1542:1542:1542) (1436:1436:1436))
        (PORT d[3] (1522:1522:1522) (1416:1416:1416))
        (PORT d[4] (1910:1910:1910) (1812:1812:1812))
        (PORT d[5] (1504:1504:1504) (1398:1398:1398))
        (PORT d[6] (2105:2105:2105) (1984:1984:1984))
        (PORT d[7] (1866:1866:1866) (1774:1774:1774))
        (PORT d[8] (1847:1847:1847) (1745:1745:1745))
        (PORT d[9] (2364:2364:2364) (2368:2368:2368))
        (PORT d[10] (1527:1527:1527) (1410:1410:1410))
        (PORT d[11] (2169:2169:2169) (2058:2058:2058))
        (PORT d[12] (1865:1865:1865) (1755:1755:1755))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (PORT ena (4026:4026:4026) (3985:3985:3985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (PORT d[0] (4026:4026:4026) (3985:3985:3985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (1986:1986:1986))
        (PORT d[1] (2098:2098:2098) (1965:1965:1965))
        (PORT d[2] (1539:1539:1539) (1437:1437:1437))
        (PORT d[3] (1561:1561:1561) (1476:1476:1476))
        (PORT d[4] (2472:2472:2472) (2322:2322:2322))
        (PORT d[5] (1854:1854:1854) (1730:1730:1730))
        (PORT d[6] (917:917:917) (859:859:859))
        (PORT d[7] (2182:2182:2182) (2079:2079:2079))
        (PORT d[8] (2173:2173:2173) (2062:2062:2062))
        (PORT d[9] (2780:2780:2780) (2771:2771:2771))
        (PORT d[10] (1487:1487:1487) (1376:1376:1376))
        (PORT d[11] (2186:2186:2186) (2072:2072:2072))
        (PORT d[12] (1225:1225:1225) (1141:1141:1141))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (PORT ena (4099:4099:4099) (4093:4093:4093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (PORT d[0] (4099:4099:4099) (4093:4093:4093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1163:1163:1163))
        (PORT datab (924:924:924) (895:895:895))
        (PORT datad (1208:1208:1208) (1115:1115:1115))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2089:2089:2089))
        (PORT d[1] (3558:3558:3558) (3480:3480:3480))
        (PORT d[2] (1872:1872:1872) (1876:1876:1876))
        (PORT d[3] (2474:2474:2474) (2463:2463:2463))
        (PORT d[4] (2335:2335:2335) (2308:2308:2308))
        (PORT d[5] (2412:2412:2412) (2379:2379:2379))
        (PORT d[6] (1968:1968:1968) (1884:1884:1884))
        (PORT d[7] (1869:1869:1869) (1767:1767:1767))
        (PORT d[8] (2844:2844:2844) (2716:2716:2716))
        (PORT d[9] (2434:2434:2434) (2336:2336:2336))
        (PORT d[10] (1971:1971:1971) (1934:1934:1934))
        (PORT d[11] (3584:3584:3584) (3529:3529:3529))
        (PORT d[12] (2184:2184:2184) (2064:2064:2064))
        (PORT clk (2175:2175:2175) (2202:2202:2202))
        (PORT ena (3443:3443:3443) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2202:2202:2202))
        (PORT d[0] (3443:3443:3443) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (537:537:537))
        (PORT datab (1371:1371:1371) (1240:1240:1240))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (1572:1572:1572) (1514:1514:1514))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2123:2123:2123))
        (PORT d[1] (2850:2850:2850) (2794:2794:2794))
        (PORT d[2] (2078:2078:2078) (2054:2054:2054))
        (PORT d[3] (2208:2208:2208) (2212:2212:2212))
        (PORT d[4] (2704:2704:2704) (2665:2665:2665))
        (PORT d[5] (1960:1960:1960) (1923:1923:1923))
        (PORT d[6] (2304:2304:2304) (2208:2208:2208))
        (PORT d[7] (2160:2160:2160) (2039:2039:2039))
        (PORT d[8] (3206:3206:3206) (3063:3063:3063))
        (PORT d[9] (2121:2121:2121) (2032:2032:2032))
        (PORT d[10] (1960:1960:1960) (1919:1919:1919))
        (PORT d[11] (3622:3622:3622) (3564:3564:3564))
        (PORT d[12] (2541:2541:2541) (2403:2403:2403))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT ena (3807:3807:3807) (3817:3817:3817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT d[0] (3807:3807:3807) (3817:3817:3817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (997:997:997))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (2243:2243:2243) (2128:2128:2128))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2087:2087:2087))
        (PORT d[1] (2449:2449:2449) (2323:2323:2323))
        (PORT d[2] (1511:1511:1511) (1411:1411:1411))
        (PORT d[3] (1876:1876:1876) (1777:1777:1777))
        (PORT d[4] (2246:2246:2246) (2139:2139:2139))
        (PORT d[5] (3083:3083:3083) (3024:3024:3024))
        (PORT d[6] (1249:1249:1249) (1180:1180:1180))
        (PORT d[7] (2207:2207:2207) (2101:2101:2101))
        (PORT d[8] (2228:2228:2228) (2118:2118:2118))
        (PORT d[9] (1999:1999:1999) (1987:1987:1987))
        (PORT d[10] (1551:1551:1551) (1434:1434:1434))
        (PORT d[11] (2180:2180:2180) (2065:2065:2065))
        (PORT d[12] (1808:1808:1808) (1688:1688:1688))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (PORT ena (3780:3780:3780) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (PORT d[0] (3780:3780:3780) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2343:2343:2343))
        (PORT d[1] (2843:2843:2843) (2733:2733:2733))
        (PORT d[2] (3058:3058:3058) (2926:2926:2926))
        (PORT d[3] (2731:2731:2731) (2607:2607:2607))
        (PORT d[4] (2582:2582:2582) (2502:2502:2502))
        (PORT d[5] (3502:3502:3502) (3194:3194:3194))
        (PORT d[6] (3874:3874:3874) (3564:3564:3564))
        (PORT d[7] (3155:3155:3155) (3021:3021:3021))
        (PORT d[8] (3256:3256:3256) (2999:2999:2999))
        (PORT d[9] (2767:2767:2767) (2784:2784:2784))
        (PORT d[10] (2238:2238:2238) (2138:2138:2138))
        (PORT d[11] (3640:3640:3640) (3352:3352:3352))
        (PORT d[12] (3608:3608:3608) (3330:3330:3330))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (PORT ena (4656:4656:4656) (4629:4629:4629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (PORT d[0] (4656:4656:4656) (4629:4629:4629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (999:999:999))
        (PORT datab (502:502:502) (546:546:546))
        (PORT datac (1208:1208:1208) (1112:1112:1112))
        (PORT datad (1401:1401:1401) (1373:1373:1373))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2153:2153:2153))
        (PORT d[1] (2381:2381:2381) (2234:2234:2234))
        (PORT d[2] (2211:2211:2211) (2230:2230:2230))
        (PORT d[3] (2441:2441:2441) (2433:2433:2433))
        (PORT d[4] (3522:3522:3522) (3514:3514:3514))
        (PORT d[5] (3033:3033:3033) (3021:3021:3021))
        (PORT d[6] (2922:2922:2922) (2853:2853:2853))
        (PORT d[7] (2334:2334:2334) (2204:2204:2204))
        (PORT d[8] (1996:1996:1996) (1861:1861:1861))
        (PORT d[9] (2454:2454:2454) (2461:2461:2461))
        (PORT d[10] (1892:1892:1892) (1826:1826:1826))
        (PORT d[11] (2697:2697:2697) (2524:2524:2524))
        (PORT d[12] (2112:2112:2112) (1955:1955:1955))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
        (PORT ena (2646:2646:2646) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2299:2299:2299))
        (PORT d[0] (2646:2646:2646) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2136:2136:2136))
        (PORT d[1] (2828:2828:2828) (2748:2748:2748))
        (PORT d[2] (2226:2226:2226) (2227:2227:2227))
        (PORT d[3] (1899:1899:1899) (1797:1797:1797))
        (PORT d[4] (2673:2673:2673) (2624:2624:2624))
        (PORT d[5] (2431:2431:2431) (2398:2398:2398))
        (PORT d[6] (1662:1662:1662) (1587:1587:1587))
        (PORT d[7] (1538:1538:1538) (1448:1448:1448))
        (PORT d[8] (2540:2540:2540) (2422:2422:2422))
        (PORT d[9] (2739:2739:2739) (2624:2624:2624))
        (PORT d[10] (2249:2249:2249) (2187:2187:2187))
        (PORT d[11] (1515:1515:1515) (1423:1423:1423))
        (PORT d[12] (1886:1886:1886) (1774:1774:1774))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT ena (3448:3448:3448) (3467:3467:3467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT d[0] (3448:3448:3448) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (927:927:927))
        (PORT datab (448:448:448) (482:482:482))
        (PORT datac (1759:1759:1759) (1657:1657:1657))
        (PORT datad (1815:1815:1815) (1683:1683:1683))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (533:533:533))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (384:384:384) (365:365:365))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (934:934:934))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2078:2078:2078))
        (PORT d[1] (3222:3222:3222) (3152:3152:3152))
        (PORT d[2] (1848:1848:1848) (1848:1848:1848))
        (PORT d[3] (2491:2491:2491) (2478:2478:2478))
        (PORT d[4] (2395:2395:2395) (2373:2373:2373))
        (PORT d[5] (2061:2061:2061) (2038:2038:2038))
        (PORT d[6] (2009:2009:2009) (1926:1926:1926))
        (PORT d[7] (2179:2179:2179) (2068:2068:2068))
        (PORT d[8] (3177:3177:3177) (3033:3033:3033))
        (PORT d[9] (2413:2413:2413) (2313:2313:2313))
        (PORT d[10] (1996:1996:1996) (1949:1949:1949))
        (PORT d[11] (3590:3590:3590) (3534:3534:3534))
        (PORT d[12] (2194:2194:2194) (2075:2075:2075))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT ena (3466:3466:3466) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT d[0] (3466:3466:3466) (3485:3485:3485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2110:2110:2110))
        (PORT d[1] (2835:2835:2835) (2754:2754:2754))
        (PORT d[2] (2227:2227:2227) (2226:2226:2226))
        (PORT d[3] (2460:2460:2460) (2476:2476:2476))
        (PORT d[4] (2561:2561:2561) (2437:2437:2437))
        (PORT d[5] (2738:2738:2738) (2690:2690:2690))
        (PORT d[6] (1622:1622:1622) (1545:1545:1545))
        (PORT d[7] (1847:1847:1847) (1751:1751:1751))
        (PORT d[8] (2508:2508:2508) (2389:2389:2389))
        (PORT d[9] (2409:2409:2409) (2388:2388:2388))
        (PORT d[10] (2237:2237:2237) (2174:2174:2174))
        (PORT d[11] (1884:1884:1884) (1779:1779:1779))
        (PORT d[12] (1846:1846:1846) (1731:1731:1731))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT ena (3455:3455:3455) (3475:3475:3475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT d[0] (3455:3455:3455) (3475:3475:3475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (970:970:970))
        (PORT datab (519:519:519) (577:577:577))
        (PORT datac (2068:2068:2068) (2014:2014:2014))
        (PORT datad (1687:1687:1687) (1556:1556:1556))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2095:2095:2095))
        (PORT d[1] (2541:2541:2541) (2464:2464:2464))
        (PORT d[2] (1537:1537:1537) (1437:1437:1437))
        (PORT d[3] (1583:1583:1583) (1501:1501:1501))
        (PORT d[4] (2871:2871:2871) (2723:2723:2723))
        (PORT d[5] (2750:2750:2750) (2705:2705:2705))
        (PORT d[6] (1314:1314:1314) (1246:1246:1246))
        (PORT d[7] (1838:1838:1838) (1743:1743:1743))
        (PORT d[8] (2204:2204:2204) (2095:2095:2095))
        (PORT d[9] (2353:2353:2353) (2329:2329:2329))
        (PORT d[10] (1509:1509:1509) (1400:1400:1400))
        (PORT d[11] (1876:1876:1876) (1776:1776:1776))
        (PORT d[12] (1795:1795:1795) (1674:1674:1674))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (3779:3779:3779) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT d[0] (3779:3779:3779) (3789:3789:3789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (1929:1929:1929))
        (PORT d[1] (3148:3148:3148) (3077:3077:3077))
        (PORT d[2] (1427:1427:1427) (1401:1401:1401))
        (PORT d[3] (2089:2089:2089) (2043:2043:2043))
        (PORT d[4] (2271:2271:2271) (2198:2198:2198))
        (PORT d[5] (1674:1674:1674) (1622:1622:1622))
        (PORT d[6] (2989:2989:2989) (2882:2882:2882))
        (PORT d[7] (2418:2418:2418) (2266:2266:2266))
        (PORT d[8] (1707:1707:1707) (1675:1675:1675))
        (PORT d[9] (2388:2388:2388) (2357:2357:2357))
        (PORT d[10] (2377:2377:2377) (2352:2352:2352))
        (PORT d[11] (3886:3886:3886) (3813:3813:3813))
        (PORT d[12] (3005:3005:3005) (2892:2892:2892))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT ena (3444:3444:3444) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT d[0] (3444:3444:3444) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (970:970:970))
        (PORT datab (518:518:518) (576:576:576))
        (PORT datac (1668:1668:1668) (1623:1623:1623))
        (PORT datad (2058:2058:2058) (1923:1923:1923))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (963:963:963) (931:931:931))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1710:1710:1710))
        (PORT d[1] (2672:2672:2672) (2510:2510:2510))
        (PORT d[2] (2835:2835:2835) (2844:2844:2844))
        (PORT d[3] (1615:1615:1615) (1572:1572:1572))
        (PORT d[4] (2590:2590:2590) (2549:2549:2549))
        (PORT d[5] (2002:2002:2002) (1917:1917:1917))
        (PORT d[6] (2262:2262:2262) (2167:2167:2167))
        (PORT d[7] (2534:2534:2534) (2432:2432:2432))
        (PORT d[8] (2311:2311:2311) (2215:2215:2215))
        (PORT d[9] (3051:3051:3051) (3061:3061:3061))
        (PORT d[10] (2269:2269:2269) (2181:2181:2181))
        (PORT d[11] (2657:2657:2657) (2574:2574:2574))
        (PORT d[12] (2381:2381:2381) (2289:2289:2289))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT ena (3071:3071:3071) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT d[0] (3071:3071:3071) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2093:2093:2093))
        (PORT d[1] (2548:2548:2548) (2457:2457:2457))
        (PORT d[2] (3058:3058:3058) (2925:2925:2925))
        (PORT d[3] (2114:2114:2114) (2010:2010:2010))
        (PORT d[4] (2908:2908:2908) (2793:2793:2793))
        (PORT d[5] (3250:3250:3250) (2962:2962:2962))
        (PORT d[6] (3930:3930:3930) (3619:3619:3619))
        (PORT d[7] (2813:2813:2813) (2688:2688:2688))
        (PORT d[8] (2990:2990:2990) (2745:2745:2745))
        (PORT d[9] (2254:2254:2254) (2211:2211:2211))
        (PORT d[10] (1603:1603:1603) (1532:1532:1532))
        (PORT d[11] (3358:3358:3358) (3091:3091:3091))
        (PORT d[12] (3595:3595:3595) (3317:3317:3317))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (PORT ena (4363:4363:4363) (4352:4352:4352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (PORT d[0] (4363:4363:4363) (4352:4352:4352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (967:967:967))
        (PORT datab (1564:1564:1564) (1457:1457:1457))
        (PORT datad (2068:2068:2068) (1943:1943:1943))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2321:2321:2321))
        (PORT d[1] (2135:2135:2135) (2016:2016:2016))
        (PORT d[2] (2451:2451:2451) (2326:2326:2326))
        (PORT d[3] (2831:2831:2831) (2862:2862:2862))
        (PORT d[4] (2606:2606:2606) (2539:2539:2539))
        (PORT d[5] (2152:2152:2152) (2032:2032:2032))
        (PORT d[6] (2182:2182:2182) (2077:2077:2077))
        (PORT d[7] (2816:2816:2816) (2699:2699:2699))
        (PORT d[8] (2178:2178:2178) (2071:2071:2071))
        (PORT d[9] (2761:2761:2761) (2751:2751:2751))
        (PORT d[10] (2181:2181:2181) (2058:2058:2058))
        (PORT d[11] (2219:2219:2219) (2120:2120:2120))
        (PORT d[12] (2137:2137:2137) (2019:2019:2019))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT ena (3645:3645:3645) (3608:3608:3608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT d[0] (3645:3645:3645) (3608:3608:3608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1366:1366:1366))
        (PORT d[1] (1934:1934:1934) (1838:1838:1838))
        (PORT d[2] (2037:2037:2037) (1964:1964:1964))
        (PORT d[3] (2488:2488:2488) (2449:2449:2449))
        (PORT d[4] (2586:2586:2586) (2494:2494:2494))
        (PORT d[5] (1612:1612:1612) (1564:1564:1564))
        (PORT d[6] (2308:2308:2308) (2229:2229:2229))
        (PORT d[7] (2271:2271:2271) (2165:2165:2165))
        (PORT d[8] (1705:1705:1705) (1676:1676:1676))
        (PORT d[9] (3006:3006:3006) (2950:2950:2950))
        (PORT d[10] (1585:1585:1585) (1516:1516:1516))
        (PORT d[11] (1761:1761:1761) (1651:1651:1651))
        (PORT d[12] (2338:2338:2338) (2249:2249:2249))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (3094:3094:3094) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT d[0] (3094:3094:3094) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (893:893:893))
        (PORT datab (961:961:961) (928:928:928))
        (PORT datac (1527:1527:1527) (1432:1432:1432))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (518:518:518) (576:576:576))
        (PORT datac (1520:1520:1520) (1448:1448:1448))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2468:2468:2468))
        (PORT d[1] (3059:3059:3059) (2880:2880:2880))
        (PORT d[2] (2139:2139:2139) (2118:2118:2118))
        (PORT d[3] (2840:2840:2840) (2824:2824:2824))
        (PORT d[4] (2798:2798:2798) (2801:2801:2801))
        (PORT d[5] (2667:2667:2667) (2644:2644:2644))
        (PORT d[6] (3204:3204:3204) (3109:3109:3109))
        (PORT d[7] (2995:2995:2995) (2835:2835:2835))
        (PORT d[8] (2761:2761:2761) (2601:2601:2601))
        (PORT d[9] (2774:2774:2774) (2741:2741:2741))
        (PORT d[10] (2296:2296:2296) (2230:2230:2230))
        (PORT d[11] (3887:3887:3887) (3802:3802:3802))
        (PORT d[12] (2942:2942:2942) (2832:2832:2832))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (PORT ena (2279:2279:2279) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (PORT d[0] (2279:2279:2279) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2312:2312:2312))
        (PORT d[1] (2455:2455:2455) (2355:2355:2355))
        (PORT d[2] (2772:2772:2772) (2658:2658:2658))
        (PORT d[3] (2410:2410:2410) (2302:2302:2302))
        (PORT d[4] (2272:2272:2272) (2207:2207:2207))
        (PORT d[5] (3196:3196:3196) (2908:2908:2908))
        (PORT d[6] (3578:3578:3578) (3281:3281:3281))
        (PORT d[7] (2788:2788:2788) (2662:2662:2662))
        (PORT d[8] (2940:2940:2940) (2694:2694:2694))
        (PORT d[9] (2777:2777:2777) (2798:2798:2798))
        (PORT d[10] (2211:2211:2211) (2107:2107:2107))
        (PORT d[11] (3336:3336:3336) (3066:3066:3066))
        (PORT d[12] (3244:3244:3244) (2979:2979:2979))
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (PORT ena (4342:4342:4342) (4330:4330:4330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (PORT d[0] (4342:4342:4342) (4330:4330:4330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (965:965:965))
        (PORT datab (516:516:516) (573:573:573))
        (PORT datac (1618:1618:1618) (1548:1548:1548))
        (PORT datad (2282:2282:2282) (2118:2118:2118))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (1917:1917:1917))
        (PORT d[1] (2960:2960:2960) (2925:2925:2925))
        (PORT d[2] (1982:1982:1982) (1920:1920:1920))
        (PORT d[3] (2157:2157:2157) (2130:2130:2130))
        (PORT d[4] (2001:2001:2001) (1942:1942:1942))
        (PORT d[5] (2210:2210:2210) (2118:2118:2118))
        (PORT d[6] (2659:2659:2659) (2566:2566:2566))
        (PORT d[7] (1865:1865:1865) (1766:1766:1766))
        (PORT d[8] (1688:1688:1688) (1656:1656:1656))
        (PORT d[9] (2660:2660:2660) (2620:2620:2620))
        (PORT d[10] (3028:3028:3028) (2988:2988:2988))
        (PORT d[11] (3889:3889:3889) (3821:3821:3821))
        (PORT d[12] (2703:2703:2703) (2604:2604:2604))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT ena (3082:3082:3082) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT d[0] (3082:3082:3082) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1998:1998:1998))
        (PORT d[1] (2471:2471:2471) (2371:2371:2371))
        (PORT d[2] (2473:2473:2473) (2380:2380:2380))
        (PORT d[3] (2418:2418:2418) (2306:2306:2306))
        (PORT d[4] (2285:2285:2285) (2220:2220:2220))
        (PORT d[5] (3245:3245:3245) (2957:2957:2957))
        (PORT d[6] (3849:3849:3849) (3539:3539:3539))
        (PORT d[7] (2829:2829:2829) (2702:2702:2702))
        (PORT d[8] (2955:2955:2955) (2711:2711:2711))
        (PORT d[9] (2562:2562:2562) (2504:2504:2504))
        (PORT d[10] (1909:1909:1909) (1820:1820:1820))
        (PORT d[11] (3350:3350:3350) (3082:3082:3082))
        (PORT d[12] (3636:3636:3636) (3342:3342:3342))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (PORT ena (4356:4356:4356) (4344:4344:4344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (PORT d[0] (4356:4356:4356) (4344:4344:4344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE out_table_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (966:966:966))
        (PORT datab (516:516:516) (574:574:574))
        (PORT datac (1579:1579:1579) (1476:1476:1476))
        (PORT datad (2248:2248:2248) (2084:2084:2084))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (962:962:962) (930:930:930))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out_table_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE Mult0\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[9] (4544:4544:4544) (4780:4780:4780))
        (PORT dataa[10] (4490:4490:4490) (4719:4719:4719))
        (PORT dataa[11] (4517:4517:4517) (4742:4742:4742))
        (PORT dataa[12] (4423:4423:4423) (4646:4646:4646))
        (PORT dataa[13] (4232:4232:4232) (4472:4472:4472))
        (PORT dataa[14] (4594:4594:4594) (4849:4849:4849))
        (PORT dataa[15] (4139:4139:4139) (4376:4376:4376))
        (PORT dataa[16] (4257:4257:4257) (4496:4496:4496))
        (PORT datab[10] (570:570:570) (521:521:521))
        (PORT datab[11] (594:594:594) (539:539:539))
        (PORT datab[12] (381:381:381) (366:366:366))
        (PORT datab[13] (589:589:589) (537:537:537))
        (PORT datab[14] (612:612:612) (543:543:543))
        (PORT datab[15] (590:590:590) (531:531:531))
        (PORT datab[16] (570:570:570) (524:524:524))
        (PORT datab[17] (581:581:581) (529:529:529))
        (IOPATH dataa dataout (3159:3159:3159) (3159:3159:3159))
        (IOPATH datab dataout (3110:3110:3110) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE Mult0\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (111:111:111) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (919:919:919) (834:834:834))
        (PORT datac (823:823:823) (757:757:757))
        (PORT datad (856:856:856) (786:786:786))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (547:547:547))
        (PORT datac (550:550:550) (499:499:499))
        (PORT datad (578:578:578) (517:517:517))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (658:658:658) (620:620:620))
        (PORT datad (899:899:899) (846:846:846))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-14\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (552:552:552))
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1454:1454:1454))
        (PORT datab (345:345:345) (319:319:319))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2280:2280:2280))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (985:985:985) (935:935:935))
        (PORT sload (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-13\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (680:680:680))
        (PORT datab (608:608:608) (543:543:543))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (850:850:850))
        (PORT datab (375:375:375) (340:340:340))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (376:376:376))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2280:2280:2280))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1023:1023:1023) (966:966:966))
        (PORT sload (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (557:557:557))
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (518:518:518))
        (PORT datab (729:729:729) (712:712:712))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (367:367:367))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2280:2280:2280))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (955:955:955) (902:902:902))
        (PORT sload (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-11\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1158:1158:1158))
        (PORT datab (613:613:613) (550:550:550))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (895:895:895))
        (PORT datab (374:374:374) (339:339:339))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (391:391:391))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2280:2280:2280))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (987:987:987) (929:929:929))
        (PORT sload (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-10\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (557:557:557))
        (PORT datab (439:439:439) (476:476:476))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (351:351:351))
        (PORT datab (701:701:701) (694:694:694))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (367:367:367))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2280:2280:2280))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (989:989:989) (942:942:942))
        (PORT sload (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (561:561:561))
        (PORT datab (691:691:691) (690:690:690))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (353:353:353))
        (PORT datab (949:949:949) (899:899:899))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (391:391:391))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2280:2280:2280))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (981:981:981) (920:920:920))
        (PORT sload (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-8\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (PORT datab (573:573:573) (527:527:527))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (326:326:326))
        (PORT datab (1261:1261:1261) (1229:1229:1229))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (399:399:399))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2280:2280:2280))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (976:976:976) (920:920:920))
        (PORT sload (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-7\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1256:1256:1256))
        (PORT datab (403:403:403) (377:377:377))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (534:534:534))
        (PORT datab (642:642:642) (651:651:651))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (388:388:388))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2280:2280:2280))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (982:982:982) (929:929:929))
        (PORT sload (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (823:823:823) (738:738:738))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (545:545:545))
        (PORT datab (702:702:702) (692:692:692))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (367:367:367))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2280:2280:2280))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (955:955:955) (903:903:903))
        (PORT sload (1346:1346:1346) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (647:647:647))
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (694:694:694))
        (PORT datab (885:885:885) (811:811:811))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (396:396:396))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2287:2287:2287))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1020:1020:1020) (961:961:961))
        (PORT sload (857:857:857) (928:928:928))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (833:833:833))
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (801:801:801))
        (PORT datab (676:676:676) (676:676:676))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (392:392:392))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2287:2287:2287))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (946:946:946) (907:907:907))
        (PORT sload (857:857:857) (928:928:928))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (669:669:669))
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (740:740:740))
        (PORT datab (895:895:895) (831:831:831))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (361:361:361))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2287:2287:2287))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (987:987:987) (938:938:938))
        (PORT sload (857:857:857) (928:928:928))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (884:884:884))
        (PORT datab (679:679:679) (637:637:637))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (684:684:684))
        (PORT datab (901:901:901) (829:829:829))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2287:2287:2287))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (950:950:950) (896:896:896))
        (PORT sload (857:857:857) (928:928:928))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[\-1\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (799:799:799))
        (PORT datab (659:659:659) (669:669:669))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (730:730:730))
        (PORT datab (583:583:583) (539:539:539))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (367:367:367))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[\-1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2287:2287:2287))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (953:953:953) (903:903:903))
        (PORT sload (857:857:857) (928:928:928))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[0\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (641:641:641))
        (PORT datab (1241:1241:1241) (1208:1208:1208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (885:885:885))
        (PORT datab (670:670:670) (685:685:685))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (395:395:395))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2287:2287:2287))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (983:983:983) (934:934:934))
        (PORT sload (857:857:857) (928:928:928))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[1\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (PORT datab (632:632:632) (590:590:590))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (655:655:655))
        (PORT datab (696:696:696) (693:693:693))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (398:398:398))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2287:2287:2287))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1008:1008:1008) (949:949:949))
        (PORT sload (857:857:857) (928:928:928))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[2\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (490:490:490))
        (PORT datab (708:708:708) (663:663:663))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (731:731:731))
        (PORT datab (1198:1198:1198) (1083:1083:1083))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2287:2287:2287))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (952:952:952) (900:900:900))
        (PORT sload (857:857:857) (928:928:928))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DtoA_convert\.ge\[3\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (PORT datad (372:372:372) (354:354:354))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (707:707:707))
        (PORT datad (1098:1098:1098) (990:990:990))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (376:376:376))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DtoA_convert\.ge\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2287:2287:2287))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (994:994:994) (948:948:948))
        (PORT sload (857:857:857) (928:928:928))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (737:737:737) (758:758:758))
        (PORT datad (555:555:555) (499:499:499))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (746:746:746))
        (PORT datab (758:758:758) (758:758:758))
        (PORT datac (545:545:545) (494:494:494))
        (PORT datad (541:541:541) (490:490:490))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (804:804:804) (802:802:802))
        (PORT datac (563:563:563) (504:504:504))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (683:683:683))
        (PORT datab (710:710:710) (709:709:709))
        (PORT datac (553:553:553) (511:511:511))
        (PORT datad (898:898:898) (845:845:845))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1062:1062:1062) (1067:1067:1067))
        (PORT datad (657:657:657) (623:623:623))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (747:747:747))
        (PORT datab (682:682:682) (683:683:683))
        (PORT datac (822:822:822) (763:763:763))
        (PORT datad (846:846:846) (790:790:790))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (687:687:687))
        (PORT datab (711:711:711) (709:709:709))
        (PORT datac (553:553:553) (512:512:512))
        (PORT datad (852:852:852) (787:787:787))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (895:895:895))
        (PORT datab (670:670:670) (685:685:685))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (655:655:655))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1476:1476:1476) (1402:1402:1402))
        (PORT datad (612:612:612) (559:559:559))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (747:747:747))
        (PORT datab (683:683:683) (684:684:684))
        (PORT datac (822:822:822) (763:763:763))
        (PORT datad (846:846:846) (790:790:790))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (891:891:891))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (644:644:644) (649:649:649))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (656:656:656))
        (PORT datab (655:655:655) (601:601:601))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (601:601:601) (548:548:548))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (655:655:655))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datad (612:612:612) (559:559:559))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (680:680:680))
        (PORT datab (290:290:290) (364:364:364))
        (PORT datac (569:569:569) (505:505:505))
        (PORT datad (563:563:563) (507:507:507))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (545:545:545) (489:489:489))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1156:1156:1156))
        (PORT datab (614:614:614) (551:551:551))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (477:477:477))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (562:562:562) (506:506:506))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (558:558:558))
        (PORT datab (693:693:693) (693:693:693))
        (PORT datac (185:185:185) (212:212:212))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (573:573:573) (527:527:527))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (378:378:378))
        (PORT datac (1260:1260:1260) (1222:1222:1222))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1276:1276:1276))
        (PORT datab (704:704:704) (662:662:662))
        (PORT datac (355:355:355) (337:337:337))
        (PORT datad (647:647:647) (609:609:609))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1145:1145:1145))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (263:263:263) (330:330:330))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (930:930:930))
        (PORT datab (927:927:927) (846:846:846))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE d_bit\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
)
