
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//654.roms_s-294B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 3211738 heartbeat IPC: 3.11358 cumulative IPC: 3.11358 (Simulation time: 0 hr 4 min 19 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6423174 heartbeat IPC: 3.11387 cumulative IPC: 3.11373 (Simulation time: 0 hr 8 min 0 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9634618 heartbeat IPC: 3.11386 cumulative IPC: 3.11377 (Simulation time: 0 hr 11 min 35 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 12845897 heartbeat IPC: 3.11402 cumulative IPC: 3.11383 (Simulation time: 0 hr 15 min 7 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16057022 heartbeat IPC: 3.11417 cumulative IPC: 3.1139 (Simulation time: 0 hr 18 min 28 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16057022 (Simulation time: 0 hr 18 min 28 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 29614791 heartbeat IPC: 0.737585 cumulative IPC: 0.737585 (Simulation time: 0 hr 22 min 43 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 43033792 heartbeat IPC: 0.745212 cumulative IPC: 0.741379 (Simulation time: 0 hr 26 min 53 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 56638370 heartbeat IPC: 0.735047 cumulative IPC: 0.739256 (Simulation time: 0 hr 31 min 4 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 70201384 heartbeat IPC: 0.737299 cumulative IPC: 0.738766 (Simulation time: 0 hr 35 min 22 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 83778787 heartbeat IPC: 0.736518 cumulative IPC: 0.738315 (Simulation time: 0 hr 39 min 46 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 97340328 heartbeat IPC: 0.737379 cumulative IPC: 0.738159 (Simulation time: 0 hr 44 min 11 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 110769875 heartbeat IPC: 0.744627 cumulative IPC: 0.739076 (Simulation time: 0 hr 48 min 31 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 124350341 heartbeat IPC: 0.736352 cumulative IPC: 0.738734 (Simulation time: 0 hr 52 min 29 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 137924269 heartbeat IPC: 0.736706 cumulative IPC: 0.738509 (Simulation time: 0 hr 56 min 5 sec) 
Heartbeat CPU 0 instructions: 150000001 cycles: 151471891 heartbeat IPC: 0.738137 cumulative IPC: 0.738471 (Simulation time: 0 hr 58 min 51 sec) 
Finished CPU 0 instructions: 100000000 cycles: 135414869 cumulative IPC: 0.738471 (Simulation time: 0 hr 58 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.738471 instructions: 100000000 cycles: 135414869

CPU 0 Average Load ROB stall cycles: 3.63165e+07
CPU 0 Fraction of times ROB stalled by Loads: 43.3668
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.77562e+08
Issued all: 97603525
Issued LT all: 86981800
rob_not_full_when_issued_lt_all: 29217274
Issued LT one: 75248771
rob_not_full_when_issued_lt_one: 24551998
HPCA_2009 critical_dynamic_instances_0: 3409251
HPCA_2009 unique_critical_ips_0: 123
multiple_destinations_0: 0
load_to_same_dest_0: 0
low_issue_rate_0: 41520864
total_issue_rate_checked_count_0: 41624020
 Total stall cycles: 111074357
 Total load stall cycles: 308300343534683
Unique Load IPs: 93
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0.00813008
Critical_IP_Detector_Accuracy_80: 0.00813008
Critical_IP_Detector_Accuracy_90: 0.00813008
Critical_IP_Detector_Coverage_70: 1
Critical_IP_Detector_Coverage_80: 1
Critical_IP_Detector_Coverage_90: 1
stat_90_percent_critical_ip_stalls_freq: 1387813
stat_90_percent_non_critical_ip_stalls_freq: 18446744073708163803
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 313.959
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 4.03653e-11
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 15513
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 6660
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 4040
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 10766
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 149895
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 813019
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 2681633
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 2893
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 12620
Critical_ROB_Stalls_Percent_0_Bucket_1: 2568
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 4092
Critical_ROB_Stalls_Percent_0_Bucket_2: 22
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 4018
Critical_ROB_Stalls_Percent_0_Bucket_3: 3020
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 7746
Critical_ROB_Stalls_Percent_0_Bucket_4: 55657
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 94238
Critical_ROB_Stalls_Percent_0_Bucket_5: 449918
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 363101
Critical_ROB_Stalls_Percent_0_Bucket_6: 873735
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 1807898
Critical_ROB_Stalls_Percent_1_Bucket_0: 2893
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 12620
Critical_ROB_Stalls_Percent_1_Bucket_1: 2568
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 4092
Critical_ROB_Stalls_Percent_1_Bucket_2: 22
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 4018
Critical_ROB_Stalls_Percent_1_Bucket_3: 3020
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 7746
Critical_ROB_Stalls_Percent_1_Bucket_4: 55657
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 94238
Critical_ROB_Stalls_Percent_1_Bucket_5: 449918
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 363101
Critical_ROB_Stalls_Percent_1_Bucket_6: 873735
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 1807898
Critical_ROB_Stalls_Percent_2_Bucket_0: 2893
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 12620
Critical_ROB_Stalls_Percent_2_Bucket_1: 2568
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 4092
Critical_ROB_Stalls_Percent_2_Bucket_2: 22
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 4018
Critical_ROB_Stalls_Percent_2_Bucket_3: 3020
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 7746
Critical_ROB_Stalls_Percent_2_Bucket_4: 55657
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 94238
Critical_ROB_Stalls_Percent_2_Bucket_5: 449918
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 363101
Critical_ROB_Stalls_Percent_2_Bucket_6: 873735
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 1807898
Critical_ROB_Stalls_Percent_3_Bucket_0: 2893
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 12620
Critical_ROB_Stalls_Percent_3_Bucket_1: 2568
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 4092
Critical_ROB_Stalls_Percent_3_Bucket_2: 22
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 4018
Critical_ROB_Stalls_Percent_3_Bucket_3: 3020
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 7746
Critical_ROB_Stalls_Percent_3_Bucket_4: 55657
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 94238
Critical_ROB_Stalls_Percent_3_Bucket_5: 449918
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 363101
Critical_ROB_Stalls_Percent_3_Bucket_6: 873735
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 1807898
Critical_ROB_Stalls_Percent_4_Bucket_0: 2893
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 12620
Critical_ROB_Stalls_Percent_4_Bucket_1: 2568
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 4092
Critical_ROB_Stalls_Percent_4_Bucket_2: 22
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 4018
Critical_ROB_Stalls_Percent_4_Bucket_3: 3020
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 7746
Critical_ROB_Stalls_Percent_4_Bucket_4: 55657
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 94238
Critical_ROB_Stalls_Percent_4_Bucket_5: 449918
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 363101
Critical_ROB_Stalls_Percent_4_Bucket_6: 873735
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 1807898
Critical_ROB_Stalls_Percent_5_Bucket_0: 2893
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 12620
Critical_ROB_Stalls_Percent_5_Bucket_1: 2568
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 4092
Critical_ROB_Stalls_Percent_5_Bucket_2: 22
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 4018
Critical_ROB_Stalls_Percent_5_Bucket_3: 3020
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 7746
Critical_ROB_Stalls_Percent_5_Bucket_4: 55657
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 94238
Critical_ROB_Stalls_Percent_5_Bucket_5: 449918
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 363101
Critical_ROB_Stalls_Percent_5_Bucket_6: 873735
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 1807898
Critical_ROB_Stalls_Percent_6_Bucket_0: 2893
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 12620
Critical_ROB_Stalls_Percent_6_Bucket_1: 2568
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 4092
Critical_ROB_Stalls_Percent_6_Bucket_2: 22
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 4018
Critical_ROB_Stalls_Percent_6_Bucket_3: 3020
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 7746
Critical_ROB_Stalls_Percent_6_Bucket_4: 55657
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 94238
Critical_ROB_Stalls_Percent_6_Bucket_5: 449918
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 363101
Critical_ROB_Stalls_Percent_6_Bucket_6: 873735
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 1807898
Critical_ROB_Stalls_Percent_7_Bucket_0: 2893
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 12620
Critical_ROB_Stalls_Percent_7_Bucket_1: 2568
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 4092
Critical_ROB_Stalls_Percent_7_Bucket_2: 22
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 4018
Critical_ROB_Stalls_Percent_7_Bucket_3: 3020
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 7746
Critical_ROB_Stalls_Percent_7_Bucket_4: 55657
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 94238
Critical_ROB_Stalls_Percent_7_Bucket_5: 449918
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 363101
Critical_ROB_Stalls_Percent_7_Bucket_6: 873735
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 1807898
Critical_ROB_Stalls_Percent_8_Bucket_0: 2893
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 12620
Critical_ROB_Stalls_Percent_8_Bucket_1: 2568
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 4092
Critical_ROB_Stalls_Percent_8_Bucket_2: 22
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 4018
Critical_ROB_Stalls_Percent_8_Bucket_3: 3020
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 7746
Critical_ROB_Stalls_Percent_8_Bucket_4: 55657
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 94238
Critical_ROB_Stalls_Percent_8_Bucket_5: 449918
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 363101
Critical_ROB_Stalls_Percent_8_Bucket_6: 873735
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 1807898
Average ROB occupancy Load Stall Begin: 307.099
Average ROB occupancy Load Stall End: 320.607
Min ROB occupancy Load Stall Begin: 3
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 5
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 19301
 ROB Load Stall End Bucket Count 0: 15513
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 6844
 ROB Load Stall End Bucket Count 1: 6660
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 3734
 ROB Load Stall End Bucket Count 2: 4040
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 15347
 ROB Load Stall End Bucket Count 3: 10766
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 323848
 ROB Load Stall End Bucket Count 4: 149895
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 1066442
 ROB Load Stall End Bucket Count 5: 813019
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 2246010
 ROB Load Stall End Bucket Count 6: 2681633
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:   14587881  HIT:   14587881  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   14587881  HIT:   14587881  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   17735241	FORWARD:          0	MERGED:    3147361	TO_CACHE:   14587880

DTLB TOTAL     ACCESS:   24517554  HIT:   24476715  MISS:      40839  HIT %:    99.8334  MISS %:    0.16657   MPKI: 0.40839
DTLB LOAD TRANSLATION ACCESS:   24517554  HIT:   24476715  MISS:      40839  HIT %:    99.8334  MISS %:    0.16657   MPKI: 0.40839
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 342.495 cycles
DTLB RQ	ACCESS:   27021623	FORWARD:          0	MERGED:    2499376	TO_CACHE:   24522247

STLB TOTAL     ACCESS:      40990  HIT:       8114  MISS:      32876  HIT %:    19.7951  MISS %:    80.2049   MPKI: 0.32876
STLB LOAD TRANSLATION ACCESS:      40839  HIT:       7963  MISS:      32876  HIT %:    19.4985  MISS %:    80.5015   MPKI: 0.32876
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:        151  HIT:        151  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 412.676 cycles
STLB RQ	ACCESS:      41279	FORWARD:          0	MERGED:        289	TO_CACHE:      40990

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   25506544  HIT:   24213057  MISS:    1293487  HIT %:    94.9288  MISS %:     5.0712   MPKI: 12.9349
L1D LOAD      ACCESS:   22152412  HIT:   20869730  MISS:    1282682  HIT %:    94.2097  MISS %:    5.79026   MPKI: 12.8268
L1D RFO       ACCESS:    3353702  HIT:    3343152  MISS:      10550  HIT %:    99.6854  MISS %:   0.314578   MPKI: 0.1055
L1D PREFETCH  ACCESS:        430  HIT:        175  MISS:        255  HIT %:    40.6977  MISS %:    59.3023   MPKI: 0.00255
L1D PREFETCH  REQUESTED:        962  ISSUED:        880  USEFUL:        121  USELESS:        137
L1D USEFUL LOAD PREFETCHES:        121 PREFETCH ISSUED TO LOWER LEVEL:        260  ACCURACY: 46.5385
L1D TIMELY PREFETCHES:        121 LATE PREFETCHES: 5 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 260 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 466.76 cycles
L1D RQ	ACCESS:   38223671	FORWARD:          0	MERGED:   14602380	TO_CACHE:   23621274
L1D WQ	ACCESS:    3400349	FORWARD:         17	MERGED:          0	TO_CACHE:    3400349
L1D PQ	ACCESS:        440	FORWARD:          0	MERGED:          0	TO_CACHE:        440

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 23491
L1D ROI Sum of L1D PQ occupancy: 16024
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   17735241  HIT:   17735241  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:   17735241  HIT:   17735241  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   28507019	FORWARD:          0	MERGED:   10771778	TO_CACHE:   17735241

BTB TOTAL     ACCESS:    5002852  HIT:    5002841  MISS:         11  HIT %:    99.9998  MISS %: 0.000219875   MPKI: 0.00011
BTB BRANCH_DIRECT_JUMP	ACCESS:         81  HIT:         80  MISS:          1
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    5002609  HIT:    5002601  MISS:          8
BTB BRANCH_DIRECT_CALL	ACCESS:         81  HIT:         80  MISS:          1
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:         81  HIT:         80  MISS:          1
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1359375  HIT:      54521  MISS:    1304854  HIT %:    4.01074  MISS %:    95.9893   MPKI: 13.0485
L2C LOAD      ACCESS:    1282675  HIT:       9383  MISS:    1273292  HIT %:   0.731518  MISS %:    99.2685   MPKI: 12.7329
L2C DATA LOAD MPKI: 12.7329
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:      10550  HIT:         83  MISS:      10467  HIT %:    0.78673  MISS %:    99.2133   MPKI: 0.10467
L2C PREFETCH  ACCESS:        260  HIT:          0  MISS:        260  HIT %:          0  MISS %:        100   MPKI: 0.0026
L2C DATA PREFETCH MPKI: 0.0026
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:      16556  HIT:       7685  MISS:       8871  HIT %:    46.4182  MISS %:    53.5818   MPKI: 0.08871
L2C LOAD TRANSLATION ACCESS:      49334  HIT:      37370  MISS:      11964  HIT %:     75.749  MISS %:     24.251   MPKI: 0.11964
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          3  USELESS:        305
L2C USEFUL LOAD PREFETCHES:          3 PREFETCH ISSUED TO LOWER LEVEL:        260  ACCURACY: 1.15385
L2C TIMELY PREFETCHES:          3 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 138.068 cycles
L2C RQ	ACCESS:    1342560	FORWARD:          0	MERGED:          0	TO_CACHE:    1342558
L2C WQ	ACCESS:      16556	FORWARD:          2	MERGED:          0	TO_CACHE:      16556
L2C PQ	ACCESS:        260	FORWARD:          0	MERGED:          0	TO_CACHE:        260

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 11824
L2C Data Evicting Data 1272278
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 140
L2C Data Evicting Translations 11741
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      32876  HIT:      32849  MISS:         27  HIT %:    99.9179  MISS %:  0.0821268   MPKI: 0.00027
PSCL3 LOAD TRANSLATION ACCESS:      32876  HIT:      32849  MISS:         27  HIT %:    99.9179  MISS %:  0.0821268   MPKI: 0.00027
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      32876  HIT:      16315  MISS:      16561  HIT %:    49.6259  MISS %:    50.3741   MPKI: 0.16561
PSCL2 LOAD TRANSLATION ACCESS:      32876  HIT:      16315  MISS:      16561  HIT %:    49.6259  MISS %:    50.3741   MPKI: 0.16561
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1306510  HIT:     207116  MISS:    1099394  HIT %:    15.8526  MISS %:    84.1474   MPKI: 10.9939
LLC LOAD      ACCESS:    1273292  HIT:     198477  MISS:    1074815  HIT %:    15.5877  MISS %:    84.4123   MPKI: 10.7482
LLC RFO       ACCESS:      10467  HIT:         20  MISS:      10447  HIT %:   0.191077  MISS %:    99.8089   MPKI: 0.10447
LLC PREFETCH  ACCESS:        260  HIT:         15  MISS:        245  HIT %:    5.76923  MISS %:    94.2308   MPKI: 0.00245
LLC WRITEBACK ACCESS:      10527  HIT:       5450  MISS:       5077  HIT %:    51.7716  MISS %:    48.2284   MPKI: 0.05077
LLC LOAD TRANSLATION ACCESS:      11964  HIT:       3154  MISS:       8810  HIT %:    26.3624  MISS %:    73.6376   MPKI: 0.0881
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         39  USELESS:        418
LLC USEFUL LOAD PREFETCHES:         39 PREFETCH ISSUED TO LOWER LEVEL:        245  ACCURACY: 15.9184
LLC TIMELY PREFETCHES:         39 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 127.802 cycles
LLC RQ	ACCESS:    1295722	FORWARD:          0	MERGED:          0	TO_CACHE:    1295722
LLC WQ	ACCESS:      10527	FORWARD:          0	MERGED:          0	TO_CACHE:      10527
LLC PQ	ACCESS:        260	FORWARD:          0	MERGED:          0	TO_CACHE:        260

LLC Dense regions hint to LLC: 0

RAW hits: 211
Loads Generated: 38223883
Loads sent to L1D: 38223671
Stores Generated: 3400351
Stores sent to L1D: 3400349
Major fault: 0 Minor fault: 49795
Allocated PAGES: 49795

stream: 
stream:times selected: 5624
stream:pref_filled: 8634
stream:pref_useful: 7284
stream:pref_late: 18
stream:misses: 99
stream:misses_by_poll: 0

CS: 
CS:times selected: 95
CS:pref_filled: 41
CS:pref_useful: 38
CS:pref_late: 1
CS:misses: 5
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 5332
CPLX:pref_filled: 98
CPLX:pref_useful: 62
CPLX:pref_late: 0
CPLX:misses: 283
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 73
NL:pref_filled: 45
NL:pref_useful: 45
NL:pref_late: 0
NL:misses: 5
NL:misses_by_poll: 0

total selections: 11124
total_filled: 255
total_useful: 121
total_late: 19
total_polluted: 0
total_misses_after_warmup: 476
conflicts: 149
Degree Incremented Times: 48
Degree Decremented Times: 0

L1 IP Table Write Accesses: 6525
L1 IP Table Read Accesses: 6376
L1 RST Write Accesses: 180
L1 RST Read Accesses: 360
L1 CSPT Write Accesses: 180
L1 CSPT Read Accesses: 397
L1 RR Filter Tag Write Accesses: 522
L1 RR Filter Tag Read Accesses: 31846
L1 IP Table Tag Write Accesses: 6876
L1 IP Table Tag Read Accesses: 6876
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 1419
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 1191
test: 2884

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     893476  ROW_BUFFER_MISS:     200841
 DBUS_CONGESTED:        291
 WQ ROW_BUFFER_HIT:       1844  ROW_BUFFER_MISS:       8717  FULL:          0

 AVG_CONGESTED_CYCLE: 2
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 74963674
0banks busy for write cycles: 10236
1banks busy for read cycles: 43474682
1banks busy for write cycles: 1664436
2banks busy for read cycles: 14647215
2banks busy for write cycles: 48838
3banks busy for read cycles: 434850
3banks busy for write cycles: 14295
4banks busy for read cycles: 85280
4banks busy for write cycles: 7570
5banks busy for read cycles: 8818
5banks busy for write cycles: 4922
6banks busy for read cycles: 9220
6banks busy for write cycles: 3589
7banks busy for read cycles: 11278
7banks busy for write cycles: 0
8banks busy for read cycles: 25967
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.9308% MPKI: 0.03474 Average ROB Occupancy at Mispredict: 298.866
Branch types
NOT_BRANCH: 94977661 94.9777%
BRANCH_DIRECT_JUMP: 81 8.1e-05%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5022061 5.02206%
BRANCH_DIRECT_CALL: 81 8.1e-05%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 81 8.1e-05%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 49795
