INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/BranchTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroTest
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/DataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/HazardDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/InstructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB6/pipeline/pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
