###############################################################
#  Generated by:      Cadence Tempus 19.11-s129_1
#  OS:                Linux x86_64(Host ID es-tahiti.ele.tue.nl)
#  Generated on:      Sat Jun 22 02:48:30 2024
#  Design:            mMIPS_system
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Setup Check with Pin mMIPS_hi_out_reg[31]/CK 
Endpoint:   mMIPS_hi_out_reg[31]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.041
- Setup                         0.054
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.932
- Arrival Time                  7.969
= Slack Time                    1.963
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    1.971  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    2.146  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    2.270  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    2.372  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    2.467  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    2.659  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    2.770  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    2.991  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    3.113  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    3.173  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    3.288  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    3.367  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    3.441  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    3.541  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    3.646  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    3.752  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    3.858  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    3.969  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    4.076  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    4.178  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    4.285  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    4.388  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    4.488  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    4.589  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    4.691  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    4.792  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    4.893  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    4.993  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    5.093  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    5.195  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    5.299  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    5.401  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    5.501  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    5.602  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    5.702  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    5.803  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    5.904  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.006  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    6.108  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    6.211  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    6.312  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    6.412  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    6.513  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    6.618  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    6.725  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    6.829  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    6.936  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.046  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    7.150  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    7.251  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    7.353  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    7.455  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    7.556  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    7.659  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    7.766  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    7.870  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    7.973  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    8.081  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    8.192  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    8.298  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    8.400  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    8.500  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    8.601  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    8.701  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  6.840    8.803  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.104  6.944    8.907  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.101  7.045    9.008  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.147    9.110  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.108  7.255    9.218  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.104  7.359    9.322  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.102  7.460    9.423  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> CO ^  ADDFX1    0.102  7.562    9.525  
      mMIPS_alu_mul_126_31_cdnadd_62  CI ^ -> CO ^  ADDFX1    0.101  7.663    9.626  
      mMIPS_alu_mul_126_31_cdnadd_63  CI ^ -> S ^   ADDFX1    0.135  7.798    9.761  
      g106947                         AN ^ -> Y ^   NOR2BX1   0.067  7.865    9.828  
      g106328                         B ^ -> Y ^    MX2X1     0.104  7.969    9.932  
      mMIPS_hi_out_reg[31]            D ^           DFFRHQX1  0.000  7.969    9.932  
      --------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin mMIPS_hi_out_reg[30]/CK 
Endpoint:   mMIPS_hi_out_reg[30]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.041
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.931
- Arrival Time                  7.854
= Slack Time                    2.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    2.085  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    2.261  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    2.384  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    2.486  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    2.582  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    2.773  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    2.884  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    3.105  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    3.227  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    3.287  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    3.402  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    3.481  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    3.555  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    3.655  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    3.761  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    3.866  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    3.973  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    4.083  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    4.190  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    4.292  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    4.399  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    4.502  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    4.602  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    4.703  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    4.805  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    4.906  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.007  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    5.107  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    5.208  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    5.309  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    5.413  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    5.515  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    5.615  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    5.716  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    5.816  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    5.917  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.018  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.120  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    6.222  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    6.325  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    6.426  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    6.526  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    6.627  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    6.732  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    6.839  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    6.943  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.050  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.160  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    7.264  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    7.365  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    7.467  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    7.569  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    7.670  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    7.773  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    7.880  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    7.984  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    8.087  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    8.195  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    8.306  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    8.412  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    8.514  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    8.614  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    8.715  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    8.815  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  6.840    8.917  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.104  6.944    9.021  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.101  7.045    9.122  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.147    9.224  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.108  7.255    9.332  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.104  7.359    9.436  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.102  7.460    9.537  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> CO ^  ADDFX1    0.102  7.562    9.639  
      mMIPS_alu_mul_126_31_cdnadd_62  CI ^ -> S ^   ADDFX1    0.136  7.698    9.775  
      g106943                         AN ^ -> Y ^   NOR2BX1   0.057  7.755    9.832  
      g106329                         B ^ -> Y ^    MX2X1     0.099  7.854    9.931  
      mMIPS_hi_out_reg[30]            D ^           DFFRHQX1  0.000  7.854    9.931  
      --------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin mMIPS_hi_out_reg[29]/CK 
Endpoint:   mMIPS_hi_out_reg[29]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.041
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.931
- Arrival Time                  7.758
= Slack Time                    2.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    2.181  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    2.357  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    2.480  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    2.583  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    2.678  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    2.869  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    2.980  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    3.201  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    3.323  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    3.384  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    3.499  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    3.577  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    3.652  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    3.752  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    3.857  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    3.962  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.069  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    4.179  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    4.286  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    4.388  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    4.495  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    4.598  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    4.699  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    4.800  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    4.902  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.003  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.103  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    5.203  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    5.304  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    5.405  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    5.510  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    5.611  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    5.712  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    5.813  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    5.913  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.013  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.115  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.217  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    6.319  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    6.421  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    6.522  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    6.622  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    6.724  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    6.828  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    6.935  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.039  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.147  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.257  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    7.360  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    7.461  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    7.564  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    7.665  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    7.766  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    7.869  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    7.977  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    8.081  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    8.184  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    8.291  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    8.402  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    8.508  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    8.610  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    8.711  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    8.812  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    8.912  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  6.840    9.013  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.104  6.944    9.117  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.101  7.045    9.219  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.147    9.320  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.108  7.255    9.428  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.104  7.359    9.532  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.102  7.460    9.634  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> S ^   ADDFX1    0.138  7.598    9.772  
      g106948                         AN ^ -> Y ^   NOR2BX1   0.059  7.658    9.831  
      g106317                         B ^ -> Y ^    MX2X1     0.100  7.758    9.931  
      mMIPS_hi_out_reg[29]            D ^           DFFRHQX1  0.000  7.758    9.931  
      --------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin mMIPS_hi_out_reg[28]/CK 
Endpoint:   mMIPS_hi_out_reg[28]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.933
- Arrival Time                  7.653
= Slack Time                    2.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    2.287  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    2.463  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    2.586  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    2.688  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    2.784  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    2.975  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    3.086  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    3.307  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    3.429  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    3.490  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    3.604  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    3.683  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    3.758  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    3.858  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    3.963  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.068  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.175  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    4.285  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    4.392  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    4.494  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    4.601  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    4.704  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    4.804  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    4.905  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.007  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.109  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.209  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    5.309  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    5.410  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    5.511  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    5.615  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    5.717  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    5.818  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    5.918  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.019  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.119  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.221  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.322  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    6.425  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    6.527  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    6.628  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    6.728  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    6.829  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    6.934  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.041  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.145  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.253  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.362  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    7.466  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    7.567  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    7.669  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    7.771  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    7.872  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    7.975  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    8.083  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    8.187  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    8.289  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    8.397  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    8.508  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    8.614  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    8.716  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    8.817  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    8.917  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    9.017  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  6.840    9.119  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.104  6.944    9.223  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.101  7.045    9.325  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.147    9.426  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.108  7.255    9.534  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.104  7.359    9.638  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> S ^   ADDFX1    0.135  7.494    9.773  
      g106882                         AN ^ -> Y ^   NOR2BX1   0.059  7.553    9.833  
      g106331                         B ^ -> Y ^    MX2X1     0.100  7.653    9.933  
      mMIPS_hi_out_reg[28]            D ^           DFFRHQX1  0.000  7.653    9.933  
      --------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin mMIPS_hi_out_reg[27]/CK 
Endpoint:   mMIPS_hi_out_reg[27]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.041
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.932
- Arrival Time                  7.552
= Slack Time                    2.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    2.387  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    2.563  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    2.686  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    2.789  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    2.884  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.075  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    3.186  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    3.407  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    3.529  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    3.590  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    3.705  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    3.783  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    3.858  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    3.958  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.063  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.168  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.275  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    4.385  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    4.492  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    4.594  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    4.701  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    4.804  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    4.904  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.005  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.107  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.209  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.309  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    5.409  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    5.510  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    5.611  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    5.715  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    5.817  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    5.918  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.019  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.119  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.219  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.321  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.423  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    6.525  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    6.627  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    6.728  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    6.828  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    6.930  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.034  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.141  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.245  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.353  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.462  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    7.566  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    7.667  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    7.770  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    7.871  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    7.972  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.075  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    8.183  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    8.287  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    8.389  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    8.497  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    8.608  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    8.714  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    8.816  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    8.917  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    9.017  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    9.118  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  6.840    9.219  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.104  6.944    9.323  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.101  7.045    9.425  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.147    9.526  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.108  7.255    9.634  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> S ^   ADDFX1    0.144  7.399    9.778  
      g106893                         AN ^ -> Y ^   NOR2BX1   0.057  7.456    9.835  
      g106301                         B ^ -> Y ^    MX2X1     0.097  7.552    9.932  
      mMIPS_hi_out_reg[27]            D ^           DFFRHQX1  0.000  7.552    9.932  
      --------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin mMIPS_hi_out_reg[26]/CK 
Endpoint:   mMIPS_hi_out_reg[26]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.933
- Arrival Time                  7.434
= Slack Time                    2.499
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    2.507  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    2.682  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    2.806  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    2.908  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.003  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.194  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    3.306  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    3.527  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    3.648  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    3.709  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    3.824  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    3.903  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    3.977  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.077  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.182  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.288  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.394  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    4.504  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    4.612  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    4.714  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    4.821  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    4.923  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.024  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.125  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.227  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.328  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.428  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    5.529  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    5.629  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    5.730  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    5.835  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    5.937  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.037  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.138  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.238  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.339  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.440  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.542  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    6.644  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    6.746  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    6.848  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    6.948  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.049  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.154  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.261  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.365  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.472  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.582  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    7.686  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    7.787  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    7.889  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    7.991  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    8.092  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.195  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    8.302  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    8.406  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    8.509  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    8.617  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    8.728  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    8.834  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    8.936  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    9.036  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    9.137  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    9.237  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  6.840    9.339  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.104  6.944    9.443  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.101  7.045    9.544  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.102  7.147    9.646  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> S ^   ADDFX1    0.136  7.283    9.782  
      g106941                         AN ^ -> Y ^   NOR2BX1   0.054  7.337    9.836  
      g106302                         B ^ -> Y ^    MX2X1     0.097  7.434    9.933  
      mMIPS_hi_out_reg[26]            D ^           DFFRHQX1  0.000  7.434    9.933  
      --------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin mMIPS_hi_out_reg[25]/CK 
Endpoint:   mMIPS_hi_out_reg[25]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.938
- Arrival Time                  7.341
= Slack Time                    2.597
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    2.605  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    2.781  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    2.904  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.006  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.102  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.293  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    3.404  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    3.625  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    3.747  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    3.807  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    3.922  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.001  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.075  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.176  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.281  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.386  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.493  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    4.603  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    4.710  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    4.812  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    4.919  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.022  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.122  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.223  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.325  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.426  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.527  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    5.627  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    5.728  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    5.829  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    5.933  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.035  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.135  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.236  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.336  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.437  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.538  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.640  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    6.742  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    6.845  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    6.946  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.046  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.147  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.252  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.359  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.463  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.571  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.680  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    7.784  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    7.885  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    7.987  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.089  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    8.190  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.293  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    8.401  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    8.505  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    8.607  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    8.715  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    8.826  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    8.932  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    9.034  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    9.134  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    9.235  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    9.335  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  6.840    9.437  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.104  6.944    9.541  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.101  7.045    9.642  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> S ^   ADDFX1    0.135  7.180    9.777  
      g106939                         AN ^ -> Y ^   NOR2BX1   0.060  7.240    9.837  
      g106316                         B ^ -> Y ^    MX2X1     0.101  7.341    9.938  
      mMIPS_hi_out_reg[25]            D ^           DFFRHQX1  0.000  7.341    9.938  
      --------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin mMIPS_hi_out_reg[24]/CK 
Endpoint:   mMIPS_hi_out_reg[24]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.939
- Arrival Time                  7.232
= Slack Time                    2.707
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    2.715  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    2.890  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.014  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.116  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.211  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.403  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    3.514  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    3.735  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    3.857  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    3.917  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.032  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.111  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.185  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.285  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.390  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.496  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.602  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    4.713  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    4.820  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    4.922  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.029  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.132  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.232  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.333  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.435  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.536  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.637  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    5.737  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    5.837  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    5.939  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.043  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.145  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.245  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.346  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.446  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.547  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.648  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.750  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    6.852  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    6.955  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.056  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.156  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.257  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.362  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.469  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.573  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.680  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.790  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    7.894  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    7.995  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    8.097  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.199  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    8.300  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.403  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    8.510  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    8.614  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    8.717  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    8.825  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    8.936  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    9.042  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    9.144  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    9.244  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    9.345  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    9.445  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  6.840    9.547  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.104  6.944    9.651  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> S ^   ADDFX1    0.138  7.082    9.789  
      g106892                         AN ^ -> Y ^   NOR2BX1   0.055  7.136    9.843  
      g106319                         B ^ -> Y ^    MX2X1     0.096  7.232    9.939  
      mMIPS_hi_out_reg[24]            D ^           DFFRHQX1  0.000  7.232    9.939  
      --------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin mMIPS_hi_out_reg[23]/CK 
Endpoint:   mMIPS_hi_out_reg[23]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.940
- Arrival Time                  7.133
= Slack Time                    2.807
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    2.815  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    2.990  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.114  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.216  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.311  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.502  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    3.614  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    3.835  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    3.956  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    4.017  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.132  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.211  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.285  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.385  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.490  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.596  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.702  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    4.812  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    4.920  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    5.022  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.129  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.231  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.332  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.433  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.535  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.636  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.736  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    5.837  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    5.937  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    6.038  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.143  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.245  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.345  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.446  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.546  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.647  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.748  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.850  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    6.952  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    7.054  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.156  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.256  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.357  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.462  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.569  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.673  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.780  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.890  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    7.994  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    8.094  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    8.197  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.299  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    8.400  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.503  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    8.610  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    8.714  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    8.817  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    8.925  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    9.036  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    9.142  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    9.243  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    9.344  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    9.445  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    9.545  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.102  6.840    9.647  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> S ^   ADDFX1    0.137  6.977    9.784  
      g106891                         AN ^ -> Y ^   NOR2BX1   0.058  7.035    9.842  
      g106332                         B ^ -> Y ^    MX2X1     0.098  7.133    9.940  
      mMIPS_hi_out_reg[23]            D ^           DFFRHQX1  0.000  7.133    9.940  
      --------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin mMIPS_hi_out_reg[22]/CK 
Endpoint:   mMIPS_hi_out_reg[22]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.940
- Arrival Time                  7.028
= Slack Time                    2.912
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    2.920  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    3.095  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.219  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.321  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.416  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.607  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    3.719  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    3.940  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    4.061  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    4.122  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.237  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.316  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.390  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.490  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.595  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.701  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.807  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    4.917  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    5.025  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    5.127  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.234  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.336  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.437  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.538  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.640  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.741  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.841  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    5.942  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    6.042  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    6.143  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.248  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.350  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.450  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.551  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.651  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.752  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.853  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    6.955  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    7.057  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    7.159  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.261  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.361  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.462  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.567  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.674  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.778  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.885  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    7.995  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    8.099  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    8.200  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    8.302  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.404  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    8.505  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.608  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    8.715  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    8.819  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    8.922  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    9.030  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    9.141  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    9.247  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    9.349  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    9.449  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    9.550  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.100  6.738    9.650  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> S ^   ADDFX1    0.135  6.873    9.785  
      g106881                         AN ^ -> Y ^   NOR2BX1   0.057  6.930    9.842  
      g106330                         B ^ -> Y ^    MX2X1     0.098  7.028    9.940  
      mMIPS_hi_out_reg[22]            D ^           DFFRHQX1  0.000  7.028    9.940  
      --------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin mMIPS_hi_out_reg[21]/CK 
Endpoint:   mMIPS_hi_out_reg[21]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.940
- Arrival Time                  6.943
= Slack Time                    2.997
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    3.005  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    3.180  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.304  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.406  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.501  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.692  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    3.804  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    4.025  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    4.146  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    4.207  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.322  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.401  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.475  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.575  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.680  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.786  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.892  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    5.002  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    5.110  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    5.212  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.319  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.421  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.522  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.623  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.725  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.826  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    5.926  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    6.027  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    6.127  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    6.228  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.333  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.435  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.535  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.636  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.736  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.837  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    6.938  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    7.040  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    7.142  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    7.244  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.346  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.446  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.547  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.652  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.759  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.863  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    7.970  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    8.080  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    8.184  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    8.285  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    8.387  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.489  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    8.590  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.693  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    8.800  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    8.904  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    9.007  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    9.115  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    9.226  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    9.332  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    9.434  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    9.534  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.638    9.635  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> S ^   ADDFX1    0.136  6.774    9.771  
      g106877                         AN ^ -> Y ^   NOR2BX1   0.065  6.840    9.836  
      g106304                         B ^ -> Y ^    MX2X1     0.103  6.943    9.940  
      mMIPS_hi_out_reg[21]            D ^           DFFRHQX1  0.000  6.943    9.940  
      --------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin mMIPS_hi_out_reg[20]/CK 
Endpoint:   mMIPS_hi_out_reg[20]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.940
- Arrival Time                  6.840
= Slack Time                    3.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    3.108  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    3.283  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.407  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.509  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.604  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.795  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    3.907  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    4.128  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    4.249  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    4.310  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.425  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.504  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.578  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.678  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.783  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.889  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    4.995  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    5.105  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    5.213  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    5.315  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.422  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.524  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.625  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.726  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.828  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    5.929  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    6.029  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    6.130  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    6.230  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    6.331  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.436  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.538  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.638  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.739  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.839  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    6.940  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    7.041  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    7.143  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    7.245  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    7.347  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.449  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.549  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.650  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.755  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.862  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    7.966  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    8.073  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    8.183  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    8.287  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    8.388  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    8.490  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.592  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    8.693  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.796  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    8.903  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    9.007  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    9.110  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    9.218  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    9.329  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    9.435  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    9.537  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.101  6.537    9.637  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> S ^   ADDFX1    0.137  6.674    9.774  
      g106898                         AN ^ -> Y ^   NOR2BX1   0.064  6.738    9.838  
      g106322                         B ^ -> Y ^    MX2X1     0.102  6.840    9.940  
      mMIPS_hi_out_reg[20]            D ^           DFFRHQX1  0.000  6.840    9.940  
      --------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[0]                 (v) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.255
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.720
- Arrival Time                  6.519
= Slack Time                    3.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.018    3.218  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.204  0.222    3.422  
      g64907                         AN v -> Y v   NAND2BX1     0.090  0.312    3.512  
      g64793__5266                   B v -> Y ^    NOR2X1       0.075  0.387    3.587  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.073  0.460    3.660  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.120  0.579    3.780  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.083  0.662    3.862  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.069  0.731    3.931  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.786    3.986  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.856    4.056  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.972    4.173  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.089    4.290  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.195    4.395  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.302    4.503  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.412    4.612  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.105  1.516    4.717  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.623    4.823  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.727    4.928  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.828    5.028  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.930    5.131  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.033    5.233  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.137    5.337  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.240    5.440  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.341    5.542  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.442    5.643  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.543    5.744  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.645    5.846  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.748    5.948  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.853    6.054  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.958    6.158  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.062    6.263  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.168    6.368  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.274    6.475  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.384    6.584  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.157  3.541    6.741  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.095  3.636    6.837  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.108  3.744    6.945  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.098  3.843    7.043  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.142  3.985    7.185  
      g63926__2703                   D v -> Y v    OR4X1        0.174  4.159    7.359  
      g63921__5703                   D v -> Y v    OR4X1        0.127  4.285    7.486  
      g63913__6877                   D v -> Y v    OR4X1        0.126  4.411    7.611  
      g63904__9906                   D v -> Y v    OR4X1        0.141  4.552    7.752  
      g63895__5266                   D v -> Y v    OR4X1        0.129  4.681    7.882  
      g63885__6877                   D v -> Y v    OR4X1        0.139  4.820    8.021  
      g63878__4296                   D v -> Y v    OR4X1        0.132  4.952    8.153  
      g63866__7114                   D v -> Y v    OR4X1        0.146  5.098    8.298  
      g63855__1309                   D v -> Y v    OR4X1        0.136  5.234    8.435  
      g63850__3772                   D v -> Y v    OR4X1        0.153  5.387    8.588  
      g63844__1857                   S0 v -> Y ^   MXI2X2       0.202  5.589    8.790  
      g63842                         A ^ -> Y v    INVX1        0.116  5.706    8.906  
      g63839__7344                   C v -> Y ^    NAND3BXL     0.059  5.765    8.965  
      g37246                         A ^ -> Y v    INVX2        0.139  5.904    9.105  
      g63819__2683                   B1 v -> Y ^   AOI22X1      0.123  6.027    9.228  
      g63798__5703                   C0 ^ -> Y v   OAI221X1     0.232  6.260    9.460  
      g63787__9682                   A v -> Y v    AND2X1       0.258  6.518    9.718  
      imem/u_mem                     A[0] v        MEM1_256X32  0.002  6.519    9.720  
      ----------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin mMIPS_hi_out_reg[19]/CK 
Endpoint:   mMIPS_hi_out_reg[19]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.039
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.934
- Arrival Time                  6.728
= Slack Time                    3.207
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    3.214  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    3.390  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.513  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.616  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.711  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.902  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    4.013  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    4.235  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    4.356  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    4.417  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.532  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.610  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.685  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.785  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.890  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    4.996  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    5.102  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    5.212  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    5.319  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    5.421  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.528  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.631  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.732  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.833  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    5.935  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    6.036  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    6.136  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    6.236  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    6.337  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    6.438  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.543  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.644  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.745  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.846  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    6.946  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    7.046  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    7.148  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    7.250  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    7.352  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    7.454  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.556  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.655  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.757  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.861  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    7.969  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    8.073  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    8.180  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    8.290  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    8.393  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    8.494  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    8.597  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.699  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    8.799  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.902  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    9.010  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    9.114  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    9.217  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    9.324  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    9.435  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    9.541  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.102  6.437    9.643  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> S ^   ADDFX1    0.137  6.573    9.780  
      g106942                         AN ^ -> Y ^   NOR2BX1   0.057  6.630    9.837  
      g106315                         B ^ -> Y ^    MX2X1     0.098  6.728    9.934  
      mMIPS_hi_out_reg[19]            D ^           DFFRHQX1  0.000  6.728    9.934  
      --------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin mMIPS_hi_out_reg[18]/CK 
Endpoint:   mMIPS_hi_out_reg[18]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.940
- Arrival Time                  6.644
= Slack Time                    3.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    3.303  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    3.479  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.602  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.705  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.800  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    3.991  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    4.102  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    4.324  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    4.445  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    4.506  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.621  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.699  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.774  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.874  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    4.979  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    5.085  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    5.191  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    5.301  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    5.408  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    5.510  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.617  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.720  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.821  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    5.922  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    6.024  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    6.125  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    6.225  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    6.325  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    6.426  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    6.527  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.632  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.733  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.834  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    6.935  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    7.035  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    7.135  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    7.237  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    7.339  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    7.441  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    7.543  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.645  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.744  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.846  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    7.950  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    8.058  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    8.162  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    8.269  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    8.379  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    8.482  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    8.583  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    8.686  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.788  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    8.888  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    8.991  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    9.099  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    9.203  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    9.306  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    9.413  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    9.524  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.106  6.335    9.630  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> S ^   ADDFX1    0.141  6.476    9.772  
      g106897                         AN ^ -> Y ^   NOR2BX1   0.066  6.542    9.838  
      g106324                         B ^ -> Y ^    MX2X1     0.102  6.644    9.940  
      mMIPS_hi_out_reg[18]            D ^           DFFRHQX1  0.000  6.644    9.940  
      --------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[7]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.725
- Arrival Time                  6.385
= Slack Time                    3.340
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.018    3.358  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.204  0.222    3.562  
      g64907                         AN v -> Y v   NAND2BX1     0.090  0.312    3.652  
      g64793__5266                   B v -> Y ^    NOR2X1       0.075  0.387    3.727  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.073  0.460    3.800  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.120  0.579    3.920  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.083  0.662    4.002  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.069  0.731    4.071  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.786    4.126  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.856    4.196  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.972    4.313  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.089    4.430  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.195    4.535  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.302    4.643  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.412    4.752  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.105  1.516    4.857  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.623    4.963  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.727    5.068  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.828    5.168  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.930    5.271  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.033    5.373  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.137    5.477  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.240    5.580  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.341    5.682  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.442    5.783  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.543    5.884  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.645    5.986  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.748    6.088  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.853    6.194  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.958    6.298  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.062    6.403  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.168    6.508  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.274    6.615  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.384    6.724  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.157  3.541    6.881  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.095  3.636    6.977  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.108  3.744    7.085  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.098  3.843    7.183  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.142  3.985    7.325  
      g63926__2703                   D v -> Y v    OR4X1        0.174  4.159    7.499  
      g63921__5703                   D v -> Y v    OR4X1        0.127  4.285    7.626  
      g63913__6877                   D v -> Y v    OR4X1        0.126  4.411    7.751  
      g63904__9906                   D v -> Y v    OR4X1        0.141  4.552    7.892  
      g63895__5266                   D v -> Y v    OR4X1        0.129  4.681    8.022  
      g63885__6877                   D v -> Y v    OR4X1        0.139  4.820    8.161  
      g63878__4296                   D v -> Y v    OR4X1        0.132  4.952    8.293  
      g63866__7114                   D v -> Y v    OR4X1        0.146  5.098    8.438  
      g63855__1309                   D v -> Y v    OR4X1        0.136  5.234    8.575  
      g63850__3772                   D v -> Y v    OR4X1        0.153  5.387    8.728  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.227  5.614    8.954  
      g63842                         A v -> Y ^    INVX1        0.115  5.729    9.069  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.109  5.838    9.178  
      g37246                         A v -> Y ^    INVX2        0.157  5.995    9.336  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.147  6.142    9.483  
      g63795__8757                   B1 ^ -> Y v   AOI22X1      0.066  6.208    9.549  
      g63790__6877                   B0 v -> Y ^   OAI2BB1X1    0.075  6.283    9.623  
      imem/FE_OFC308_rom_A_7         A ^ -> Y ^    BUFX2        0.101  6.384    9.724  
      imem/u_mem                     A[7] ^        MEM1_256X32  0.001  6.385    9.725  
      ----------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[2]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.724
- Arrival Time                  6.372
= Slack Time                    3.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.018    3.370  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.204  0.222    3.574  
      g64907                         AN v -> Y v   NAND2BX1     0.090  0.312    3.665  
      g64793__5266                   B v -> Y ^    NOR2X1       0.075  0.387    3.739  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.073  0.460    3.812  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.120  0.579    3.932  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.083  0.662    4.015  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.069  0.731    4.083  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.786    4.138  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.856    4.208  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.972    4.325  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.089    4.442  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.195    4.547  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.302    4.655  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.412    4.764  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.105  1.516    4.869  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.623    4.976  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.727    5.080  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.828    5.180  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.930    5.283  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.033    5.385  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.137    5.489  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.240    5.592  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.341    5.694  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.442    5.795  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.543    5.896  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.645    5.998  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.748    6.100  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.853    6.206  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.958    6.310  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.062    6.415  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.168    6.520  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.274    6.627  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.384    6.736  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.157  3.541    6.894  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.095  3.636    6.989  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.108  3.744    7.097  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.098  3.843    7.195  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.142  3.985    7.337  
      g63926__2703                   D v -> Y v    OR4X1        0.174  4.159    7.512  
      g63921__5703                   D v -> Y v    OR4X1        0.127  4.285    7.638  
      g63913__6877                   D v -> Y v    OR4X1        0.126  4.411    7.764  
      g63904__9906                   D v -> Y v    OR4X1        0.141  4.552    7.905  
      g63895__5266                   D v -> Y v    OR4X1        0.129  4.681    8.034  
      g63885__6877                   D v -> Y v    OR4X1        0.139  4.820    8.173  
      g63878__4296                   D v -> Y v    OR4X1        0.132  4.952    8.305  
      g63866__7114                   D v -> Y v    OR4X1        0.146  5.098    8.451  
      g63855__1309                   D v -> Y v    OR4X1        0.136  5.234    8.587  
      g63850__3772                   D v -> Y v    OR4X1        0.153  5.387    8.740  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.227  5.614    8.967  
      g63842                         A v -> Y ^    INVX1        0.115  5.729    9.081  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.109  5.838    9.190  
      g37246                         A v -> Y ^    INVX2        0.157  5.995    9.348  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.147  6.142    9.495  
      g63799__7114                   B1 ^ -> Y v   AOI22X1      0.054  6.196    9.549  
      g63791__2900                   B0 v -> Y ^   OAI2BB1X1    0.055  6.251    9.604  
      imem/FE_OFC311_rom_A_2         A ^ -> Y ^    BUFX2        0.119  6.370    9.723  
      imem/u_mem                     A[2] ^        MEM1_256X32  0.001  6.372    9.724  
      ----------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[1]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.724
- Arrival Time                  6.371
= Slack Time                    3.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.018    3.371  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.204  0.222    3.575  
      g64907                         AN v -> Y v   NAND2BX1     0.090  0.312    3.665  
      g64793__5266                   B v -> Y ^    NOR2X1       0.075  0.387    3.740  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.073  0.460    3.813  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.120  0.579    3.932  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.083  0.662    4.015  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.069  0.731    4.084  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.786    4.139  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.856    4.209  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.972    4.325  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.089    4.442  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.195    4.548  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.302    4.655  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.412    4.765  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.105  1.516    4.869  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.623    4.976  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.727    5.080  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.828    5.181  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.930    5.283  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.033    5.386  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.137    5.490  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.240    5.593  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.341    5.694  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.442    5.795  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.543    5.896  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.645    5.998  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.748    6.101  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.853    6.206  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.958    6.311  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.062    6.415  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.168    6.521  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.274    6.627  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.384    6.737  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.157  3.541    6.894  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.095  3.636    6.989  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.108  3.744    7.097  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.098  3.843    7.196  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.142  3.985    7.338  
      g63926__2703                   D v -> Y v    OR4X1        0.174  4.159    7.512  
      g63921__5703                   D v -> Y v    OR4X1        0.127  4.285    7.638  
      g63913__6877                   D v -> Y v    OR4X1        0.126  4.411    7.764  
      g63904__9906                   D v -> Y v    OR4X1        0.141  4.552    7.905  
      g63895__5266                   D v -> Y v    OR4X1        0.129  4.681    8.034  
      g63885__6877                   D v -> Y v    OR4X1        0.139  4.820    8.173  
      g63878__4296                   D v -> Y v    OR4X1        0.132  4.952    8.305  
      g63866__7114                   D v -> Y v    OR4X1        0.146  5.098    8.451  
      g63855__1309                   D v -> Y v    OR4X1        0.136  5.234    8.587  
      g63850__3772                   D v -> Y v    OR4X1        0.153  5.387    8.740  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.227  5.614    8.967  
      g63842                         A v -> Y ^    INVX1        0.115  5.729    9.082  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.109  5.838    9.191  
      g37246                         A v -> Y ^    INVX2        0.157  5.995    9.348  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.147  6.142    9.495  
      g63802__6083                   B1 ^ -> Y v   AOI22X1      0.057  6.199    9.552  
      g63794__7118                   B0 v -> Y ^   OAI2BB1X1    0.055  6.254    9.607  
      imem/FE_OFC312_rom_A_1         A ^ -> Y ^    BUFX2        0.115  6.370    9.723  
      imem/u_mem                     A[1] ^        MEM1_256X32  0.001  6.371    9.724  
      ----------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[4]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.724
- Arrival Time                  6.366
= Slack Time                    3.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.018    3.376  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.204  0.222    3.580  
      g64907                         AN v -> Y v   NAND2BX1     0.090  0.312    3.671  
      g64793__5266                   B v -> Y ^    NOR2X1       0.075  0.387    3.745  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.073  0.460    3.818  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.120  0.579    3.938  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.083  0.662    4.021  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.069  0.731    4.089  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.786    4.144  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.856    4.214  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.972    4.331  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.089    4.448  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.195    4.553  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.302    4.661  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.412    4.770  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.105  1.516    4.875  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.623    4.982  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.727    5.086  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.828    5.186  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.930    5.289  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.033    5.391  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.137    5.495  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.240    5.598  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.341    5.700  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.442    5.801  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.543    5.902  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.645    6.004  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.748    6.106  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.853    6.212  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.958    6.316  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.062    6.421  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.168    6.526  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.274    6.633  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.384    6.742  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.157  3.541    6.900  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.095  3.636    6.995  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.108  3.744    7.103  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.098  3.843    7.201  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.142  3.985    7.343  
      g63926__2703                   D v -> Y v    OR4X1        0.174  4.159    7.518  
      g63921__5703                   D v -> Y v    OR4X1        0.127  4.285    7.644  
      g63913__6877                   D v -> Y v    OR4X1        0.126  4.411    7.770  
      g63904__9906                   D v -> Y v    OR4X1        0.141  4.552    7.911  
      g63895__5266                   D v -> Y v    OR4X1        0.129  4.681    8.040  
      g63885__6877                   D v -> Y v    OR4X1        0.139  4.820    8.179  
      g63878__4296                   D v -> Y v    OR4X1        0.132  4.952    8.311  
      g63866__7114                   D v -> Y v    OR4X1        0.146  5.098    8.457  
      g63855__1309                   D v -> Y v    OR4X1        0.136  5.234    8.593  
      g63850__3772                   D v -> Y v    OR4X1        0.153  5.387    8.746  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.227  5.614    8.973  
      g63842                         A v -> Y ^    INVX1        0.115  5.729    9.087  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.109  5.838    9.196  
      g37246                         A v -> Y ^    INVX2        0.157  5.995    9.354  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.147  6.142    9.501  
      g63801__2250                   B1 ^ -> Y v   AOI22X1      0.049  6.191    9.550  
      g63793__7675                   B0 v -> Y ^   OAI2BB1X1    0.052  6.243    9.601  
      imem/FE_OFC309_rom_A_4         A ^ -> Y ^    BUFX2        0.122  6.364    9.723  
      imem/u_mem                     A[4] ^        MEM1_256X32  0.001  6.366    9.724  
      ----------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[2]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.038
- Setup                         0.248
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.740
- Arrival Time                  6.372
= Slack Time                    3.367
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      0.014    3.381  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.212  0.226    3.593  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.220  0.446    3.813  
      g107565                            B ^ -> Y ^    AND2X1       0.081  0.526    3.894  
      g107564                            A ^ -> Y v    MXI2XL       0.060  0.587    3.954  
      g64440__1857                       C v -> Y ^    NOR3X1       0.087  0.674    4.041  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.076  0.750    4.117  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.055  0.805    4.172  
      g64396__5953                       A v -> Y v    AND2X1       0.070  0.875    4.242  
      g64378__8780                       B v -> Y v    AND2X4       0.117  0.992    4.359  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.117  1.109    4.476  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.105  1.214    4.581  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.108  1.322    4.689  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.110  1.431    4.798  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.104  1.536    4.903  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.107  1.642    5.009  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.105  1.747    5.114  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.100  1.847    5.214  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.103  1.950    5.317  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.102  2.052    5.419  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.104  2.156    5.523  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.103  2.259    5.626  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.360    5.728  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.101  2.462    5.829  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.101  2.563    5.930  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.102  2.664    6.032  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.102  2.767    6.134  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.106  2.873    6.240  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.105  2.977    6.344  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.105  3.082    6.449  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.105  3.187    6.554  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.107  3.294    6.661  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.109  3.403    6.770  
      g63940__1309                       CI ^ -> CO ^  ADDFX1       0.111  3.514    6.881  
      g63935__3772                       CI ^ -> CO ^  ADDFX1       0.106  3.620    6.987  
      g63930__5019                       CI ^ -> CO ^  ADDFX1       0.105  3.725    7.092  
      g63924__2250                       CI ^ -> CO ^  ADDFX1       0.104  3.829    7.196  
      g63918__8757                       CI ^ -> CO ^  ADDFX1       0.101  3.930    7.297  
      g63911__2683                       CI ^ -> CO ^  ADDFX1       0.100  4.030    7.398  
      g63902__5019                       CI ^ -> CO ^  ADDFX1       0.103  4.134    7.501  
      g63893__5703                       CI ^ -> S v   ADDFX1       0.155  4.289    7.656  
      g63888__7675                       A1 v -> Y ^   AOI22X1      0.056  4.345    7.712  
      g63883__2683                       C0 ^ -> Y v   OAI211X1     0.102  4.447    7.814  
      g63879__3772                       C0 v -> Y ^   AOI221X1     0.102  4.549    7.916  
      g63874__5019                       B ^ -> Y v    NAND2X1      0.119  4.667    8.035  
      g63871__5795                       A1 v -> Y ^   AOI22X1      0.100  4.767    8.134  
      g63868__2250                       B ^ -> Y v    NAND2X1      0.089  4.856    8.223  
      FE_OFC99_ram_addr_30               A v -> Y v    BUFX2        0.144  5.000    8.367  
      g63862__1786                       B v -> Y v    OR4X1        0.192  5.192    8.559  
      g63854__2683                       B v -> Y v    MX2X1        0.135  5.327    8.694  
      g63852__4547                       B v -> Y v    OR2X1        0.104  5.431    8.798  
      g63851__1474                       B v -> Y ^    NOR2BX1      0.062  5.493    8.860  
      g63849__4296                       B ^ -> Y v    NAND2BX1     0.067  5.560    8.927  
      g63848__8780                       B v -> Y ^    NOR2BX1      0.054  5.614    8.981  
      g63847                             A ^ -> Y v    INVX1        0.129  5.744    9.111  
      g63843__5019                       B v -> Y ^    NOR2X1       0.174  5.917    9.284  
      g63829__5703                       A1 ^ -> Y v   AOI22X1      0.134  6.051    9.418  
      g63811__1857                       B0 v -> Y ^   OAI2BB1X1    0.060  6.110    9.477  
      dmem/FE_OFC228_ram_A_2             A ^ -> Y ^    BUFX2        0.118  6.228    9.595  
      dmem/FE_PHC2060_FE_OFN228_ram_A_2  A ^ -> Y ^    DLY1X4       0.144  6.372    9.739  
      dmem/u_mem                         A[2] ^        MEM1_256X32  0.001  6.372    9.740  
      --------------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[3]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.725
- Arrival Time                  6.343
= Slack Time                    3.382
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.018    3.399  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.204  0.222    3.603  
      g64907                         AN v -> Y v   NAND2BX1     0.090  0.312    3.694  
      g64793__5266                   B v -> Y ^    NOR2X1       0.075  0.387    3.768  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.073  0.460    3.841  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.120  0.579    3.961  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.083  0.662    4.044  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.069  0.731    4.112  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.786    4.167  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.856    4.237  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.972    4.354  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.089    4.471  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.195    4.576  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.302    4.684  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.412    4.793  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.105  1.516    4.898  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.623    5.005  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.727    5.109  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.828    5.209  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.930    5.312  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.033    5.414  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.137    5.518  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.240    5.621  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.341    5.723  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.442    5.824  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.543    5.925  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.645    6.027  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.748    6.129  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.853    6.235  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.958    6.339  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.062    6.444  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.168    6.549  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.274    6.656  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.384    6.765  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.157  3.541    6.923  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.095  3.636    7.018  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.108  3.744    7.126  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.098  3.843    7.224  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.142  3.985    7.366  
      g63926__2703                   D v -> Y v    OR4X1        0.174  4.159    7.541  
      g63921__5703                   D v -> Y v    OR4X1        0.127  4.285    7.667  
      g63913__6877                   D v -> Y v    OR4X1        0.126  4.411    7.793  
      g63904__9906                   D v -> Y v    OR4X1        0.141  4.552    7.934  
      g63895__5266                   D v -> Y v    OR4X1        0.129  4.681    8.063  
      g63885__6877                   D v -> Y v    OR4X1        0.139  4.820    8.202  
      g63878__4296                   D v -> Y v    OR4X1        0.132  4.952    8.334  
      g63866__7114                   D v -> Y v    OR4X1        0.146  5.098    8.480  
      g63855__1309                   D v -> Y v    OR4X1        0.136  5.234    8.616  
      g63850__3772                   D v -> Y v    OR4X1        0.153  5.387    8.769  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.227  5.614    8.996  
      g63842                         A v -> Y ^    INVX1        0.115  5.729    9.110  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.109  5.838    9.219  
      g37246                         A v -> Y ^    INVX2        0.157  5.995    9.377  
      g63828__5953                   A ^ -> Y ^    AND2X1       0.147  6.142    9.524  
      g63800__5266                   B1 ^ -> Y v   AOI22X1      0.048  6.191    9.572  
      g63792__2391                   B0 v -> Y ^   OAI2BB1X1    0.051  6.242    9.624  
      imem/FE_OFC310_rom_A_3         A ^ -> Y ^    BUFX2        0.100  6.342    9.724  
      imem/u_mem                     A[3] ^        MEM1_256X32  0.001  6.343    9.725  
      ----------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[1]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.038
- Setup                         0.251
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.736
- Arrival Time                  6.352
= Slack Time                    3.384
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.014    3.398  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.212  0.226    3.610  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.220  0.446    3.830  
      g107565                        B ^ -> Y ^    AND2X1       0.081  0.526    3.910  
      g107564                        A ^ -> Y v    MXI2XL       0.060  0.587    3.971  
      g64440__1857                   C v -> Y ^    NOR3X1       0.087  0.674    4.058  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.076  0.750    4.134  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.805    4.189  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.875    4.259  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.992    4.376  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.109    4.493  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.214    4.598  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.322    4.706  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.431    4.815  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.104  1.536    4.920  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.642    5.026  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.747    5.131  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.847    5.231  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.950    5.334  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.052    5.436  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.156    5.540  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.259    5.643  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.360    5.744  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.462    5.846  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.563    5.947  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.664    6.048  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.767    6.151  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.873    6.257  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.977    6.361  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.082    6.466  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.187    6.571  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.294    6.678  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.403    6.787  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.111  3.514    6.898  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.106  3.620    7.004  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.105  3.725    7.109  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  3.829    7.213  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.101  3.930    7.314  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.100  4.030    7.414  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.134    7.518  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.155  4.289    7.673  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.345    7.729  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.102  4.447    7.831  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.102  4.549    7.933  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.119  4.667    8.051  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.100  4.767    8.151  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.089  4.856    8.240  
      FE_OFC99_ram_addr_30           A v -> Y v    BUFX2        0.144  5.000    8.384  
      g63862__1786                   B v -> Y v    OR4X1        0.192  5.192    8.576  
      g63854__2683                   B v -> Y v    MX2X1        0.135  5.327    8.711  
      g63852__4547                   B v -> Y v    OR2X1        0.104  5.431    8.815  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.062  5.493    8.877  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.067  5.560    8.944  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.054  5.614    8.998  
      g63847                         A ^ -> Y v    INVX1        0.129  5.744    9.128  
      g63843__5019                   B v -> Y ^    NOR2X1       0.174  5.917    9.301  
      g63813__8780                   A1 ^ -> Y v   AOI222X1     0.172  6.090    9.474  
      FE_OFC274_n_4066               A v -> Y v    BUFX2        0.136  6.226    9.610  
      g63805                         A v -> Y ^    INVX1        0.126  6.352    9.736  
      dmem/u_mem                     A[1] ^        MEM1_256X32  0.000  6.352    9.736  
      ----------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[6]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.724
- Arrival Time                  6.319
= Slack Time                    3.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.018    3.423  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.204  0.222    3.627  
      g64907                         AN v -> Y v   NAND2BX1     0.090  0.312    3.717  
      g64793__5266                   B v -> Y ^    NOR2X1       0.075  0.387    3.792  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.073  0.460    3.865  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.120  0.579    3.984  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.083  0.662    4.067  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.069  0.731    4.136  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.786    4.191  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.856    4.261  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.972    4.377  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.089    4.494  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.195    4.600  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.302    4.707  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.412    4.817  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.105  1.516    4.921  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.623    5.028  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.727    5.133  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.828    5.233  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.930    5.336  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.033    5.438  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.137    5.542  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.240    5.645  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.341    5.746  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.442    5.847  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.543    5.948  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.645    6.050  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.748    6.153  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.853    6.258  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.958    6.363  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.062    6.467  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.168    6.573  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.274    6.679  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.384    6.789  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.157  3.541    6.946  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.095  3.636    7.041  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.108  3.744    7.149  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.098  3.843    7.248  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.142  3.985    7.390  
      g63926__2703                   D v -> Y v    OR4X1        0.174  4.159    7.564  
      g63921__5703                   D v -> Y v    OR4X1        0.127  4.285    7.691  
      g63913__6877                   D v -> Y v    OR4X1        0.126  4.411    7.816  
      g63904__9906                   D v -> Y v    OR4X1        0.141  4.552    7.957  
      g63895__5266                   D v -> Y v    OR4X1        0.129  4.681    8.086  
      g63885__6877                   D v -> Y v    OR4X1        0.139  4.820    8.225  
      g63878__4296                   D v -> Y v    OR4X1        0.132  4.952    8.357  
      g63866__7114                   D v -> Y v    OR4X1        0.146  5.098    8.503  
      g63855__1309                   D v -> Y v    OR4X1        0.136  5.234    8.639  
      g63850__3772                   D v -> Y v    OR4X1        0.153  5.387    8.792  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.227  5.614    9.019  
      g63842                         A v -> Y ^    INVX1        0.115  5.729    9.134  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.109  5.838    9.243  
      g37246                         A v -> Y ^    INVX2        0.157  5.995    9.400  
      g63816__1474                   B1 ^ -> Y v   AOI22X1      0.113  6.109    9.514  
      g63797__5953                   B v -> Y ^    NAND2X1      0.055  6.164    9.569  
      g63789__1309                   A ^ -> Y ^    AND2X2       0.154  6.318    9.723  
      imem/u_mem                     A[6] ^        MEM1_256X32  0.001  6.319    9.724  
      ----------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin mMIPS_hi_out_reg[17]/CK 
Endpoint:   mMIPS_hi_out_reg[17]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.939
- Arrival Time                  6.527
= Slack Time                    3.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    3.420  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    3.596  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.719  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.822  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    3.917  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    4.108  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    4.219  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    4.441  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    4.562  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    4.623  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.738  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.816  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.891  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    4.991  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    5.096  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    5.202  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    5.308  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    5.418  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    5.525  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    5.627  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.734  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.837  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    5.938  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    6.039  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    6.141  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    6.242  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    6.342  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    6.442  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    6.543  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    6.644  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.749  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.850  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    6.951  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    7.052  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    7.152  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    7.252  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    7.354  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    7.456  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    7.558  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    7.660  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.762  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.861  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    7.963  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    8.067  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    8.175  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    8.279  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    8.386  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    8.496  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    8.599  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    8.700  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    8.803  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.905  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    9.005  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    9.108  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    9.216  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    9.320  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    9.423  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    9.530  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.111  6.229    9.641  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> S ^   ADDFX1    0.145  6.374    9.786  
      g106884                         AN ^ -> Y ^   NOR2BX1   0.056  6.430    9.843  
      g106314                         B ^ -> Y ^    MX2X1     0.096  6.527    9.939  
      mMIPS_hi_out_reg[17]            D ^           DFFRHQX1  0.000  6.527    9.939  
      --------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[5]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.725
- Arrival Time                  6.304
= Slack Time                    3.420
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -            -      0.018    3.438  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1     0.204  0.222    3.642  
      g64907                         AN v -> Y v   NAND2BX1     0.090  0.312    3.732  
      g64793__5266                   B v -> Y ^    NOR2X1       0.075  0.387    3.807  
      g64621__2703                   B ^ -> Y ^    OR2X1        0.073  0.460    3.880  
      g64486__7118                   A2 ^ -> Y v   AOI32X1      0.120  0.579    4.000  
      g64445__1474                   B1 v -> Y ^   OAI32X1      0.083  0.662    4.082  
      g64423__2900                   B ^ -> Y ^    OR2X1        0.069  0.731    4.151  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.786    4.206  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.856    4.276  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.972    4.393  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.089    4.510  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.195    4.615  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.302    4.723  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.412    4.832  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.105  1.516    4.937  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.623    5.043  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.727    5.148  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.828    5.248  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.930    5.351  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.033    5.453  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.137    5.557  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.240    5.660  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.341    5.761  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.442    5.863  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.543    5.964  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.645    6.065  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.748    6.168  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.853    6.274  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.958    6.378  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.062    6.483  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.168    6.588  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.274    6.695  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.384    6.804  
      g63940__1309                   CI ^ -> S v   ADDFX1       0.157  3.541    6.961  
      g63937__4547                   B1 v -> Y ^   AOI222X1     0.095  3.636    7.056  
      g63932__9906                   C0 ^ -> Y v   OAI211X1     0.108  3.744    7.165  
      g63931__1857                   C0 v -> Y ^   AOI221X1     0.098  3.843    7.263  
      g63928__7344                   C ^ -> Y v    NAND3X2      0.142  3.985    7.405  
      g63926__2703                   D v -> Y v    OR4X1        0.174  4.159    7.579  
      g63921__5703                   D v -> Y v    OR4X1        0.127  4.285    7.706  
      g63913__6877                   D v -> Y v    OR4X1        0.126  4.411    7.831  
      g63904__9906                   D v -> Y v    OR4X1        0.141  4.552    7.972  
      g63895__5266                   D v -> Y v    OR4X1        0.129  4.681    8.102  
      g63885__6877                   D v -> Y v    OR4X1        0.139  4.820    8.241  
      g63878__4296                   D v -> Y v    OR4X1        0.132  4.952    8.372  
      g63866__7114                   D v -> Y v    OR4X1        0.146  5.098    8.518  
      g63855__1309                   D v -> Y v    OR4X1        0.136  5.234    8.654  
      g63850__3772                   D v -> Y v    OR4X1        0.153  5.387    8.808  
      g63844__1857                   S0 v -> Y v   MXI2X2       0.227  5.614    9.034  
      g63842                         A v -> Y ^    INVX1        0.115  5.729    9.149  
      g63839__7344                   C ^ -> Y v    NAND3BXL     0.109  5.838    9.258  
      g37246                         A v -> Y ^    INVX2        0.157  5.995    9.416  
      g63818__9682                   B1 ^ -> Y v   AOI22X1      0.113  6.109    9.529  
      g63796__1786                   B v -> Y ^    NAND2X1      0.055  6.164    9.584  
      g63788__2683                   A ^ -> Y ^    AND2X2       0.140  6.303    9.724  
      imem/u_mem                     A[5] ^        MEM1_256X32  0.001  6.304    9.725  
      ----------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[0]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.038
- Setup                         0.251
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.737
- Arrival Time                  6.282
= Slack Time                    3.455
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.014    3.469  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.212  0.226    3.680  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.220  0.446    3.900  
      g107565                        B ^ -> Y ^    AND2X1       0.081  0.526    3.981  
      g107564                        A ^ -> Y v    MXI2XL       0.060  0.587    4.041  
      g64440__1857                   C v -> Y ^    NOR3X1       0.087  0.674    4.128  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.076  0.750    4.205  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.805    4.260  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.875    4.330  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.992    4.446  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.109    4.563  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.214    4.668  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.322    4.776  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.431    4.886  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.104  1.536    4.990  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.642    5.097  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.747    5.201  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.847    5.302  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.950    5.404  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.052    5.507  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.156    5.611  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.259    5.713  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.360    5.815  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.462    5.916  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.563    6.017  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.664    6.119  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.767    6.221  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.873    6.327  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.977    6.432  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.082    6.536  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.187    6.641  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.294    6.748  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.403    6.858  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.111  3.514    6.969  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.106  3.620    7.075  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.105  3.725    7.179  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  3.829    7.283  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.101  3.930    7.385  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.100  4.030    7.485  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.134    7.588  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.155  4.289    7.744  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.345    7.800  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.102  4.447    7.902  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.102  4.549    8.003  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.119  4.667    8.122  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.100  4.767    8.222  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.089  4.856    8.311  
      FE_OFC99_ram_addr_30           A v -> Y v    BUFX2        0.144  5.000    8.455  
      g63862__1786                   B v -> Y v    OR4X1        0.192  5.192    8.647  
      g63854__2683                   B v -> Y v    MX2X1        0.135  5.327    8.781  
      g63852__4547                   B v -> Y v    OR2X1        0.104  5.431    8.885  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.062  5.493    8.948  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.067  5.560    9.015  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.054  5.614    9.069  
      g63847                         A ^ -> Y v    INVX1        0.129  5.744    9.198  
      g63843__5019                   B v -> Y ^    NOR2X1       0.174  5.917    9.372  
      g63832__2250                   A1 ^ -> Y v   AOI22X1      0.135  6.052    9.507  
      g63806__2703                   B0 v -> Y ^   OAI2BB1X1    0.082  6.134    9.588  
      dmem/FE_OFC229_ram_A_0         A ^ -> Y ^    BUFX2        0.147  6.281    9.735  
      dmem/u_mem                     A[0] ^        MEM1_256X32  0.002  6.282    9.737  
      ----------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[6]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.038
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.738
- Arrival Time                  6.257
= Slack Time                    3.481
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.014    3.495  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.212  0.226    3.707  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.220  0.446    3.927  
      g107565                        B ^ -> Y ^    AND2X1       0.081  0.526    4.007  
      g107564                        A ^ -> Y v    MXI2XL       0.060  0.587    4.068  
      g64440__1857                   C v -> Y ^    NOR3X1       0.087  0.674    4.155  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.076  0.750    4.231  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.805    4.286  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.875    4.356  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.992    4.473  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.109    4.590  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.214    4.695  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.322    4.803  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.431    4.912  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.104  1.536    5.017  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.642    5.123  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.747    5.228  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.847    5.328  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.950    5.431  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.052    5.533  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.156    5.637  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.259    5.740  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.360    5.841  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.462    5.943  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.563    6.044  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.664    6.145  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.767    6.248  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.873    6.354  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.977    6.458  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.082    6.563  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.187    6.668  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.294    6.775  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.403    6.884  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.111  3.514    6.995  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.106  3.620    7.101  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.105  3.725    7.206  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  3.829    7.310  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.101  3.930    7.411  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.100  4.030    7.511  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.134    7.615  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.155  4.289    7.770  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.345    7.826  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.102  4.447    7.928  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.102  4.549    8.030  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.119  4.667    8.148  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.100  4.767    8.248  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.089  4.856    8.337  
      FE_OFC99_ram_addr_30           A v -> Y v    BUFX2        0.144  5.000    8.481  
      g63862__1786                   B v -> Y v    OR4X1        0.192  5.192    8.673  
      g63854__2683                   B v -> Y v    MX2X1        0.135  5.327    8.808  
      g63852__4547                   B v -> Y v    OR2X1        0.104  5.431    8.912  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.062  5.493    8.974  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.067  5.560    9.041  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.054  5.614    9.095  
      g63847                         A ^ -> Y v    INVX1        0.129  5.744    9.225  
      g63843__5019                   B v -> Y ^    NOR2X1       0.174  5.917    9.398  
      g63807__5795                   C1 ^ -> Y v   AOI222X1     0.108  6.025    9.506  
      FE_OFC276_n_4068               A v -> Y v    BUFX2        0.144  6.170    9.651  
      g63803                         A v -> Y ^    INVX1        0.087  6.256    9.737  
      dmem/u_mem                     A[6] ^        MEM1_256X32  0.000  6.257    9.738  
      ----------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[3]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.038
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.737
- Arrival Time                  6.253
= Slack Time                    3.485
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.014    3.499  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.212  0.226    3.711  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.220  0.446    3.931  
      g107565                        B ^ -> Y ^    AND2X1       0.081  0.526    4.011  
      g107564                        A ^ -> Y v    MXI2XL       0.060  0.587    4.072  
      g64440__1857                   C v -> Y ^    NOR3X1       0.087  0.674    4.159  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.076  0.750    4.235  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.805    4.290  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.875    4.360  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.992    4.477  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.109    4.594  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.214    4.699  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.322    4.806  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.431    4.916  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.104  1.536    5.021  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.642    5.127  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.747    5.232  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.847    5.332  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.950    5.435  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.052    5.537  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.156    5.641  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.259    5.744  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.360    5.845  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.462    5.947  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.563    6.047  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.664    6.149  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.767    6.252  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.873    6.358  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.977    6.462  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.082    6.567  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.187    6.672  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.294    6.779  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.403    6.888  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.111  3.514    6.999  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.106  3.620    7.105  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.105  3.725    7.210  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  3.829    7.314  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.101  3.930    7.415  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.100  4.030    7.515  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.134    7.618  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.155  4.289    7.774  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.345    7.830  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.102  4.447    7.932  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.102  4.549    8.034  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.119  4.667    8.152  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.100  4.767    8.252  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.089  4.856    8.341  
      FE_OFC99_ram_addr_30           A v -> Y v    BUFX2        0.144  5.000    8.485  
      g63862__1786                   B v -> Y v    OR4X1        0.192  5.192    8.677  
      g63854__2683                   B v -> Y v    MX2X1        0.135  5.327    8.812  
      g63852__4547                   B v -> Y v    OR2X1        0.104  5.431    8.916  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.062  5.493    8.978  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.067  5.560    9.045  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.054  5.614    9.099  
      g63847                         A ^ -> Y v    INVX1        0.129  5.744    9.229  
      g63843__5019                   B v -> Y ^    NOR2X1       0.174  5.917    9.402  
      g63830__7114                   A1 ^ -> Y v   AOI22X1      0.135  6.052    9.537  
      g63810__5019                   B0 v -> Y ^   OAI2BB1X1    0.080  6.132    9.617  
      dmem/FE_OFC227_ram_A_3         A ^ -> Y ^    BUFX2        0.119  6.251    9.736  
      dmem/u_mem                     A[3] ^        MEM1_256X32  0.001  6.253    9.737  
      ----------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[7]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.038
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.738
- Arrival Time                  6.250
= Slack Time                    3.488
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.014    3.502  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.212  0.226    3.714  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.220  0.446    3.934  
      g107565                        B ^ -> Y ^    AND2X1       0.081  0.526    4.015  
      g107564                        A ^ -> Y v    MXI2XL       0.060  0.587    4.075  
      g64440__1857                   C v -> Y ^    NOR3X1       0.087  0.674    4.162  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.076  0.750    4.238  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.805    4.293  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.875    4.363  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.992    4.480  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.109    4.597  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.214    4.702  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.322    4.810  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.431    4.919  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.104  1.536    5.024  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.642    5.130  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.747    5.235  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.847    5.335  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.950    5.438  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.052    5.540  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.156    5.644  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.259    5.747  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.360    5.849  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.462    5.950  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.563    6.051  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.664    6.153  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.767    6.255  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.873    6.361  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.977    6.465  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.082    6.570  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.187    6.675  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.294    6.782  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.403    6.891  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.111  3.514    7.002  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.106  3.620    7.108  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.105  3.725    7.213  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  3.829    7.317  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.101  3.930    7.418  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.100  4.030    7.519  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.134    7.622  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.155  4.289    7.777  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.345    7.833  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.102  4.447    7.935  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.102  4.549    8.037  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.119  4.667    8.156  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.100  4.767    8.255  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.089  4.856    8.344  
      FE_OFC99_ram_addr_30           A v -> Y v    BUFX2        0.144  5.000    8.488  
      g63862__1786                   B v -> Y v    OR4X1        0.192  5.192    8.680  
      g63854__2683                   B v -> Y v    MX2X1        0.135  5.327    8.815  
      g63852__4547                   B v -> Y v    OR2X1        0.104  5.431    8.919  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.062  5.493    8.981  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.067  5.560    9.048  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.054  5.614    9.102  
      g63847                         A ^ -> Y v    INVX1        0.129  5.744    9.232  
      g63843__5019                   B v -> Y ^    NOR2X1       0.174  5.917    9.405  
      g63812__9906                   C1 ^ -> Y v   AOI222X1     0.113  6.030    9.518  
      FE_OFC275_n_4067               A v -> Y v    BUFX2        0.147  6.177    9.665  
      g63804                         A v -> Y ^    INVX1        0.073  6.250    9.738  
      dmem/u_mem                     A[7] ^        MEM1_256X32  0.000  6.250    9.738  
      ----------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin mMIPS_hi_out_reg[16]/CK 
Endpoint:   mMIPS_hi_out_reg[16]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.933
- Arrival Time                  6.431
= Slack Time                    3.502
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    3.510  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    3.686  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.809  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    3.911  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    4.007  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    4.198  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    4.309  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    4.530  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    4.652  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    4.712  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.827  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    4.906  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    4.980  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    5.080  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    5.186  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    5.291  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    5.398  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    5.508  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    5.615  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    5.717  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.824  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    5.927  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    6.027  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    6.128  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    6.230  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    6.331  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    6.432  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    6.532  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    6.633  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    6.734  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.838  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    6.940  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    7.040  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    7.141  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    7.241  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    7.342  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    7.443  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    7.545  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    7.647  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    7.750  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.851  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    7.951  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    8.052  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    8.157  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    8.264  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    8.368  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    8.475  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    8.585  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    8.689  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    8.790  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    8.892  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    8.994  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    9.095  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    9.198  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    9.305  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    9.409  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    9.512  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.108  6.118    9.620  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> S ^   ADDFX1    0.148  6.266    9.768  
      g106940                         AN ^ -> Y ^   NOR2BX1   0.064  6.330    9.832  
      g106323                         B ^ -> Y ^    MX2X1     0.101  6.431    9.933  
      mMIPS_hi_out_reg[16]            D ^           DFFRHQX1  0.000  6.431    9.933  
      --------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[4]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.038
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.737
- Arrival Time                  6.234
= Slack Time                    3.503
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.014    3.517  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.212  0.226    3.729  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.220  0.446    3.949  
      g107565                        B ^ -> Y ^    AND2X1       0.081  0.526    4.029  
      g107564                        A ^ -> Y v    MXI2XL       0.060  0.587    4.090  
      g64440__1857                   C v -> Y ^    NOR3X1       0.087  0.674    4.177  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.076  0.750    4.253  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.805    4.308  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.875    4.378  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.992    4.495  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.109    4.612  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.214    4.717  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.322    4.824  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.431    4.934  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.104  1.536    5.039  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.642    5.145  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.747    5.250  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.847    5.350  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.950    5.453  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.052    5.555  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.156    5.659  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.259    5.762  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.360    5.863  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.462    5.965  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.563    6.065  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.664    6.167  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.767    6.270  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.873    6.375  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.977    6.480  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.082    6.584  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.187    6.690  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.294    6.796  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.403    6.906  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.111  3.514    7.017  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.106  3.620    7.123  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.105  3.725    7.227  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  3.829    7.332  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.101  3.930    7.433  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.100  4.030    7.533  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.134    7.636  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.155  4.289    7.792  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.345    7.848  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.102  4.447    7.950  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.102  4.549    8.051  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.119  4.667    8.170  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.100  4.767    8.270  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.089  4.856    8.359  
      FE_OFC99_ram_addr_30           A v -> Y v    BUFX2        0.144  5.000    8.503  
      g63862__1786                   B v -> Y v    OR4X1        0.192  5.192    8.695  
      g63854__2683                   B v -> Y v    MX2X1        0.135  5.327    8.830  
      g63852__4547                   B v -> Y v    OR2X1        0.104  5.431    8.934  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.062  5.493    8.996  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.067  5.560    9.063  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.054  5.614    9.117  
      g63847                         A ^ -> Y v    INVX1        0.129  5.744    9.247  
      g63843__5019                   B v -> Y ^    NOR2X1       0.174  5.917    9.420  
      g63831__5266                   A1 ^ -> Y v   AOI22X1      0.134  6.051    9.554  
      g63809__1840                   B0 v -> Y ^   OAI2BB1X1    0.053  6.104    9.607  
      dmem/FE_OFC226_ram_A_4         A ^ -> Y ^    BUFX2        0.128  6.232    9.735  
      dmem/u_mem                     A[4] ^        MEM1_256X32  0.002  6.234    9.737  
      ----------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin mMIPS_pc_out_reg[2]/CK 
Endpoint:   mMIPS_pc_out_reg[2]/D           (v) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.020
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.960
- Arrival Time                  6.406
= Slack Time                    3.554
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.571  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.775  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.865  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    3.940  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.013  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.133  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.216  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.284  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.339  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.409  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.526  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.643  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.748  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.856  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    4.965  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.070  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.176  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.281  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.381  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.484  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.586  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.690  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.793  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.895  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    5.996  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.097  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.199  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.301  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.407  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.511  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.616  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.721  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.828  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    6.937  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.094  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.190  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.298  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.396  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.538  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.712  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.839  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    7.964  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.106  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.235  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.374  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.506  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.652  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.788  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    8.941  
      g63844__1857                   S0 v -> Y ^   MXI2X2    0.202  5.589    9.143  
      g63842                         A ^ -> Y v    INVX1     0.116  5.706    9.259  
      g63839__7344                   C v -> Y ^    NAND3BXL  0.059  5.765    9.319  
      g37246                         A ^ -> Y v    INVX2     0.139  5.904    9.458  
      g63819__2683                   B1 v -> Y ^   AOI22X1   0.123  6.027    9.581  
      g63798__5703                   C0 ^ -> Y v   OAI221X1  0.232  6.260    9.813  
      g106819                        B v -> Y v    MX2X1     0.147  6.406    9.960  
      mMIPS_pc_out_reg[2]            D v           DFFRX1    0.000  6.406    9.960  
      -------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[5]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.038
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.737
- Arrival Time                  6.162
= Slack Time                    3.575
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.014    3.589  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.212  0.226    3.801  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.220  0.446    4.021  
      g107565                        B ^ -> Y ^    AND2X1       0.081  0.526    4.102  
      g107564                        A ^ -> Y v    MXI2XL       0.060  0.587    4.162  
      g64440__1857                   C v -> Y ^    NOR3X1       0.087  0.674    4.249  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.076  0.750    4.325  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.805    4.380  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.875    4.450  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.992    4.567  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.109    4.684  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.214    4.789  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.322    4.897  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.431    5.006  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.104  1.536    5.111  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.642    5.217  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.747    5.322  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.847    5.422  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.950    5.525  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.052    5.627  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.156    5.731  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.259    5.834  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.360    5.936  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.462    6.037  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.563    6.138  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.664    6.240  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.767    6.342  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.873    6.448  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.977    6.552  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.082    6.657  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.187    6.762  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.294    6.869  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.403    6.978  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.111  3.514    7.089  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.106  3.620    7.195  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.105  3.725    7.300  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  3.829    7.404  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.101  3.930    7.505  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.100  4.030    7.606  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.134    7.709  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.155  4.289    7.864  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.345    7.920  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.102  4.447    8.022  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.102  4.549    8.124  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.119  4.667    8.243  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.100  4.767    8.342  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.089  4.856    8.431  
      FE_OFC99_ram_addr_30           A v -> Y v    BUFX2        0.144  5.000    8.575  
      g63862__1786                   B v -> Y v    OR4X1        0.192  5.192    8.767  
      g63854__2683                   B v -> Y v    MX2X1        0.135  5.327    8.902  
      g63852__4547                   B v -> Y v    OR2X1        0.104  5.431    9.006  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.062  5.493    9.068  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.067  5.560    9.135  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.054  5.614    9.189  
      g63847                         A ^ -> Y v    INVX1        0.129  5.744    9.319  
      g63843__5019                   B v -> Y ^    NOR2X1       0.174  5.917    9.492  
      g63808__7344                   A1N ^ -> Y ^  OAI2BB1X1    0.127  6.045    9.620  
      dmem/FE_OFC307_ram_A_5         A ^ -> Y ^    BUFX2        0.116  6.161    9.736  
      dmem/u_mem                     A[5] ^        MEM1_256X32  0.001  6.162    9.737  
      ----------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin mMIPS_hi_out_reg[15]/CK 
Endpoint:   mMIPS_hi_out_reg[15]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.932
- Arrival Time                  6.321
= Slack Time                    3.611
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[1]   CK ^          -         -      0.008    3.619  
      mMIPS_id_data_reg2_out_reg[1]   CK ^ -> Q ^   DFFRHQX1  0.176  0.183    3.795  
      FE_PHC2057_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.123  0.307    3.918  
      FE_PHC1543_FE_OFN77_dev_dout_1  A ^ -> Y ^    DLY1X1    0.102  0.409    4.020  
      FE_OFC77_dev_dout_1             A ^ -> Y ^    BUFX3     0.095  0.504    4.116  
      g37748__4296                    A ^ -> Y ^    MX2X1     0.191  0.696    4.307  
      g65016                          A ^ -> Y v    INVX1     0.111  0.807    4.418  
      mMIPS_alu_mul_126_31_g13159     A v -> Y v    OR2X2     0.221  1.028    4.639  
      mMIPS_alu_mul_126_31_g13150     A v -> Y ^    INVX1     0.122  1.150    4.761  
      mMIPS_alu_mul_126_31_g12781     C1 ^ -> Y v   AOI222X1  0.061  1.210    4.821  
      mMIPS_alu_mul_126_31_g12674     B v -> Y ^    XNOR2X1   0.115  1.325    4.936  
      mMIPS_alu_mul_126_31_g12615     B ^ -> CO ^   ADDHX1    0.079  1.404    5.015  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.478    5.089  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.100  1.578    5.190  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.105  1.683    5.295  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.105  1.789    5.400  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.107  1.895    5.507  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.110  2.006    5.617  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.107  2.113    5.724  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.215    5.826  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.107  2.322    5.933  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.103  2.425    6.036  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.101  2.525    6.136  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.101  2.626    6.237  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.102  2.728    6.339  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.101  2.829    6.440  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.100  2.930    6.541  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  3.030    6.641  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.101  3.130    6.742  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.101  3.232    6.843  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.105  3.336    6.947  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.102  3.438    7.049  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.100  3.538    7.149  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.101  3.639    7.250  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.739    7.350  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.101  3.840    7.451  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.941    7.552  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  4.043    7.654  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.145    7.756  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.102  4.248    7.859  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.349    7.960  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.100  4.449    8.060  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.101  4.550    8.161  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.105  4.655    8.266  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.107  4.762    8.373  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.104  4.866    8.477  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.107  4.973    8.585  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.110  5.083    8.694  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.104  5.187    8.798  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.101  5.288    8.899  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.102  5.390    9.001  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.102  5.492    9.103  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.101  5.593    9.204  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.103  5.696    9.307  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.108  5.803    9.415  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.104  5.907    9.519  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.103  6.010    9.621  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> S ^   ADDFX1    0.149  6.159    9.770  
      g106878                         AN ^ -> Y ^   NOR2BX1   0.063  6.222    9.834  
      g106326                         B ^ -> Y ^    MX2X1     0.099  6.321    9.932  
      mMIPS_hi_out_reg[15]            D ^           DFFRHQX1  0.000  6.321    9.932  
      --------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin mMIPS_pc_out_reg[21]/CK 
Endpoint:   mMIPS_pc_out_reg[21]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.929
- Arrival Time                  6.300
= Slack Time                    3.629
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.646  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.850  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.941  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.015  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.088  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.208  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.291  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.359  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.414  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.484  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.601  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.718  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.823  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.931  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.040  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.145  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.252  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.356  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.456  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.559  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.661  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.765  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.868  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.970  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.071  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.172  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.274  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.376  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.482  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.586  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.691  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.796  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.903  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.012  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.170  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.265  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.373  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.471  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.613  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.788  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.914  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.040  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.181  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.310  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.449  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.581  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.727  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.863  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.016  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.243  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.357  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.466  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.624  
      g106565                        A1 ^ -> Y v   AOI22X1   0.154  6.150    9.778  
      g106259                        B v -> Y ^    NAND2X1   0.060  6.209    9.838  
      g105357                        B ^ -> Y ^    MX2X1     0.091  6.300    9.929  
      mMIPS_pc_out_reg[21]           D ^           DFFRHQX1  0.000  6.300    9.929  
      -------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin mMIPS_pc_out_reg[24]/CK 
Endpoint:   mMIPS_pc_out_reg[24]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.929
- Arrival Time                  6.299
= Slack Time                    3.630
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.648  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.852  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.942  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.017  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.090  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.209  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.292  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.361  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.416  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.486  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.602  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.719  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.825  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.932  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.042  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.146  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.253  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.357  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.458  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.560  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.663  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.767  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.870  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.971  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.072  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.173  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.275  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.378  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.483  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.588  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.692  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.798  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.904  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.014  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.171  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.266  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.374  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.473  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.615  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.789  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.915  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.041  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.182  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.311  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.450  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.582  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.728  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.864  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.017  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.244  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.359  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.468  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.625  
      g106560                        A1 ^ -> Y v   AOI22X1   0.155  6.150    9.780  
      g106251                        B v -> Y ^    NAND2X1   0.057  6.207    9.837  
      g105360                        B ^ -> Y ^    MX2X1     0.091  6.299    9.929  
      mMIPS_pc_out_reg[24]           D ^           DFFRHQX1  0.000  6.299    9.929  
      -------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin mMIPS_pc_out_reg[22]/CK 
Endpoint:   mMIPS_pc_out_reg[22]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.928
- Arrival Time                  6.294
= Slack Time                    3.634
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.652  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.856  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.946  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.020  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.093  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.213  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.296  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.365  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.420  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.490  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.606  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.723  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.828  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.936  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.046  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.150  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.257  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.361  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.462  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.564  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.667  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.771  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.873  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.975  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.076  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.177  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.279  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.381  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.487  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.592  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.696  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.801  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.908  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.018  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.175  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.270  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.378  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.476  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.618  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.793  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.919  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.045  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.186  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.315  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.454  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.586  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.732  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.868  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.021  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.248  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.363  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.472  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.629  
      g106564                        A1 ^ -> Y v   AOI22X1   0.150  6.146    9.779  
      g106249                        B v -> Y ^    NAND2X1   0.056  6.202    9.836  
      g105358                        B ^ -> Y ^    MX2X1     0.092  6.294    9.928  
      mMIPS_pc_out_reg[22]           D ^           DFFRHQX1  0.000  6.294    9.928  
      -------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin mMIPS_pc_out_reg[23]/CK 
Endpoint:   mMIPS_pc_out_reg[23]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.928
- Arrival Time                  6.294
= Slack Time                    3.634
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.652  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.856  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.946  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.021  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.094  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.213  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.296  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.365  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.420  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.490  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.606  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.723  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.829  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.936  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.046  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.150  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.257  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.362  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.462  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.565  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.667  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.771  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.874  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.975  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.076  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.177  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.279  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.382  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.487  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.592  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.696  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.802  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.908  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.018  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.175  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.270  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.378  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.477  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.619  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.793  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.920  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.045  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.186  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.315  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.454  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.586  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.732  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.868  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.021  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.248  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.363  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.472  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.629  
      g106561                        A1 ^ -> Y v   AOI22X1   0.147  6.142    9.776  
      g106250                        B v -> Y ^    NAND2X1   0.058  6.200    9.834  
      g105359                        B ^ -> Y ^    MX2X1     0.094  6.294    9.928  
      mMIPS_pc_out_reg[23]           D ^           DFFRHQX1  0.000  6.294    9.928  
      -------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin mMIPS_pc_out_reg[19]/CK 
Endpoint:   mMIPS_pc_out_reg[19]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.928
- Arrival Time                  6.292
= Slack Time                    3.636
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.654  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.858  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.948  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.023  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.096  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.216  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.298  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.367  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.422  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.492  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.609  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.726  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.831  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.939  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.048  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.153  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.259  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.364  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.464  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.567  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.669  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.773  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.876  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.977  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.079  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.180  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.281  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.384  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.490  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.594  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.699  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.804  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.911  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.020  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.177  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.272  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.381  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.479  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.621  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.795  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.922  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.047  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.188  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.318  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.457  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.588  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.734  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.870  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.024  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.250  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.365  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.474  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.632  
      g106595                        A1 ^ -> Y v   AOI22X1   0.149  6.145    9.781  
      g106247                        B v -> Y ^    NAND2X1   0.056  6.201    9.837  
      g105355                        B ^ -> Y ^    MX2X1     0.091  6.292    9.928  
      mMIPS_pc_out_reg[19]           D ^           DFFRHQX1  0.000  6.292    9.928  
      -------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin mMIPS_pc_out_reg[27]/CK 
Endpoint:   mMIPS_pc_out_reg[27]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.921
- Arrival Time                  6.285
= Slack Time                    3.636
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.654  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.858  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.948  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.023  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.096  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.216  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.298  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.367  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.422  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.492  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.609  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.726  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.831  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.939  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.048  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.153  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.259  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.364  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.464  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.567  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.669  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.773  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.876  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.978  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.079  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.180  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.282  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.384  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.490  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.594  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.699  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.804  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.911  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.020  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.177  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.273  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.381  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.479  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.621  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.795  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.922  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.047  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.188  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.318  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.457  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.589  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.734  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.871  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.024  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.250  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.365  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.474  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.632  
      g106548                        A1 ^ -> Y v   AOI22X1   0.144  6.139    9.776  
      g106256                        B v -> Y ^    NAND2X1   0.054  6.193    9.829  
      g105363                        B ^ -> Y ^    MX2X1     0.092  6.285    9.921  
      mMIPS_pc_out_reg[27]           D ^           DFFRHQX1  0.000  6.285    9.921  
      -------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/CE                   (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.038
- Setup                         0.499
+ Phase Shift                  10.000
+ CPPR Adjustment               0.026
= Required Time                 9.489
- Arrival Time                  5.852
= Slack Time                    3.637
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.014    3.651  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.212  0.226    3.862  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.220  0.446    4.082  
      g107565                        B ^ -> Y ^    AND2X1       0.081  0.526    4.163  
      g107564                        A ^ -> Y v    MXI2XL       0.060  0.587    4.223  
      g64440__1857                   C v -> Y ^    NOR3X1       0.087  0.674    4.310  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.076  0.750    4.387  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.055  0.805    4.442  
      g64396__5953                   A v -> Y v    AND2X1       0.070  0.875    4.512  
      g64378__8780                   B v -> Y v    AND2X4       0.117  0.992    4.628  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.117  1.109    4.745  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.105  1.214    4.850  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.108  1.322    4.958  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.110  1.431    5.068  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.104  1.536    5.172  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.107  1.642    5.279  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.105  1.747    5.383  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.100  1.847    5.484  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.103  1.950    5.586  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.102  2.052    5.689  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.104  2.156    5.793  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.103  2.259    5.895  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.360    5.997  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.101  2.462    6.098  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.101  2.563    6.199  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.664    6.301  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.102  2.767    6.403  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.106  2.873    6.509  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.105  2.977    6.614  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.105  3.082    6.718  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.105  3.187    6.823  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.107  3.294    6.930  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.109  3.403    7.040  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.111  3.514    7.151  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.106  3.620    7.257  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.105  3.725    7.361  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.104  3.829    7.465  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.101  3.930    7.567  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.100  4.030    7.667  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.103  4.134    7.770  
      g63893__5703                   CI ^ -> S v   ADDFX1       0.155  4.289    7.926  
      g63888__7675                   A1 v -> Y ^   AOI22X1      0.056  4.345    7.982  
      g63883__2683                   C0 ^ -> Y v   OAI211X1     0.102  4.447    8.084  
      g63879__3772                   C0 v -> Y ^   AOI221X1     0.102  4.549    8.185  
      g63874__5019                   B ^ -> Y v    NAND2X1      0.119  4.667    8.304  
      g63871__5795                   A1 v -> Y ^   AOI22X1      0.100  4.767    8.404  
      g63868__2250                   B ^ -> Y v    NAND2X1      0.089  4.856    8.493  
      FE_OFC99_ram_addr_30           A v -> Y v    BUFX2        0.144  5.000    8.637  
      g63862__1786                   B v -> Y v    OR4X1        0.192  5.192    8.829  
      g63854__2683                   B v -> Y v    MX2X1        0.135  5.327    8.963  
      g63852__4547                   B v -> Y v    OR2X1        0.104  5.431    9.067  
      g63851__1474                   B v -> Y ^    NOR2BX1      0.062  5.493    9.130  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.067  5.560    9.197  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.054  5.614    9.251  
      g63847                         A ^ -> Y v    INVX1        0.129  5.744    9.380  
      g63825__7118                   B v -> Y ^    NAND2BX1     0.108  5.852    9.488  
      dmem/u_mem                     CE ^          MEM1_256X32  0.000  5.852    9.489  
      ----------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin mMIPS_pc_out_reg[6]/CK 
Endpoint:   mMIPS_pc_out_reg[6]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.928
- Arrival Time                  6.290
= Slack Time                    3.638
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -          -      0.018    3.656  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1   0.204  0.222    3.860  
      g64907                         AN v -> Y v   NAND2BX1   0.090  0.312    3.950  
      g64793__5266                   B v -> Y ^    NOR2X1     0.075  0.387    4.025  
      g64621__2703                   B ^ -> Y ^    OR2X1      0.073  0.460    4.098  
      g64486__7118                   A2 ^ -> Y v   AOI32X1    0.120  0.579    4.217  
      g64445__1474                   B1 v -> Y ^   OAI32X1    0.083  0.662    4.300  
      g64423__2900                   B ^ -> Y ^    OR2X1      0.069  0.731    4.369  
      g64403__6083                   A1 ^ -> Y v   AOI22X1    0.055  0.786    4.424  
      g64396__5953                   A v -> Y v    AND2X1     0.070  0.856    4.494  
      g64378__8780                   B v -> Y v    AND2X4     0.117  0.972    4.611  
      g64345__6877                   B v -> Y ^    XNOR2X1    0.117  1.089    4.728  
      g64226__2391                   CI ^ -> CO ^  ADDFX1     0.105  1.195    4.833  
      g64218__3772                   CI ^ -> CO ^  ADDFX1     0.108  1.302    4.940  
      g64206__2250                   CI ^ -> CO ^  ADDFX1     0.110  1.412    5.050  
      g64136__2683                   CI ^ -> CO ^  ADDFX1     0.105  1.516    5.155  
      g64121__2250                   CI ^ -> CO ^  ADDFX1     0.107  1.623    5.261  
      g64104__3772                   CI ^ -> CO ^  ADDFX1     0.105  1.727    5.366  
      g64086__7118                   CI ^ -> CO ^  ADDFX1     0.100  1.828    5.466  
      g64069__7344                   CI ^ -> CO ^  ADDFX1     0.103  1.930    5.569  
      g64053__1309                   CI ^ -> CO ^  ADDFX1     0.102  2.033    5.671  
      g64040__5795                   CI ^ -> CO ^  ADDFX1     0.104  2.137    5.775  
      g64026__6877                   CI ^ -> CO ^  ADDFX1     0.103  2.240    5.878  
      g64012__7344                   CI ^ -> CO ^  ADDFX1     0.102  2.341    5.979  
      g64000__7675                   CI ^ -> CO ^  ADDFX1     0.101  2.442    6.081  
      g63989__8780                   CI ^ -> CO ^  ADDFX1     0.101  2.543    6.181  
      g63980__2250                   CI ^ -> CO ^  ADDFX1     0.102  2.645    6.283  
      g63975__1786                   CI ^ -> CO ^  ADDFX1     0.102  2.748    6.386  
      g63971__2391                   CI ^ -> CO ^  ADDFX1     0.106  2.853    6.491  
      g63966__9682                   CI ^ -> CO ^  ADDFX1     0.105  2.958    6.596  
      g63961__8780                   CI ^ -> CO ^  ADDFX1     0.105  3.062    6.700  
      g63956__7344                   CI ^ -> CO ^  ADDFX1     0.105  3.168    6.806  
      g63951__5266                   CI ^ -> CO ^  ADDFX1     0.107  3.274    6.912  
      g63946__8757                   CI ^ -> CO ^  ADDFX1     0.109  3.384    7.022  
      g63940__1309                   CI ^ -> S v   ADDFX1     0.157  3.541    7.179  
      g63937__4547                   B1 v -> Y ^   AOI222X1   0.095  3.636    7.274  
      g63932__9906                   C0 ^ -> Y v   OAI211X1   0.108  3.744    7.382  
      g63931__1857                   C0 v -> Y ^   AOI221X1   0.098  3.843    7.481  
      g63928__7344                   C ^ -> Y v    NAND3X2    0.142  3.985    7.623  
      g63926__2703                   D v -> Y v    OR4X1      0.174  4.159    7.797  
      g63921__5703                   D v -> Y v    OR4X1      0.127  4.285    7.924  
      g63913__6877                   D v -> Y v    OR4X1      0.126  4.411    8.049  
      g63904__9906                   D v -> Y v    OR4X1      0.141  4.552    8.190  
      g63895__5266                   D v -> Y v    OR4X1      0.129  4.681    8.319  
      g63885__6877                   D v -> Y v    OR4X1      0.139  4.820    8.458  
      g63878__4296                   D v -> Y v    OR4X1      0.132  4.952    8.590  
      g63866__7114                   D v -> Y v    OR4X1      0.146  5.098    8.736  
      g63855__1309                   D v -> Y v    OR4X1      0.136  5.234    8.872  
      g63850__3772                   D v -> Y v    OR4X1      0.153  5.387    9.025  
      g63844__1857                   S0 v -> Y v   MXI2X2     0.227  5.614    9.252  
      g63842                         A v -> Y ^    INVX1      0.115  5.729    9.367  
      g63835__2703                   B ^ -> Y v    NAND2X1    0.104  5.833    9.471  
      FE_DBTC2_mMIPS_n_1057          A v -> Y ^    INVX3      0.114  5.947    9.585  
      g63824__7675                   A1 ^ -> Y ^   AO22X1     0.171  6.118    9.756  
      g106551                        B0 ^ -> Y v   AOI21X1    0.034  6.152    9.790  
      g106294                        B0 v -> Y ^   OAI2BB1X1  0.045  6.197    9.835  
      g105320                        B ^ -> Y ^    MX2X1      0.093  6.290    9.928  
      mMIPS_pc_out_reg[6]            D ^           DFFRHQX1   0.000  6.290    9.928  
      --------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin mMIPS_pc_out_reg[26]/CK 
Endpoint:   mMIPS_pc_out_reg[26]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.928
- Arrival Time                  6.286
= Slack Time                    3.642
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.660  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.864  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.954  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.028  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.101  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.221  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.304  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.373  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.428  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.498  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.614  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.731  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.836  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.944  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.054  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.158  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.265  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.369  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.470  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.572  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.675  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.779  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.881  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.983  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.084  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.185  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.287  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.389  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.495  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.600  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.704  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.809  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.916  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.026  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.183  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.278  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.386  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.484  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.626  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.801  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.927  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.053  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.194  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.323  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.462  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.594  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.740  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.876  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.029  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.256  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.371  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.480  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.637  
      g106555                        A1 ^ -> Y v   AOI22X1   0.146  6.142    9.784  
      g106252                        B v -> Y ^    NAND2X1   0.053  6.195    9.837  
      g105362                        B ^ -> Y ^    MX2X1     0.091  6.286    9.928  
      mMIPS_pc_out_reg[26]           D ^           DFFRHQX1  0.000  6.286    9.928  
      -------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin mMIPS_pc_out_reg[14]/CK 
Endpoint:   mMIPS_pc_out_reg[14]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.921
- Arrival Time                  6.278
= Slack Time                    3.644
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.662  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.865  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.956  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.030  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.103  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.223  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.306  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.374  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.430  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.499  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.616  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.733  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.838  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.946  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.056  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.160  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.267  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.371  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.471  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.574  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.677  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.780  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.883  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.985  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.086  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.187  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.289  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.391  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.497  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.602  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.706  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.811  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.918  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.027  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.185  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.280  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.388  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.486  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.628  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.803  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.929  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.055  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.196  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.325  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.464  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.596  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.742  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.878  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.031  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.258  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.372  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.481  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.639  
      g106587                        A1 ^ -> Y v   AOI22X1   0.141  6.136    9.780  
      g106243                        B v -> Y ^    NAND2X1   0.050  6.186    9.830  
      g105350                        B ^ -> Y ^    MX2X1     0.092  6.278    9.921  
      mMIPS_pc_out_reg[14]           D ^           DFFRHQX1  0.000  6.278    9.921  
      -------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin mMIPS_pc_out_reg[12]/CK 
Endpoint:   mMIPS_pc_out_reg[12]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.921
- Arrival Time                  6.277
= Slack Time                    3.644
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.662  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.865  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.956  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.030  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.103  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.223  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.306  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.374  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.430  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.499  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.616  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.733  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.838  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.946  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.056  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.160  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.267  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.371  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.471  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.574  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.677  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.780  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.883  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.985  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.086  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.187  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.289  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.391  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.497  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.602  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.706  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.811  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.918  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.027  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.185  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.280  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.388  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.486  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.628  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.803  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.929  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.055  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.196  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.325  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.464  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.596  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.742  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.878  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.031  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.258  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.372  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.481  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.639  
      g106586                        A1 ^ -> Y v   AOI22X1   0.140  6.135    9.779  
      g106242                        B v -> Y ^    NAND2X1   0.050  6.185    9.829  
      g105348                        B ^ -> Y ^    MX2X1     0.092  6.277    9.921  
      mMIPS_pc_out_reg[12]           D ^           DFFRHQX1  0.000  6.277    9.921  
      -------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin mMIPS_pc_out_reg[15]/CK 
Endpoint:   mMIPS_pc_out_reg[15]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.922
- Arrival Time                  6.278
= Slack Time                    3.644
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.662  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.866  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.956  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.031  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.104  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.223  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.306  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.375  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.430  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.500  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.616  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.733  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.839  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.946  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.056  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.160  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.267  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.371  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.472  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.574  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.677  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.781  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.884  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.985  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.086  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.187  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.289  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.392  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.497  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.602  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.706  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.812  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.918  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.028  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.185  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.280  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.388  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.487  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.629  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.803  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.929  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.055  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.196  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.325  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.464  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.596  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.742  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.878  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.031  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.258  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.373  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.482  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.639  
      g106589                        A1 ^ -> Y v   AOI22X1   0.142  6.137    9.781  
      g106244                        B v -> Y ^    NAND2X1   0.050  6.187    9.831  
      g105351                        B ^ -> Y ^    MX2X1     0.090  6.278    9.922  
      mMIPS_pc_out_reg[15]           D ^           DFFRHQX1  0.000  6.278    9.922  
      -------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin mMIPS_pc_out_reg[25]/CK 
Endpoint:   mMIPS_pc_out_reg[25]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.928
- Arrival Time                  6.284
= Slack Time                    3.644
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.662  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.866  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.956  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.031  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.104  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.223  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.306  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.375  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.430  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.500  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.616  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.733  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.839  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.946  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.056  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.160  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.267  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.372  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.472  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.575  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.677  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.781  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.884  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.985  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.086  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.187  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.289  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.392  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.497  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.602  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.706  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.812  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.918  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.028  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.185  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.280  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.388  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.487  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.629  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.803  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.930  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.055  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.196  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.325  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.464  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.596  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.742  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.878  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.031  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.258  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.373  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.482  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.639  
      g106557                        A1 ^ -> Y v   AOI22X1   0.146  6.141    9.785  
      g106257                        B v -> Y ^    NAND2X1   0.053  6.193    9.838  
      g105361                        B ^ -> Y ^    MX2X1     0.090  6.284    9.928  
      mMIPS_pc_out_reg[25]           D ^           DFFRHQX1  0.000  6.284    9.928  
      -------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin mMIPS_pc_out_reg[16]/CK 
Endpoint:   mMIPS_pc_out_reg[16]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.040
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.921
- Arrival Time                  6.277
= Slack Time                    3.645
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.662  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.866  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.956  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.031  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.104  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.224  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.307  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.375  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.430  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.500  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.617  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.734  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.839  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.947  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.056  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.161  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.267  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.372  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.472  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.575  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.677  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.781  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.884  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.986  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.087  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.188  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.290  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.392  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.498  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.602  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.707  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.812  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.919  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.028  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.185  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.281  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.389  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.487  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.629  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.803  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.930  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.055  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.197  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.326  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.465  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.597  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.743  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.879  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.032  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.259  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.373  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.482  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.640  
      g106590                        A1 ^ -> Y v   AOI22X1   0.141  6.136    9.781  
      g106245                        B v -> Y ^    NAND2X1   0.049  6.186    9.830  
      g105352                        B ^ -> Y ^    MX2X1     0.091  6.277    9.921  
      mMIPS_pc_out_reg[16]           D ^           DFFRHQX1  0.000  6.277    9.921  
      -------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin mMIPS_pc_out_reg[20]/CK 
Endpoint:   mMIPS_pc_out_reg[20]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.929
- Arrival Time                  6.284
= Slack Time                    3.645
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.662  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.866  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.957  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.031  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.104  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.224  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.307  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.375  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.430  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.500  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.617  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.734  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.839  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.947  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.056  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.161  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.268  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.372  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.472  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.575  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.677  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.781  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.884  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.986  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.087  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.188  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.290  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.392  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.498  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.602  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.707  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.812  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.919  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.028  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.186  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.281  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.389  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.487  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.629  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.804  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.930  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.056  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.197  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.326  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.465  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.597  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.743  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.879  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.032  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.259  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.373  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.482  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.640  
      g106570                        A1 ^ -> Y v   AOI22X1   0.143  6.138    9.783  
      g106248                        B v -> Y ^    NAND2X1   0.054  6.192    9.836  
      g105356                        B ^ -> Y ^    MX2X1     0.092  6.284    9.929  
      mMIPS_pc_out_reg[20]           D ^           DFFRHQX1  0.000  6.284    9.929  
      -------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin mMIPS_pc_out_reg[18]/CK 
Endpoint:   mMIPS_pc_out_reg[18]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.015
= Required Time                 9.928
- Arrival Time                  6.283
= Slack Time                    3.646
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.018
     = Beginpoint Arrival Time       0.018
      -------------------------------------------------------------------------------
      Instance                       Arc           Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[7]  CK ^          -         -      0.018    3.663  
      mMIPS_id_immediate_out_reg[7]  CK ^ -> Q v   DFFRHQX1  0.204  0.222    3.867  
      g64907                         AN v -> Y v   NAND2BX1  0.090  0.312    3.957  
      g64793__5266                   B v -> Y ^    NOR2X1    0.075  0.387    4.032  
      g64621__2703                   B ^ -> Y ^    OR2X1     0.073  0.460    4.105  
      g64486__7118                   A2 ^ -> Y v   AOI32X1   0.120  0.579    4.225  
      g64445__1474                   B1 v -> Y ^   OAI32X1   0.083  0.662    4.308  
      g64423__2900                   B ^ -> Y ^    OR2X1     0.069  0.731    4.376  
      g64403__6083                   A1 ^ -> Y v   AOI22X1   0.055  0.786    4.431  
      g64396__5953                   A v -> Y v    AND2X1    0.070  0.856    4.501  
      g64378__8780                   B v -> Y v    AND2X4    0.117  0.972    4.618  
      g64345__6877                   B v -> Y ^    XNOR2X1   0.117  1.089    4.735  
      g64226__2391                   CI ^ -> CO ^  ADDFX1    0.105  1.195    4.840  
      g64218__3772                   CI ^ -> CO ^  ADDFX1    0.108  1.302    4.948  
      g64206__2250                   CI ^ -> CO ^  ADDFX1    0.110  1.412    5.057  
      g64136__2683                   CI ^ -> CO ^  ADDFX1    0.105  1.516    5.162  
      g64121__2250                   CI ^ -> CO ^  ADDFX1    0.107  1.623    5.268  
      g64104__3772                   CI ^ -> CO ^  ADDFX1    0.105  1.727    5.373  
      g64086__7118                   CI ^ -> CO ^  ADDFX1    0.100  1.828    5.473  
      g64069__7344                   CI ^ -> CO ^  ADDFX1    0.103  1.930    5.576  
      g64053__1309                   CI ^ -> CO ^  ADDFX1    0.102  2.033    5.678  
      g64040__5795                   CI ^ -> CO ^  ADDFX1    0.104  2.137    5.782  
      g64026__6877                   CI ^ -> CO ^  ADDFX1    0.103  2.240    5.885  
      g64012__7344                   CI ^ -> CO ^  ADDFX1    0.102  2.341    5.987  
      g64000__7675                   CI ^ -> CO ^  ADDFX1    0.101  2.442    6.088  
      g63989__8780                   CI ^ -> CO ^  ADDFX1    0.101  2.543    6.189  
      g63980__2250                   CI ^ -> CO ^  ADDFX1    0.102  2.645    6.291  
      g63975__1786                   CI ^ -> CO ^  ADDFX1    0.102  2.748    6.393  
      g63971__2391                   CI ^ -> CO ^  ADDFX1    0.106  2.853    6.499  
      g63966__9682                   CI ^ -> CO ^  ADDFX1    0.105  2.958    6.603  
      g63961__8780                   CI ^ -> CO ^  ADDFX1    0.105  3.062    6.708  
      g63956__7344                   CI ^ -> CO ^  ADDFX1    0.105  3.168    6.813  
      g63951__5266                   CI ^ -> CO ^  ADDFX1    0.107  3.274    6.920  
      g63946__8757                   CI ^ -> CO ^  ADDFX1    0.109  3.384    7.029  
      g63940__1309                   CI ^ -> S v   ADDFX1    0.157  3.541    7.186  
      g63937__4547                   B1 v -> Y ^   AOI222X1  0.095  3.636    7.282  
      g63932__9906                   C0 ^ -> Y v   OAI211X1  0.108  3.744    7.390  
      g63931__1857                   C0 v -> Y ^   AOI221X1  0.098  3.843    7.488  
      g63928__7344                   C ^ -> Y v    NAND3X2   0.142  3.985    7.630  
      g63926__2703                   D v -> Y v    OR4X1     0.174  4.159    7.804  
      g63921__5703                   D v -> Y v    OR4X1     0.127  4.285    7.931  
      g63913__6877                   D v -> Y v    OR4X1     0.126  4.411    8.056  
      g63904__9906                   D v -> Y v    OR4X1     0.141  4.552    8.198  
      g63895__5266                   D v -> Y v    OR4X1     0.129  4.681    8.327  
      g63885__6877                   D v -> Y v    OR4X1     0.139  4.820    8.466  
      g63878__4296                   D v -> Y v    OR4X1     0.132  4.952    8.598  
      g63866__7114                   D v -> Y v    OR4X1     0.146  5.098    8.744  
      g63855__1309                   D v -> Y v    OR4X1     0.136  5.234    8.880  
      g63850__3772                   D v -> Y v    OR4X1     0.153  5.387    9.033  
      g63844__1857                   S0 v -> Y v   MXI2X2    0.227  5.614    9.260  
      g63842                         A v -> Y ^    INVX1     0.115  5.729    9.374  
      g63839__7344                   C ^ -> Y v    NAND3BXL  0.109  5.838    9.483  
      g37246                         A v -> Y ^    INVX2     0.157  5.995    9.641  
      g106593                        A1 ^ -> Y v   AOI22X1   0.145  6.140    9.786  
      g106246                        B v -> Y ^    NAND2X1   0.052  6.192    9.838  
      g105354                        B ^ -> Y ^    MX2X1     0.090  6.283    9.928  
      mMIPS_pc_out_reg[18]           D ^           DFFRHQX1  0.000  6.283    9.928  
      -------------------------------------------------------------------------------

