set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc} rfile:../../../../../../../src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc id:1 order:EARLY scoped_inst:u_interface_top/u_axi_subsystem/u_axi_to_axilite} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc} rfile:../../../../../../../src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc id:2 order:EARLY scoped_inst:u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc} rfile:../../../../../../../src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc id:3 order:EARLY scoped_inst:u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc} rfile:../../../../../../../src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc id:4 order:EARLY scoped_inst:u_interface_top/u_axi_subsystem/u_axi_datapath0} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc} rfile:../../../../../../../src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc id:5 order:EARLY scoped_inst:u_interface_top/u_axi_subsystem/u_axi_to_apb_m3} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc} rfile:../../../../../../../src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc id:6 order:EARLY scoped_inst:u_interface_top/u_axi_subsystem/u_axi_to_apb_m4} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc} rfile:../../../../../../../src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc id:7 order:EARLY scoped_inst:u_interface_top/u_axi_subsystem/u_axi_to_apb_m5} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc} rfile:../../../../../../../src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc id:8 order:EARLY scoped_inst:u_interface_top/u_axi_vdma0} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc} rfile:../../../../../../../src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc id:9 order:EARLY scoped_inst:u_interface_top/u_axi_vdma1} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc} rfile:../../../../../../../src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc id:10 order:EARLY scoped_inst:u_interface_top/u_axi_vdma2} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc} rfile:../../../../../../../src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc id:11 order:EARLY scoped_inst:u_interface_top/u_clk_gen} [current_design]
set_property SRC_FILE_INFO {cfile:{c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc} rfile:../../../../../../../src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc id:12 order:EARLY scoped_inst:u_interface_top/u_mig} [current_design]
set_property SRC_FILE_INFO {cfile:{C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/constraints/Nexys4DDR_Master.xdc} rfile:../../../../../../../src/constraints/Nexys4DDR_Master.xdc id:13} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 100 [get_pins u_interface_top/u_axi_subsystem/u_axi_to_axilite/aclk]
set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_subsystem/u_axi_to_axilite]
set_property src_info {type:SCOPED_XDC file:2 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 100 [get_pins u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/aclk]
set_property src_info {type:SCOPED_XDC file:2 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter]
set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 100 [get_pins u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus/aclk]
set_property src_info {type:SCOPED_XDC file:3 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus]
set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 100 [get_pins u_interface_top/u_axi_subsystem/u_axi_datapath0/INTERCONNECT_ACLK]
set_property src_info {type:SCOPED_XDC file:4 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 100 [get_pins u_interface_top/u_axi_subsystem/u_axi_datapath0/M00_AXI_ACLK]
set_property src_info {type:SCOPED_XDC file:4 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 100 [get_pins u_interface_top/u_axi_subsystem/u_axi_datapath0/S00_AXI_ACLK]
set_property src_info {type:SCOPED_XDC file:4 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 100 [get_pins u_interface_top/u_axi_subsystem/u_axi_datapath0/S01_AXI_ACLK]
set_property src_info {type:SCOPED_XDC file:4 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 100 [get_pins u_interface_top/u_axi_subsystem/u_axi_datapath0/S02_AXI_ACLK]
set_property src_info {type:SCOPED_XDC file:4 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 100 [get_pins u_interface_top/u_axi_subsystem/u_axi_datapath0/S03_AXI_ACLK]
set_property src_info {type:SCOPED_XDC file:4 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_subsystem/u_axi_datapath0]
set_property src_info {type:SCOPED_XDC file:5 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/s_axi_aclk]
set_property src_info {type:SCOPED_XDC file:5 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_subsystem/u_axi_to_apb_m3]
set_property src_info {type:SCOPED_XDC file:6 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/s_axi_aclk]
set_property src_info {type:SCOPED_XDC file:6 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_subsystem/u_axi_to_apb_m4]
set_property src_info {type:SCOPED_XDC file:7 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/s_axi_aclk]
set_property src_info {type:SCOPED_XDC file:7 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_subsystem/u_axi_to_apb_m5]
set_property src_info {type:SCOPED_XDC file:8 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma0/m_axi_mm2s_aclk]
set_property src_info {type:SCOPED_XDC file:8 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma0/m_axi_s2mm_aclk]
set_property src_info {type:SCOPED_XDC file:8 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma0/m_axis_mm2s_aclk]
set_property src_info {type:SCOPED_XDC file:8 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma0/s_axi_lite_aclk]
set_property src_info {type:SCOPED_XDC file:8 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma0/s_axis_s2mm_aclk]
set_property src_info {type:SCOPED_XDC file:8 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_vdma0]
set_property src_info {type:SCOPED_XDC file:9 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma1/m_axi_mm2s_aclk]
set_property src_info {type:SCOPED_XDC file:9 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma1/m_axi_s2mm_aclk]
set_property src_info {type:SCOPED_XDC file:9 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma1/m_axis_mm2s_aclk]
set_property src_info {type:SCOPED_XDC file:9 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma1/s_axi_lite_aclk]
set_property src_info {type:SCOPED_XDC file:9 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma1/s_axis_s2mm_aclk]
set_property src_info {type:SCOPED_XDC file:9 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_vdma1]
set_property src_info {type:SCOPED_XDC file:10 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma2/m_axi_mm2s_aclk]
set_property src_info {type:SCOPED_XDC file:10 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma2/m_axi_s2mm_aclk]
set_property src_info {type:SCOPED_XDC file:10 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma2/m_axis_mm2s_aclk]
set_property src_info {type:SCOPED_XDC file:10 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma2/s_axi_lite_aclk]
set_property src_info {type:SCOPED_XDC file:10 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins u_interface_top/u_axi_vdma2/s_axis_s2mm_aclk]
set_property src_info {type:SCOPED_XDC file:10 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_axi_vdma2]
set_property src_info {type:SCOPED_XDC file:11 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name clk [get_ports clk]
set_property src_info {type:SCOPED_XDC file:11 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name u_interface_top/u_clk_gen/clk_200mhz -source [get_pins u_interface_top/u_clk_gen/clk_in1] -edges {1 2 3} -edge_shift {0.000 -2.500 -5.000} [get_pins u_interface_top/u_clk_gen/clk_200mhz]
set_property src_info {type:SCOPED_XDC file:11 line:3 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name u_interface_top/u_clk_gen/clk_325mhz -source [get_pins u_interface_top/u_clk_gen/clk_in1] -edges {1 2 3} -edge_shift {0.000 -3.500 -7.000} [get_pins u_interface_top/u_clk_gen/clk_325mhz]
set_property src_info {type:SCOPED_XDC file:11 line:4 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name u_interface_top/u_clk_gen/clk_100mhz -source [get_pins u_interface_top/u_clk_gen/clk_in1] -edges {1 2 3} -edge_shift {0.000 0.000 0.000} [get_pins u_interface_top/u_clk_gen/clk_100mhz]
set_property src_info {type:SCOPED_XDC file:11 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports clk]
set_property src_info {type:SCOPED_XDC file:11 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports clk]
set_property src_info {type:SCOPED_XDC file:11 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_clk_gen]
set_property src_info {type:SCOPED_XDC file:12 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 12.308 -name u_interface_top/u_mig/ui_clk [get_pins u_interface_top/u_mig/ui_clk]
set_property src_info {type:SCOPED_XDC file:12 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[10]}]
set_property src_info {type:SCOPED_XDC file:12 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[10]}]
set_property src_info {type:SCOPED_XDC file:12 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[11]}]
set_property src_info {type:SCOPED_XDC file:12 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[11]}]
set_property src_info {type:SCOPED_XDC file:12 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[12]}]
set_property src_info {type:SCOPED_XDC file:12 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[12]}]
set_property src_info {type:SCOPED_XDC file:12 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[2]}]
set_property src_info {type:SCOPED_XDC file:12 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[2]}]
set_property src_info {type:SCOPED_XDC file:12 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[3]}]
set_property src_info {type:SCOPED_XDC file:12 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[3]}]
set_property src_info {type:SCOPED_XDC file:12 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[4]}]
set_property src_info {type:SCOPED_XDC file:12 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[4]}]
set_property src_info {type:SCOPED_XDC file:12 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[5]}]
set_property src_info {type:SCOPED_XDC file:12 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[5]}]
set_property src_info {type:SCOPED_XDC file:12 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[6]}]
set_property src_info {type:SCOPED_XDC file:12 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[6]}]
set_property src_info {type:SCOPED_XDC file:12 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[7]}]
set_property src_info {type:SCOPED_XDC file:12 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[7]}]
set_property src_info {type:SCOPED_XDC file:12 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[8]}]
set_property src_info {type:SCOPED_XDC file:12 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[8]}]
set_property src_info {type:SCOPED_XDC file:12 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_addr[9]}]
set_property src_info {type:SCOPED_XDC file:12 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_addr[9]}]
set_property src_info {type:SCOPED_XDC file:12 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_ba[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_ba[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_ba[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_ba[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_ba[2]}]
set_property src_info {type:SCOPED_XDC file:12 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_ba[2]}]
set_property src_info {type:SCOPED_XDC file:12 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports ddr2_cas_n]
set_property src_info {type:SCOPED_XDC file:12 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports ddr2_cas_n]
set_property src_info {type:SCOPED_XDC file:12 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_ck_n[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_ck_n[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_ck_p[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_ck_p[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_cke[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_cke[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dm[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dm[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dm[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dm[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[10]}]
set_property src_info {type:SCOPED_XDC file:12 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[10]}]
set_property src_info {type:SCOPED_XDC file:12 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[11]}]
set_property src_info {type:SCOPED_XDC file:12 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[11]}]
set_property src_info {type:SCOPED_XDC file:12 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[12]}]
set_property src_info {type:SCOPED_XDC file:12 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[12]}]
set_property src_info {type:SCOPED_XDC file:12 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[13]}]
set_property src_info {type:SCOPED_XDC file:12 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[13]}]
set_property src_info {type:SCOPED_XDC file:12 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[14]}]
set_property src_info {type:SCOPED_XDC file:12 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[14]}]
set_property src_info {type:SCOPED_XDC file:12 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[15]}]
set_property src_info {type:SCOPED_XDC file:12 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[15]}]
set_property src_info {type:SCOPED_XDC file:12 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[2]}]
set_property src_info {type:SCOPED_XDC file:12 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[2]}]
set_property src_info {type:SCOPED_XDC file:12 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[3]}]
set_property src_info {type:SCOPED_XDC file:12 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[3]}]
set_property src_info {type:SCOPED_XDC file:12 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[4]}]
set_property src_info {type:SCOPED_XDC file:12 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[4]}]
set_property src_info {type:SCOPED_XDC file:12 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[5]}]
set_property src_info {type:SCOPED_XDC file:12 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[5]}]
set_property src_info {type:SCOPED_XDC file:12 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[6]}]
set_property src_info {type:SCOPED_XDC file:12 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[6]}]
set_property src_info {type:SCOPED_XDC file:12 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[7]}]
set_property src_info {type:SCOPED_XDC file:12 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[7]}]
set_property src_info {type:SCOPED_XDC file:12 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[8]}]
set_property src_info {type:SCOPED_XDC file:12 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[8]}]
set_property src_info {type:SCOPED_XDC file:12 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dq[9]}]
set_property src_info {type:SCOPED_XDC file:12 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dq[9]}]
set_property src_info {type:SCOPED_XDC file:12 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dqs_n[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dqs_n[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dqs_n[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dqs_n[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dqs_p[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dqs_p[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_dqs_p[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_dqs_p[1]}]
set_property src_info {type:SCOPED_XDC file:12 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr2_odt[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {ddr2_odt[0]}]
set_property src_info {type:SCOPED_XDC file:12 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports ddr2_ras_n]
set_property src_info {type:SCOPED_XDC file:12 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports ddr2_ras_n]
set_property src_info {type:SCOPED_XDC file:12 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports ddr2_we_n]
set_property src_info {type:SCOPED_XDC file:12 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports ddr2_we_n]
set_property src_info {type:SCOPED_XDC file:12 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 5 [get_pins u_interface_top/u_mig/clk_ref_i]
set_property src_info {type:SCOPED_XDC file:12 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 3.077 [get_pins u_interface_top/u_mig/sys_clk_i]
set_property src_info {type:SCOPED_XDC file:12 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells u_interface_top/u_mig]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_subsystem/u_axi_to_axilite]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_subsystem/u_axi_datapath0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_subsystem/u_axi_to_apb_m3]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_subsystem/u_axi_to_apb_m4]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_subsystem/u_axi_to_apb_m5]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_vdma0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_vdma1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_axi_vdma2]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_clk_gen]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells u_interface_top/u_mig]
