{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 20:16:19 2023 " "Info: Processing started: Sun May 21 20:16:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_min.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_min-func " "Info: Found design unit 1: set_min-func" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_min " "Info: Found entity 1: set_min" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_hour-func " "Info: Found design unit 1: set_hour-func" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_hour " "Info: Found entity 1: set_hour" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour-func " "Info: Found design unit 1: hour-func" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hour " "Info: Found entity 1: hour" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute-func " "Info: Found design unit 1: minute-func" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minute " "Info: Found entity 1: minute" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Info: Found entity 1: Clock" {  } { { "Clock.bdf" "" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-func " "Info: Found design unit 1: second-func" {  } { { "second.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/second.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 second " "Info: Found entity 1: second" {  } { { "second.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/second.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring-func " "Info: Found design unit 1: ring-func" {  } { { "ring.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/ring.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ring " "Info: Found entity 1: ring" {  } { { "ring.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/ring.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shine-func " "Info: Found design unit 1: shine-func" {  } { { "shine.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/shine.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shine " "Info: Found entity 1: shine" {  } { { "shine.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/shine.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-func " "Info: Found design unit 1: light-func" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 light " "Info: Found entity 1: light" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Info: Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk minute inst " "Warning: Port \"clk\" of type minute and instance \"inst\" is missing source signal" {  } { { "Clock.bdf" "" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 344 744 928 504 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk hour inst1 " "Warning: Port \"clk\" of type hour and instance \"inst1\" is missing source signal" {  } { { "Clock.bdf" "" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 144 744 928 304 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_1 " "Warning: Pin \"clk_1\" not connected" {  } { { "Clock.bdf" "" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 552 56 224 568 "clk_1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:inst " "Info: Elaborating entity \"minute\" for hierarchy \"minute:inst\"" {  } { { "Clock.bdf" "inst" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 344 744 928 504 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low minute.vhd(33) " "Warning (10492): VHDL Process Statement warning at minute.vhd(33): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high minute.vhd(34) " "Warning (10492): VHDL Process Statement warning at minute.vhd(34): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low minute.vhd(60) " "Warning (10492): VHDL Process Statement warning at minute.vhd(60): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high minute.vhd(61) " "Warning (10492): VHDL Process Statement warning at minute.vhd(61): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(63) " "Warning (10492): VHDL Process Statement warning at minute.vhd(63): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(64) " "Warning (10492): VHDL Process Statement warning at minute.vhd(64): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count minute.vhd(66) " "Warning (10492): VHDL Process Statement warning at minute.vhd(66): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_min set_min:inst2 " "Info: Elaborating entity \"set_min\" for hierarchy \"set_min:inst2\"" {  } { { "Clock.bdf" "inst2" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 360 400 552 488 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low set_min.vhd(38) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(38): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high set_min.vhd(39) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(39): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "low_num set_min.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(20): inferring latch(es) for signal or variable \"low_num\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "high_num set_min.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(20): inferring latch(es) for signal or variable \"high_num\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[0\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[0\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[1\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[1\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[2\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[2\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[3\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[3\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[0\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[0\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[1\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[1\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[2\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[2\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[3\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[3\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:inst1 " "Info: Elaborating entity \"hour\" for hierarchy \"hour:inst1\"" {  } { { "Clock.bdf" "inst1" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 144 744 928 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low hour.vhd(31) " "Warning (10492): VHDL Process Statement warning at hour.vhd(31): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high hour.vhd(32) " "Warning (10492): VHDL Process Statement warning at hour.vhd(32): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low hour.vhd(54) " "Warning (10492): VHDL Process Statement warning at hour.vhd(54): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high hour.vhd(55) " "Warning (10492): VHDL Process Statement warning at hour.vhd(55): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(57) " "Warning (10492): VHDL Process Statement warning at hour.vhd(57): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(58) " "Warning (10492): VHDL Process Statement warning at hour.vhd(58): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_hour set_hour:inst3 " "Info: Elaborating entity \"set_hour\" for hierarchy \"set_hour:inst3\"" {  } { { "Clock.bdf" "inst3" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 160 424 576 288 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low set_hour.vhd(37) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(37): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high set_hour.vhd(38) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(38): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "low_num set_hour.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(20): inferring latch(es) for signal or variable \"low_num\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "high_num set_hour.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(20): inferring latch(es) for signal or variable \"high_num\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[0\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[0\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[1\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[1\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[2\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[2\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[3\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[3\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[0\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[0\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[1\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[1\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[2\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[2\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[3\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[3\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "Warning (15610): No output dependent on input pin \"clr\"" {  } { { "Clock.bdf" "" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 384 48 216 400 "clr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "qd " "Warning (15610): No output dependent on input pin \"qd\"" {  } { { "Clock.bdf" "" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 400 48 216 416 "qd" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_min " "Warning (15610): No output dependent on input pin \"set_min\"" {  } { { "Clock.bdf" "" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 416 48 216 432 "set_min" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_1 " "Warning (15610): No output dependent on input pin \"clk_1\"" {  } { { "Clock.bdf" "" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 552 56 224 568 "clk_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 20:16:20 2023 " "Info: Processing ended: Sun May 21 20:16:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
