#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 25 03:56:21 2022
# Process ID: 10764
# Current directory: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9992 C:\Users\Administrator\Desktop\Code\verilog-base\SerialPort_to_SendData_2\SerialPort_to_SendData.xpr
# Log file: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/vivado.log
# Journal file: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 746.727 ; gain = 121.789
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_test_behav -key {Behavioral:sim_1:Functional:top_test} -tclbatch {top_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 824.457 ; gain = 16.977
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 838.086 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v:60]
ERROR: [VRFC 10-2865] module 'top_test' ignored due to previous errors [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v:60]
ERROR: [VRFC 10-2865] module 'top_test' ignored due to previous errors [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v:60]
ERROR: [VRFC 10-2865] module 'top_test' ignored due to previous errors [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 04:30:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 04:30:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 04:37:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 04:37:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 04:38:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 04:38:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 04:39:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 04:39:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 04:39:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 04:39:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 04:40:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 04:40:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 04:40:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 04:40:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'display_mode' on this module [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_test_behav -key {Behavioral:sim_1:Functional:top_test} -tclbatch {top_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1850.184 ; gain = 0.000
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
run 40 ms
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1850.184 ; gain = 0.000
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol display_mode, assumed default net type wire [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'display_mode' on this module [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1850.184 ; gain = 0.000
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1850.184 ; gain = 0.000
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1850.184 ; gain = 0.000
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1850.184 ; gain = 0.000
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:14:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:14:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:16:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:16:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:16:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:24:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:24:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:25:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:25:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:26:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:26:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:28:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:28:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:29:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:29:01 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Nov 25 05:34:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:34:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:34:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:36:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:36:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 05:37:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 05:37:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1947.035 ; gain = 0.000
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2186.352 ; gain = 0.000
run 40 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_segs_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_recorder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sim_1/new/uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2aeaaa817e24b7fbbc57244c0a8ef0c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'bps_rate' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_running' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_division
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.time_recorder
Compiling module xil_defaultlib.id_display
Compiling module xil_defaultlib.frequency_division(Output_Freque...
Compiling module xil_defaultlib.multi_segs_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 40 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 06:02:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 06:02:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 06:03:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 06:03:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 06:07:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 06:07:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 06:13:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 06:13:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 25 06:14:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/runme.log
[Fri Nov 25 06:14:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
save_wave_config {C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/top_test_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/top_test_behav.wcfg
set_property xsim.view C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/top_test_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 07:52:19 2022...
