{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586040502909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586040502911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  4 17:48:22 2020 " "Processing started: Sat Apr  4 17:48:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586040502911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040502911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040502911 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1586040503178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_decode.v(47) " "Verilog HDL information at pwm_decode.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "ip/PWM/pwm_decode.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/PWM/pwm_decode.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586040511914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/PWM/pwm_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/PWM/pwm_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_decode " "Found entity 1: pwm_decode" {  } { { "ip/PWM/pwm_decode.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/PWM/pwm_decode.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/avalon_fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/avalon_fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial " "Found entity 1: avalon_fast_serial" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_001 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_001" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter " "Found entity 1: avalon_fast_serial_avalon_st_adapter" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_avalon_st_adapter_channel_adapter_0 " "Found entity 1: avalon_fast_serial_avalon_st_adapter_channel_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0 " "Found entity 1: avalon_fast_serial_mm_interconnect_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_fast_serial_mm_interconnect_0_avalon_st_adapter" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_fast_serial_mm_interconnect_0_rsp_mux" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511926 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_fast_serial_mm_interconnect_0_rsp_demux" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_fast_serial_mm_interconnect_0_cmd_mux" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_fast_serial_mm_interconnect_0_cmd_demux" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511930 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_fast_serial_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586040511933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_fast_serial_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586040511933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_router_001_default_decode " "Found entity 1: avalon_fast_serial_mm_interconnect_0_router_001_default_decode" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511933 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_fast_serial_mm_interconnect_0_router_001 " "Found entity 2: avalon_fast_serial_mm_interconnect_0_router_001" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_fast_serial_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586040511933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_fast_serial_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_fast_serial_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586040511933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_fast_serial_mm_interconnect_0_router_default_decode" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511934 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_fast_serial_mm_interconnect_0_router " "Found entity 2: avalon_fast_serial_mm_interconnect_0_router" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/avalon_fast_serial_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_fast_serial_sysid_qsys_0 " "Found entity 1: avalon_fast_serial_sysid_qsys_0" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_sysid_qsys_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/pwm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/pwm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_decoder " "Found entity 1: pwm_decoder" {  } { { "avalon_fast_serial/synthesis/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/pwm_decoder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511944 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511944 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511944 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511944 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511944 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511944 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/led_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/led_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_gpio " "Found entity 1: led_gpio" {  } { { "avalon_fast_serial/synthesis/submodules/led_gpio.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/led_gpio.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/tx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/tx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fastserial " "Found entity 1: tx_fastserial" {  } { { "ip/FASTSERIAL/tx_fastserial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/tx_fastserial.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/rx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/rx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fastserial " "Found entity 1: rx_fastserial" {  } { { "ip/FASTSERIAL/rx_fastserial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/rx_fastserial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/clock_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/clock_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_fastserial " "Found entity 1: clock_fastserial" {  } { { "ip/FASTSERIAL/clock_fastserial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/ip/FASTSERIAL/clock_fastserial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL12.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL12.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12 " "Found entity 1: PLL12" {  } { { "PLL12.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511948 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fast_serial.v(98) " "Verilog HDL Module Instantiation warning at fast_serial.v(98): ignored dangling comma in List of Port Connections" {  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 98 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1586040511949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset_count RESET_COUNT fast_serial.v(100) " "Verilog HDL Declaration information at fast_serial.v(100): object \"reset_count\" differs only in case from object \"RESET_COUNT\" in the same scope" {  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586040511949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fast_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file fast_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 fast_serial " "Found entity 1: fast_serial" {  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040511949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040511949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fast_serial " "Elaborating entity \"fast_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586040512018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12 PLL12:PLL12_inst " "Elaborating entity \"PLL12\" for hierarchy \"PLL12:PLL12_inst\"" {  } { { "fast_serial.v" "PLL12_inst" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL12:PLL12_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL12:PLL12_inst\|altpll:altpll_component\"" {  } { { "PLL12.v" "altpll_component" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12:PLL12_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL12:PLL12_inst\|altpll:altpll_component\"" {  } { { "PLL12.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12:PLL12_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL12:PLL12_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL12 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586040512063 ""}  } { { "PLL12.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/PLL12.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586040512063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL12_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL12_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12_altpll " "Found entity 1: PLL12_altpll" {  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586040512098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040512098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12_altpll PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated " "Elaborating entity \"PLL12_altpll\" for hierarchy \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_fastserial clock_fastserial:clock_for_fastserial " "Elaborating entity \"clock_fastserial\" for hierarchy \"clock_fastserial:clock_for_fastserial\"" {  } { { "fast_serial.v" "clock_for_fastserial" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fastserial rx_fastserial:rx_lite " "Elaborating entity \"rx_fastserial\" for hierarchy \"rx_fastserial:rx_lite\"" {  } { { "fast_serial.v" "rx_lite" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fastserial tx_fastserial:tx_lite " "Elaborating entity \"tx_fastserial\" for hierarchy \"tx_fastserial:tx_lite\"" {  } { { "fast_serial.v" "tx_lite" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial avalon_fast_serial:u0 " "Elaborating entity \"avalon_fast_serial\" for hierarchy \"avalon_fast_serial:u0\"" {  } { { "fast_serial.v" "u0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets avalon_fast_serial:u0\|altera_avalon_st_bytes_to_packets:in_bytes_to_packets " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_st_bytes_to_packets:in_bytes_to_packets\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "in_bytes_to_packets" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_gpio avalon_fast_serial:u0\|led_gpio:led_gpio_slave " "Elaborating entity \"led_gpio\" for hierarchy \"avalon_fast_serial:u0\|led_gpio:led_gpio_slave\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "led_gpio_slave" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master avalon_fast_serial:u0\|altera_avalon_packets_to_master:master " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_packets_to_master:master\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "master" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master avalon_fast_serial:u0\|altera_avalon_packets_to_master:master\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_packets_to_master:master\|packets_to_master:p2m\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes avalon_fast_serial:u0\|altera_avalon_st_packets_to_bytes:out_packets_to_bytes " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"avalon_fast_serial:u0\|altera_avalon_st_packets_to_bytes:out_packets_to_bytes\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "out_packets_to_bytes" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_decoder avalon_fast_serial:u0\|pwm_decoder:pwm_decoder_0 " "Elaborating entity \"pwm_decoder\" for hierarchy \"avalon_fast_serial:u0\|pwm_decoder:pwm_decoder_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "pwm_decoder_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_decode avalon_fast_serial:u0\|pwm_decoder:pwm_decoder_0\|pwm_decode:p1 " "Elaborating entity \"pwm_decode\" for hierarchy \"avalon_fast_serial:u0\|pwm_decoder:pwm_decoder_0\|pwm_decode:p1\"" {  } { { "avalon_fast_serial/synthesis/submodules/pwm_decoder.v" "p1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/pwm_decoder.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_sysid_qsys_0 avalon_fast_serial:u0\|avalon_fast_serial_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"avalon_fast_serial_sysid_qsys_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_sysid_qsys_0:sysid_qsys_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "sysid_qsys_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0 avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "mm_interconnect_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_avalon_master_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "master_avalon_master_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_gpio_slave_avs_s0_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "led_gpio_slave_avs_s0_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_decoder_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_decoder_0_avs_s0_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "pwm_decoder_0_avs_s0_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_avalon_master_agent\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "master_avalon_master_agent" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_slave_avs_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_slave_avs_s0_agent\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "led_gpio_slave_avs_s0_agent" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_slave_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_gpio_slave_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_gpio_slave_avs_s0_agent_rsp_fifo\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "led_gpio_slave_avs_s0_agent_rsp_fifo" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_router avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router:router " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_router\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router:router\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "router" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_router_default_decode avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router:router\|avalon_fast_serial_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_router_default_decode\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router:router\|avalon_fast_serial_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_router_001 avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_router_001\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router_001:router_001\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "router_001" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_router_001_default_decode avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router_001:router_001\|avalon_fast_serial_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_router_001_default_decode\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_router_001:router_001\|avalon_fast_serial_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_avalon_master_limiter\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "master_avalon_master_limiter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_cmd_demux avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_cmd_demux\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "cmd_demux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_cmd_mux avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_cmd_mux\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "cmd_mux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_rsp_demux avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_rsp_demux\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "rsp_demux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_rsp_mux avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_rsp_mux\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "rsp_mux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_avalon_st_adapter avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_mm_interconnect_0:mm_interconnect_0\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "avalon_st_adapter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_channel_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_channel_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter\|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" "channel_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512206 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586040512206 "|fast_serial|avalon_fast_serial:u0|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586040512206 "|fast_serial|avalon_fast_serial:u0|avalon_fast_serial_avalon_st_adapter:avalon_st_adapter|avalon_fast_serial_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_001 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_001\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "avalon_st_adapter_001" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0 avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\|avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0\" for hierarchy \"avalon_fast_serial:u0\|avalon_fast_serial_avalon_st_adapter_001:avalon_st_adapter_001\|avalon_fast_serial_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0\"" {  } { { "avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" "channel_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/avalon_fast_serial_avalon_st_adapter_001.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_fast_serial:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\"" {  } { { "avalon_fast_serial/synthesis/avalon_fast_serial.v" "rst_controller" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/avalon_fast_serial.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040512212 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586040513902 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1586040513931 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1586040513931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586040514668 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586040515681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.map.smsg " "Generated suppressed messages file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040515759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586040515976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586040515976 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586040516103 "|fast_serial|USER_BTN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586040516103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1496 " "Implemented 1496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586040516103 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586040516103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1473 " "Implemented 1473 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586040516103 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1586040516103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586040516103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586040516121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  4 17:48:36 2020 " "Processing ended: Sat Apr  4 17:48:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586040516121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586040516121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586040516121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586040516121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1586040516859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586040516861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  4 17:48:36 2020 " "Processing started: Sat Apr  4 17:48:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586040516861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1586040516861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1586040516861 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1586040516892 ""}
{ "Info" "0" "" "Project  = fast_serial" {  } {  } 0 0 "Project  = fast_serial" 0 0 "Fitter" 0 0 1586040516893 ""}
{ "Info" "0" "" "Revision = fast_serial" {  } {  } 0 0 "Revision = fast_serial" 0 0 "Fitter" 0 0 1586040516893 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1586040516970 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fast_serial 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"fast_serial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586040516978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586040517039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586040517039 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 44 -1 0 } } { "" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1586040517093 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 44 -1 0 } } { "" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1586040517093 ""}  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 44 -1 0 } } { "" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1586040517093 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1586040517208 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1586040517212 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586040517296 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586040517296 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586040517296 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1586040517296 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 3306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586040517301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 3308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586040517301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 3310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586040517301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 3312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586040517301 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1586040517301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586040517303 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1586040518026 ""}
{ "Info" "ISTA_SDC_FOUND" "fast_serial.sdc " "Reading SDC File: 'fast_serial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1586040518035 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586040518037 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1586040518037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1586040518037 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1586040518047 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1586040518053 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586040518054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586040518054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333          clk " "  83.333          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586040518054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.999 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  19.999 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586040518054 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1586040518054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL12:PLL12_inst\|altpll:altpll_component\|PLL12_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1586040518260 ""}  } { { "db/PLL12_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/db/PLL12_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1586040518260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node avalon_fast_serial:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1586040518260 ""}  } { { "avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1586040518260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reg  " "Automatically promoted node reset_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1586040518260 ""}  } { { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1586040518260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586040518540 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1586040518542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1586040518542 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586040518546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586040518550 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586040518554 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586040518554 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586040518556 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586040518617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1586040518619 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586040518619 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS4 " "Node \"ADBUS4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS7 " "Node \"ADBUS7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN0 " "Node \"AIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN1 " "Node \"AIN1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN2 " "Node \"AIN2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN3 " "Node \"AIN3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN4 " "Node \"AIN4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN5 " "Node \"AIN5\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN6 " "Node \"AIN6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN7 " "Node \"AIN7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN8 " "Node \"AIN8\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[10\] " "Node \"A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[11\] " "Node \"A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[12\] " "Node \"A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[13\] " "Node \"A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[8\] " "Node \"A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[9\] " "Node \"A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[0\] " "Node \"BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[1\] " "Node \"BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS4 " "Node \"BDBUS4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BDBUS5 " "Node \"BDBUS5\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAS " "Node \"CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CKE " "Node \"CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_X " "Node \"CLK_X\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_X" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS " "Node \"CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D0 " "Node \"D0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D1 " "Node \"D1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D10 " "Node \"D10\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D11 " "Node \"D11\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D11_R " "Node \"D11_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D12 " "Node \"D12\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D12_R " "Node \"D12_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D13 " "Node \"D13\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D14 " "Node \"D14\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D2 " "Node \"D2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D3 " "Node \"D3\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D6 " "Node \"D6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D7 " "Node \"D7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8 " "Node \"D8\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D9 " "Node \"D9\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[0\] " "Node \"DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[1\] " "Node \"DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[0\] " "Node \"DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[10\] " "Node \"DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[11\] " "Node \"DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[12\] " "Node \"DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[13\] " "Node \"DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[14\] " "Node \"DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[15\] " "Node \"DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[1\] " "Node \"DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[2\] " "Node \"DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[3\] " "Node \"DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[4\] " "Node \"DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[5\] " "Node \"DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[6\] " "Node \"DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[7\] " "Node \"DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[8\] " "Node \"DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[9\] " "Node \"DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MEM_CLK " "Node \"MEM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MEM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO6 " "Node \"PIO6\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO7 " "Node \"PIO7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAS " "Node \"RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_CS " "Node \"SEN_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT1 " "Node \"SEN_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT2 " "Node \"SEN_INT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDI " "Node \"SEN_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDO " "Node \"SEN_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SPC " "Node \"SEN_SPC\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SPC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WE " "Node \"WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586040518723 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1586040518723 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586040518725 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1586040518729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1586040519373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586040519684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1586040519707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1586040520189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586040520189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1586040520564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1586040521685 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1586040521685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1586040521803 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1586040521803 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1586040521803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586040521804 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1586040521928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586040521942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586040522226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586040522227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586040522572 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586040523114 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1586040523451 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 Cyclone 10 LP " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3-V LVTTL N6 " "Pin USER_BTN uses I/O standard 3.3-V LVTTL at N6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS2 3.3-V LVTTL R6 " "Pin BDBUS2 uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS2 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS2" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS3 3.3-V LVTTL T6 " "Pin BDBUS3 uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS3 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK12M 3.3-V LVCMOS M2 " "Pin CLK12M uses I/O standard 3.3-V LVCMOS at M2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLK12M } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK12M" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO5 3.3-V LVTTL C15 " "Pin PIO5 uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO5 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO5" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO4 3.3-V LVTTL D15 " "Pin PIO4 uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO4 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO4" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO1 3.3-V LVTTL F15 " "Pin PIO1 uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO1 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO1" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO2 3.3-V LVTTL F16 " "Pin PIO2 uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO2 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO2" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO0 3.3-V LVTTL F13 " "Pin PIO0 uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO0 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO0" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO3 3.3-V LVTTL D16 " "Pin PIO3 uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO3 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO3" } } } } { "fast_serial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/fast_serial.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586040523456 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1586040523456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.fit.smsg " "Generated suppressed messages file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/output_files/fast_serial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1586040523559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 84 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1270 " "Peak virtual memory: 1270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586040523964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  4 17:48:43 2020 " "Processing ended: Sat Apr  4 17:48:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586040523964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586040523964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586040523964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1586040523964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1586040524749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586040524751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  4 17:48:44 2020 " "Processing started: Sat Apr  4 17:48:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586040524751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1586040524751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1586040524751 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1586040525505 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1586040525530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586040525638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  4 17:48:45 2020 " "Processing ended: Sat Apr  4 17:48:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586040525638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586040525638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586040525638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1586040525638 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1586040525747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1586040526336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586040526337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  4 17:48:46 2020 " "Processing started: Sat Apr  4 17:48:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586040526337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1586040526337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fast_serial -c fast_serial " "Command: quartus_sta fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1586040526338 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1586040526371 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1586040526487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040526547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040526548 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_fast_serial/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1586040526807 ""}
{ "Info" "ISTA_SDC_FOUND" "fast_serial.sdc " "Reading SDC File: 'fast_serial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1586040526817 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586040526817 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586040526817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1586040526818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586040526830 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1586040526840 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586040526845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.226 " "Worst-case setup slack is 10.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.226               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.226               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040526855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040526858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.335 " "Worst-case recovery slack is 15.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.335               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.335               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040526860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.957 " "Worst-case removal slack is 3.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.957               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.957               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040526862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.642 " "Worst-case minimum pulse width slack is 9.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.642               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.642               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.518               0.000 clk  " "   41.518               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040526864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040526864 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040526887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040526887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040526887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040526887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.061 ns " "Worst Case Available Settling Time: 36.061 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040526887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040526887 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586040526887 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586040526890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586040526912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586040527288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586040527433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.812 " "Worst-case setup slack is 10.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.812               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.812               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.674 " "Worst-case recovery slack is 15.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.674               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.674               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.531 " "Worst-case removal slack is 3.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.531               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.531               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.650 " "Worst-case minimum pulse width slack is 9.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.650               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.516               0.000 clk  " "   41.516               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527467 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.307 ns " "Worst Case Available Settling Time: 36.307 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527497 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527497 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586040527497 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586040527500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586040527623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.661 " "Worst-case setup slack is 15.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.661               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.661               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.811 " "Worst-case recovery slack is 17.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.811               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.811               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.756 " "Worst-case removal slack is 1.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.756               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.756               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.759 " "Worst-case minimum pulse width slack is 9.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.759               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.759               0.000 PLL12_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.081               0.000 clk  " "   41.081               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586040527649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586040527649 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.275 ns " "Worst Case Available Settling Time: 38.275 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527677 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586040527677 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586040527677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586040527978 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586040527978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586040528024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  4 17:48:48 2020 " "Processing ended: Sat Apr  4 17:48:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586040528024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586040528024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586040528024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586040528024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1586040528769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586040528770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  4 17:48:48 2020 " "Processing started: Sat Apr  4 17:48:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586040528770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1586040528770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fast_serial -c fast_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1586040528771 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fast_serial.vo /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/simulation/modelsim/ simulation " "Generated file fast_serial.vo in folder \"/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1586040529273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586040529312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  4 17:48:49 2020 " "Processing ended: Sat Apr  4 17:48:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586040529312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586040529312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586040529312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1586040529312 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus Prime Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1586040529442 ""}
