WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500113 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000113 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250114 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250114 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14354422 heartbeat IPC: 1.069 cumulative IPC: 0.617 (Simulation time: 00 hr 01 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_72.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 30377420 heartbeat IPC: 0.6241 cumulative IPC: 0.6217 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 46392648 heartbeat IPC: 0.6244 cumulative IPC: 0.6228 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 62483731 heartbeat IPC: 0.6215 cumulative IPC: 0.6224 (Simulation time: 00 hr 04 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_72.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 78511676 heartbeat IPC: 0.6239 cumulative IPC: 0.6227 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 94534815 heartbeat IPC: 0.6241 cumulative IPC: 0.623 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 110623963 heartbeat IPC: 0.6215 cumulative IPC: 0.6228 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_72.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 126670172 heartbeat IPC: 0.6232 cumulative IPC: 0.6228 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 142694398 heartbeat IPC: 0.6241 cumulative IPC: 0.623 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 158766430 heartbeat IPC: 0.6222 cumulative IPC: 0.6229 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 160559173 cumulative IPC: 0.6228 (Simulation time: 00 hr 11 min 43 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 160559173 cumulative IPC: 0.6228 (Simulation time: 00 hr 11 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_72.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6228 instructions: 100000001 cycles: 160559173
CPU 0 Branch Prediction Accuracy: 70.88% MPKI: 51.7 Average ROB Occupancy at Mispredict: 3.477
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.534
BRANCH_INDIRECT: 35.9
BRANCH_CONDITIONAL: 9.91
BRANCH_DIRECT_CALL: 1.62
BRANCH_INDIRECT_CALL: 2.36
BRANCH_RETURN: 1.33

L1D TOTAL        ACCESS:   34771729 HIT:   31098673 MISS:    3673056
L1D LOAD         ACCESS:   20807696 HIT:   18752687 MISS:    2055009
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13963421 HIT:   12345986 MISS:    1617435
L1D TRANSLATION  ACCESS:        612 HIT:          0 MISS:        612
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.248 cycles
L1I TOTAL        ACCESS:   13528022 HIT:    5281190 MISS:    8246832
L1I LOAD         ACCESS:   13528022 HIT:    5281190 MISS:    8246832
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.193 cycles
L2C TOTAL        ACCESS:    9910915 HIT:    9638281 MISS:     272634
L2C LOAD         ACCESS:    8226442 HIT:    7961178 MISS:     265264
L2C RFO          ACCESS:     582349 HIT:     578327 MISS:       4022
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1101512 HIT:    1098499 MISS:       3013
L2C TRANSLATION  ACCESS:        612 HIT:        277 MISS:        335
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 20.78 cycles
LLC TOTAL        ACCESS:     274783 HIT:     273380 MISS:       1403
LLC LOAD         ACCESS:     265264 HIT:     263870 MISS:       1394
LLC RFO          ACCESS:       4022 HIT:       4022 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5162 HIT:       5162 MISS:          0
LLC TRANSLATION  ACCESS:        335 HIT:        326 MISS:          9
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 194.3 cycles
cpu0_DTLB TOTAL        ACCESS:   27734922 HIT:   26607581 MISS:    1127341
cpu0_DTLB LOAD         ACCESS:   27734922 HIT:   26607581 MISS:    1127341
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.691 cycles
cpu0_ITLB TOTAL        ACCESS:   11998827 HIT:    9649044 MISS:    2349783
cpu0_ITLB LOAD         ACCESS:   11998827 HIT:    9649044 MISS:    2349783
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.957 cycles
cpu0_STLB TOTAL        ACCESS:    2105936 HIT:    2105325 MISS:        611
cpu0_STLB LOAD         ACCESS:    2105936 HIT:    2105325 MISS:        611
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 36.27 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        638
  ROW_BUFFER_MISS:        765
 AVG DBUS CONGESTED CYCLE: 3.951
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
