DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "IEEE"
unitName "std_logic_1164"
)
]
libraryRefs [
"IEEE"
]
)
version "25.1"
appVersion "2012.2a (Build 3)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 173,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 855,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "CLK_PCIE_O"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 626,0
)
*15 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 628,0
)
*16 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_WRITE_O"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 630,0
)
*17 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_WRITEDATA_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 632,0
)
*18 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RD_DMA_0_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 634,0
)
*19 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
uid 636,0
)
*20 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_BYTEENABLE_O"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 638,0
)
*21 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 640,0
)
*22 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_WRITE_O"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 642,0
)
*23 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_WRITEDATA_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
uid 644,0
)
*24 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RD_DMA_1_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 646,0
)
*25 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
uid 648,0
)
*26 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_BYTEENABLE_O"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 650,0
)
*27 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_0_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
uid 652,0
)
*28 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_0_READ_O"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
uid 654,0
)
*29 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_RESPONSE_I"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 656,0
)
*30 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_READDATA_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
uid 658,0
)
*31 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
uid 660,0
)
*32 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_0_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
uid 662,0
)
*33 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_READDATAVALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
uid 664,0
)
*34 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_1_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
uid 666,0
)
*35 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_1_READ_O"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
uid 668,0
)
*36 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_RESPONSE_I"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
uid 670,0
)
*37 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_READDATA_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
uid 672,0
)
*38 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
uid 674,0
)
*39 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_1_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
uid 676,0
)
*40 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_READDATAVALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
uid 678,0
)
*41 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RXM_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
uid 680,0
)
*42 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_ADDRESS_O"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
uid 682,0
)
*43 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_BYTEENABLE_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
uid 684,0
)
*44 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_READ_O"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
uid 686,0
)
*45 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RXM_READDATA_I"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
uid 688,0
)
*46 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RXM_READDATAVALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
uid 690,0
)
*47 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_WRITE_O"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
uid 692,0
)
*48 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_WRITEDATA_O"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
uid 694,0
)
*49 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RXM_RESPONSE_I"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 36
suid 37,0
)
)
uid 698,0
)
*50 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RXM_WRITE_RESPONSE_VALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 38,0
)
)
uid 700,0
)
*51 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN0"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 39,0
)
)
uid 702,0
)
*52 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN1"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 40,0
)
)
uid 704,0
)
*53 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN2"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 41,0
)
)
uid 706,0
)
*54 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN3"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 42,0
)
)
uid 708,0
)
*55 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN4"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 43,0
)
)
uid 710,0
)
*56 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN5"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 44,0
)
)
uid 712,0
)
*57 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN6"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 45,0
)
)
uid 714,0
)
*58 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN7"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 46,0
)
)
uid 716,0
)
*59 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN8"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 47,0
)
)
uid 718,0
)
*60 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN9"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 48,0
)
)
uid 720,0
)
*61 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN10"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 49,0
)
)
uid 722,0
)
*62 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN11"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 50,0
)
)
uid 724,0
)
*63 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN12"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 51,0
)
)
uid 726,0
)
*64 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN13"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 52,0
)
)
uid 728,0
)
*65 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN14"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 53,0
)
)
uid 730,0
)
*66 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN15"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 54,0
)
)
uid 732,0
)
*67 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN0_N"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 55,0
)
)
uid 734,0
)
*68 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN1_N"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 56,0
)
)
uid 736,0
)
*69 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN2_N"
t "std_logic"
preAdd 0
posAdd 0
o 56
suid 57,0
)
)
uid 738,0
)
*70 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN3_N"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 58,0
)
)
uid 740,0
)
*71 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN4_N"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 59,0
)
)
uid 742,0
)
*72 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN5_N"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 60,0
)
)
uid 744,0
)
*73 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN6_N"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 61,0
)
)
uid 746,0
)
*74 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN7_N"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 62,0
)
)
uid 748,0
)
*75 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN8_N"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 63,0
)
)
uid 750,0
)
*76 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN9_N"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 64,0
)
)
uid 752,0
)
*77 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN10_N"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 65,0
)
)
uid 754,0
)
*78 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN11_N"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 66,0
)
)
uid 756,0
)
*79 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN12_N"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 67,0
)
)
uid 758,0
)
*80 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN13_N"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 68,0
)
)
uid 760,0
)
*81 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN14_N"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 69,0
)
)
uid 762,0
)
*82 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN15_N"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 70,0
)
)
uid 764,0
)
*83 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT0"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 71,0
)
)
uid 766,0
)
*84 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT1"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 72,0
)
)
uid 768,0
)
*85 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT2"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 73,0
)
)
uid 770,0
)
*86 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT3"
t "std_logic"
preAdd 0
posAdd 0
o 73
suid 74,0
)
)
uid 772,0
)
*87 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT4"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 75,0
)
)
uid 774,0
)
*88 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT5"
t "std_logic"
preAdd 0
posAdd 0
o 75
suid 76,0
)
)
uid 776,0
)
*89 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT6"
t "std_logic"
preAdd 0
posAdd 0
o 76
suid 77,0
)
)
uid 778,0
)
*90 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT7"
t "std_logic"
preAdd 0
posAdd 0
o 77
suid 78,0
)
)
uid 780,0
)
*91 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT8"
t "std_logic"
preAdd 0
posAdd 0
o 78
suid 79,0
)
)
uid 782,0
)
*92 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT9"
t "std_logic"
preAdd 0
posAdd 0
o 79
suid 80,0
)
)
uid 784,0
)
*93 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT10"
t "std_logic"
preAdd 0
posAdd 0
o 80
suid 81,0
)
)
uid 786,0
)
*94 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT11"
t "std_logic"
preAdd 0
posAdd 0
o 81
suid 82,0
)
)
uid 788,0
)
*95 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT12"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 83,0
)
)
uid 790,0
)
*96 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT13"
t "std_logic"
preAdd 0
posAdd 0
o 83
suid 84,0
)
)
uid 792,0
)
*97 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT14"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 85,0
)
)
uid 794,0
)
*98 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT15"
t "std_logic"
preAdd 0
posAdd 0
o 85
suid 86,0
)
)
uid 796,0
)
*99 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT0_N"
t "std_logic"
preAdd 0
posAdd 0
o 86
suid 87,0
)
)
uid 798,0
)
*100 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT1_N"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 88,0
)
)
uid 800,0
)
*101 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT2_N"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 89,0
)
)
uid 802,0
)
*102 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT3_N"
t "std_logic"
preAdd 0
posAdd 0
o 89
suid 90,0
)
)
uid 804,0
)
*103 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT4_N"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 91,0
)
)
uid 806,0
)
*104 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT5_N"
t "std_logic"
preAdd 0
posAdd 0
o 91
suid 92,0
)
)
uid 808,0
)
*105 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT6_N"
t "std_logic"
preAdd 0
posAdd 0
o 92
suid 93,0
)
)
uid 810,0
)
*106 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT7_N"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 94,0
)
)
uid 812,0
)
*107 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT8_N"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 95,0
)
)
uid 814,0
)
*108 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT9_N"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 96,0
)
)
uid 816,0
)
*109 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT10_N"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 97,0
)
)
uid 818,0
)
*110 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT11_N"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 98,0
)
)
uid 820,0
)
*111 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT12_N"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 99,0
)
)
uid 822,0
)
*112 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT13_N"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 100,0
)
)
uid 824,0
)
*113 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT14_N"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 101,0
)
)
uid 826,0
)
*114 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT15_N"
t "std_logic"
preAdd 0
posAdd 0
o 101
suid 102,0
)
)
uid 828,0
)
*115 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "USER_MSIX_VALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 103,0
)
)
uid 830,0
)
*116 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "USER_MSIX_READY_O"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 104,0
)
)
uid 832,0
)
*117 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "USER_MSIX_DATA_I"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 104
suid 105,0
)
)
uid 834,0
)
*118 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "PIN_PERST_I"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 106,0
)
)
uid 836,0
)
*119 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "CLK_REF_I_0"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 109,0
)
)
uid 842,0
)
*120 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "CLK_REF_I_1"
t "std_logic"
preAdd 0
posAdd 0
o 107
suid 110,0
)
)
uid 844,0
)
*121 (LogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "RST_PCIE_N_O"
t "std_logic"
preAdd 0
posAdd 0
o 108
suid 111,0
)
)
uid 846,0
)
*122 (LogPort
port (LogicalPort
lang 1
decl (Decl
n "NINIT_DONE_I"
t "std_logic"
preAdd 0
posAdd 0
o 109
suid 112,0
)
)
uid 848,0
)
*123 (LogPort
port (LogicalPort
decl (Decl
n "WR_DMA_2_WAITREQUEST_I"
t "std_logic"
o 110
suid 139,0
)
)
uid 1318,0
)
*124 (LogPort
port (LogicalPort
decl (Decl
n "WR_DMA_2_READDATA_I"
t "std_logic_vector"
b "(511DOWNTO 0)"
o 111
suid 141,0
)
)
uid 1320,0
)
*125 (LogPort
port (LogicalPort
decl (Decl
n "WR_DMA_2_READDATAVALID_I"
t "std_logic"
o 112
suid 142,0
)
)
uid 1322,0
)
*126 (LogPort
port (LogicalPort
decl (Decl
n "WR_DMA_2_RESPONSE_I"
t "std_logIc_vector"
b "(1 DOWNTO 0)"
o 113
suid 143,0
)
)
uid 1324,0
)
*127 (LogPort
port (LogicalPort
decl (Decl
n "RD_DMA_2_WAITREQUEST_I"
t "std_logic"
o 114
suid 145,0
)
)
uid 1326,0
)
*128 (LogPort
port (LogicalPort
decl (Decl
n "WR_DMA_3_READDATAVALID_I"
t "std_logic"
o 115
suid 147,0
)
)
uid 1328,0
)
*129 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 116
suid 149,0
)
)
uid 1330,0
)
*130 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_BYTEENABLE_O"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 117
suid 150,0
)
)
uid 1332,0
)
*131 (LogPort
port (LogicalPort
decl (Decl
n "WR_DMA_3_WAITREQUEST_I"
t "std_logic"
o 118
suid 152,0
)
)
uid 1334,0
)
*132 (LogPort
port (LogicalPort
decl (Decl
n "WR_DMA_3_READDATA_I"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 119
suid 153,0
)
)
uid 1336,0
)
*133 (LogPort
port (LogicalPort
m 1
decl (Decl
n "WR_DMA_3_ADDRESS_O"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 120
suid 154,0
)
)
uid 1338,0
)
*134 (LogPort
port (LogicalPort
decl (Decl
n "RD_DMA_3_WAITREQUEST_I"
t "std_logic"
o 121
suid 156,0
)
)
uid 1340,0
)
*135 (LogPort
port (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 122
suid 159,0
)
)
uid 1342,0
)
*136 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_WRITEDATA_O"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 123
suid 160,0
)
)
uid 1344,0
)
*137 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 124
suid 161,0
)
)
uid 1346,0
)
*138 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_WRITE_O"
t "std_logic"
o 125
suid 162,0
)
)
uid 1348,0
)
*139 (LogPort
port (LogicalPort
m 1
decl (Decl
n "WR_DMA_3_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 126
suid 163,0
)
)
uid 1350,0
)
*140 (LogPort
port (LogicalPort
decl (Decl
n "WR_DMA_3_RESPONSE_I"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 127
suid 164,0
)
)
uid 1352,0
)
*141 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_ADDRESS_O"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 128
suid 165,0
)
)
uid 1354,0
)
*142 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_WRITE_O"
t "std_logic"
o 129
suid 166,0
)
)
uid 1356,0
)
*143 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_WRITEDATA_O"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 130
suid 167,0
)
)
uid 1358,0
)
*144 (LogPort
port (LogicalPort
m 1
decl (Decl
n "WR_DMA_3_READ_O"
t "std_logic"
o 131
suid 168,0
)
)
uid 1360,0
)
*145 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_BYTEENABLE_O"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 132
suid 169,0
)
)
uid 1362,0
)
*146 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_ADDRESS_O"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 133
suid 170,0
)
)
uid 1364,0
)
*147 (LogPort
port (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_READ_O"
t "std_logic"
o 134
suid 171,0
)
)
uid 1366,0
)
*148 (LogPort
port (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_ADDRESS_O"
t "std_logic_vector"
b "(25DOWNTO 0)"
o 135
suid 172,0
)
)
uid 1368,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 868,0
optionalChildren [
*149 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *150 (MRCItem
litem &1
pos 135
dimension 20
)
uid 870,0
optionalChildren [
*151 (MRCItem
litem &2
pos 0
dimension 20
uid 871,0
)
*152 (MRCItem
litem &3
pos 1
dimension 23
uid 872,0
)
*153 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 873,0
)
*154 (MRCItem
litem &14
pos 0
dimension 20
uid 627,0
)
*155 (MRCItem
litem &15
pos 1
dimension 20
uid 629,0
)
*156 (MRCItem
litem &16
pos 2
dimension 20
uid 631,0
)
*157 (MRCItem
litem &17
pos 3
dimension 20
uid 633,0
)
*158 (MRCItem
litem &18
pos 4
dimension 20
uid 635,0
)
*159 (MRCItem
litem &19
pos 5
dimension 20
uid 637,0
)
*160 (MRCItem
litem &20
pos 6
dimension 20
uid 639,0
)
*161 (MRCItem
litem &21
pos 7
dimension 20
uid 641,0
)
*162 (MRCItem
litem &22
pos 8
dimension 20
uid 643,0
)
*163 (MRCItem
litem &23
pos 9
dimension 20
uid 645,0
)
*164 (MRCItem
litem &24
pos 10
dimension 20
uid 647,0
)
*165 (MRCItem
litem &25
pos 11
dimension 20
uid 649,0
)
*166 (MRCItem
litem &26
pos 12
dimension 20
uid 651,0
)
*167 (MRCItem
litem &27
pos 13
dimension 20
uid 653,0
)
*168 (MRCItem
litem &28
pos 14
dimension 20
uid 655,0
)
*169 (MRCItem
litem &29
pos 15
dimension 20
uid 657,0
)
*170 (MRCItem
litem &30
pos 16
dimension 20
uid 659,0
)
*171 (MRCItem
litem &31
pos 17
dimension 20
uid 661,0
)
*172 (MRCItem
litem &32
pos 18
dimension 20
uid 663,0
)
*173 (MRCItem
litem &33
pos 19
dimension 20
uid 665,0
)
*174 (MRCItem
litem &34
pos 20
dimension 20
uid 667,0
)
*175 (MRCItem
litem &35
pos 21
dimension 20
uid 669,0
)
*176 (MRCItem
litem &36
pos 22
dimension 20
uid 671,0
)
*177 (MRCItem
litem &37
pos 23
dimension 20
uid 673,0
)
*178 (MRCItem
litem &38
pos 24
dimension 20
uid 675,0
)
*179 (MRCItem
litem &39
pos 25
dimension 20
uid 677,0
)
*180 (MRCItem
litem &40
pos 26
dimension 20
uid 679,0
)
*181 (MRCItem
litem &41
pos 27
dimension 20
uid 681,0
)
*182 (MRCItem
litem &42
pos 28
dimension 20
uid 683,0
)
*183 (MRCItem
litem &43
pos 29
dimension 20
uid 685,0
)
*184 (MRCItem
litem &44
pos 30
dimension 20
uid 687,0
)
*185 (MRCItem
litem &45
pos 31
dimension 20
uid 689,0
)
*186 (MRCItem
litem &46
pos 32
dimension 20
uid 691,0
)
*187 (MRCItem
litem &47
pos 33
dimension 20
uid 693,0
)
*188 (MRCItem
litem &48
pos 34
dimension 20
uid 695,0
)
*189 (MRCItem
litem &49
pos 35
dimension 20
uid 699,0
)
*190 (MRCItem
litem &50
pos 36
dimension 20
uid 701,0
)
*191 (MRCItem
litem &51
pos 37
dimension 20
uid 703,0
)
*192 (MRCItem
litem &52
pos 38
dimension 20
uid 705,0
)
*193 (MRCItem
litem &53
pos 39
dimension 20
uid 707,0
)
*194 (MRCItem
litem &54
pos 40
dimension 20
uid 709,0
)
*195 (MRCItem
litem &55
pos 41
dimension 20
uid 711,0
)
*196 (MRCItem
litem &56
pos 42
dimension 20
uid 713,0
)
*197 (MRCItem
litem &57
pos 43
dimension 20
uid 715,0
)
*198 (MRCItem
litem &58
pos 44
dimension 20
uid 717,0
)
*199 (MRCItem
litem &59
pos 45
dimension 20
uid 719,0
)
*200 (MRCItem
litem &60
pos 46
dimension 20
uid 721,0
)
*201 (MRCItem
litem &61
pos 47
dimension 20
uid 723,0
)
*202 (MRCItem
litem &62
pos 48
dimension 20
uid 725,0
)
*203 (MRCItem
litem &63
pos 49
dimension 20
uid 727,0
)
*204 (MRCItem
litem &64
pos 50
dimension 20
uid 729,0
)
*205 (MRCItem
litem &65
pos 51
dimension 20
uid 731,0
)
*206 (MRCItem
litem &66
pos 52
dimension 20
uid 733,0
)
*207 (MRCItem
litem &67
pos 53
dimension 20
uid 735,0
)
*208 (MRCItem
litem &68
pos 54
dimension 20
uid 737,0
)
*209 (MRCItem
litem &69
pos 55
dimension 20
uid 739,0
)
*210 (MRCItem
litem &70
pos 56
dimension 20
uid 741,0
)
*211 (MRCItem
litem &71
pos 57
dimension 20
uid 743,0
)
*212 (MRCItem
litem &72
pos 58
dimension 20
uid 745,0
)
*213 (MRCItem
litem &73
pos 59
dimension 20
uid 747,0
)
*214 (MRCItem
litem &74
pos 60
dimension 20
uid 749,0
)
*215 (MRCItem
litem &75
pos 61
dimension 20
uid 751,0
)
*216 (MRCItem
litem &76
pos 62
dimension 20
uid 753,0
)
*217 (MRCItem
litem &77
pos 63
dimension 20
uid 755,0
)
*218 (MRCItem
litem &78
pos 64
dimension 20
uid 757,0
)
*219 (MRCItem
litem &79
pos 65
dimension 20
uid 759,0
)
*220 (MRCItem
litem &80
pos 66
dimension 20
uid 761,0
)
*221 (MRCItem
litem &81
pos 67
dimension 20
uid 763,0
)
*222 (MRCItem
litem &82
pos 68
dimension 20
uid 765,0
)
*223 (MRCItem
litem &83
pos 69
dimension 20
uid 767,0
)
*224 (MRCItem
litem &84
pos 70
dimension 20
uid 769,0
)
*225 (MRCItem
litem &85
pos 71
dimension 20
uid 771,0
)
*226 (MRCItem
litem &86
pos 72
dimension 20
uid 773,0
)
*227 (MRCItem
litem &87
pos 73
dimension 20
uid 775,0
)
*228 (MRCItem
litem &88
pos 74
dimension 20
uid 777,0
)
*229 (MRCItem
litem &89
pos 75
dimension 20
uid 779,0
)
*230 (MRCItem
litem &90
pos 76
dimension 20
uid 781,0
)
*231 (MRCItem
litem &91
pos 77
dimension 20
uid 783,0
)
*232 (MRCItem
litem &92
pos 78
dimension 20
uid 785,0
)
*233 (MRCItem
litem &93
pos 79
dimension 20
uid 787,0
)
*234 (MRCItem
litem &94
pos 80
dimension 20
uid 789,0
)
*235 (MRCItem
litem &95
pos 81
dimension 20
uid 791,0
)
*236 (MRCItem
litem &96
pos 82
dimension 20
uid 793,0
)
*237 (MRCItem
litem &97
pos 83
dimension 20
uid 795,0
)
*238 (MRCItem
litem &98
pos 84
dimension 20
uid 797,0
)
*239 (MRCItem
litem &99
pos 85
dimension 20
uid 799,0
)
*240 (MRCItem
litem &100
pos 86
dimension 20
uid 801,0
)
*241 (MRCItem
litem &101
pos 87
dimension 20
uid 803,0
)
*242 (MRCItem
litem &102
pos 88
dimension 20
uid 805,0
)
*243 (MRCItem
litem &103
pos 89
dimension 20
uid 807,0
)
*244 (MRCItem
litem &104
pos 90
dimension 20
uid 809,0
)
*245 (MRCItem
litem &105
pos 91
dimension 20
uid 811,0
)
*246 (MRCItem
litem &106
pos 92
dimension 20
uid 813,0
)
*247 (MRCItem
litem &107
pos 93
dimension 20
uid 815,0
)
*248 (MRCItem
litem &108
pos 94
dimension 20
uid 817,0
)
*249 (MRCItem
litem &109
pos 95
dimension 20
uid 819,0
)
*250 (MRCItem
litem &110
pos 96
dimension 20
uid 821,0
)
*251 (MRCItem
litem &111
pos 97
dimension 20
uid 823,0
)
*252 (MRCItem
litem &112
pos 98
dimension 20
uid 825,0
)
*253 (MRCItem
litem &113
pos 99
dimension 20
uid 827,0
)
*254 (MRCItem
litem &114
pos 100
dimension 20
uid 829,0
)
*255 (MRCItem
litem &115
pos 101
dimension 20
uid 831,0
)
*256 (MRCItem
litem &116
pos 102
dimension 20
uid 833,0
)
*257 (MRCItem
litem &117
pos 103
dimension 20
uid 835,0
)
*258 (MRCItem
litem &118
pos 104
dimension 20
uid 837,0
)
*259 (MRCItem
litem &119
pos 105
dimension 20
uid 843,0
)
*260 (MRCItem
litem &120
pos 106
dimension 20
uid 845,0
)
*261 (MRCItem
litem &121
pos 107
dimension 20
uid 847,0
)
*262 (MRCItem
litem &122
pos 108
dimension 20
uid 849,0
)
*263 (MRCItem
litem &123
pos 109
dimension 20
uid 1319,0
)
*264 (MRCItem
litem &124
pos 110
dimension 20
uid 1321,0
)
*265 (MRCItem
litem &125
pos 111
dimension 20
uid 1323,0
)
*266 (MRCItem
litem &126
pos 112
dimension 20
uid 1325,0
)
*267 (MRCItem
litem &127
pos 113
dimension 20
uid 1327,0
)
*268 (MRCItem
litem &128
pos 114
dimension 20
uid 1329,0
)
*269 (MRCItem
litem &129
pos 115
dimension 20
uid 1331,0
)
*270 (MRCItem
litem &130
pos 116
dimension 20
uid 1333,0
)
*271 (MRCItem
litem &131
pos 117
dimension 20
uid 1335,0
)
*272 (MRCItem
litem &132
pos 118
dimension 20
uid 1337,0
)
*273 (MRCItem
litem &133
pos 119
dimension 20
uid 1339,0
)
*274 (MRCItem
litem &134
pos 120
dimension 20
uid 1341,0
)
*275 (MRCItem
litem &135
pos 121
dimension 20
uid 1343,0
)
*276 (MRCItem
litem &136
pos 122
dimension 20
uid 1345,0
)
*277 (MRCItem
litem &137
pos 123
dimension 20
uid 1347,0
)
*278 (MRCItem
litem &138
pos 124
dimension 20
uid 1349,0
)
*279 (MRCItem
litem &139
pos 125
dimension 20
uid 1351,0
)
*280 (MRCItem
litem &140
pos 126
dimension 20
uid 1353,0
)
*281 (MRCItem
litem &141
pos 127
dimension 20
uid 1355,0
)
*282 (MRCItem
litem &142
pos 128
dimension 20
uid 1357,0
)
*283 (MRCItem
litem &143
pos 129
dimension 20
uid 1359,0
)
*284 (MRCItem
litem &144
pos 130
dimension 20
uid 1361,0
)
*285 (MRCItem
litem &145
pos 131
dimension 20
uid 1363,0
)
*286 (MRCItem
litem &146
pos 132
dimension 20
uid 1365,0
)
*287 (MRCItem
litem &147
pos 133
dimension 20
uid 1367,0
)
*288 (MRCItem
litem &148
pos 134
dimension 20
uid 1369,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 874,0
optionalChildren [
*289 (MRCItem
litem &5
pos 0
dimension 20
uid 875,0
)
*290 (MRCItem
litem &7
pos 1
dimension 50
uid 876,0
)
*291 (MRCItem
litem &8
pos 2
dimension 100
uid 877,0
)
*292 (MRCItem
litem &9
pos 3
dimension 50
uid 878,0
)
*293 (MRCItem
litem &10
pos 4
dimension 100
uid 879,0
)
*294 (MRCItem
litem &11
pos 5
dimension 100
uid 880,0
)
*295 (MRCItem
litem &12
pos 6
dimension 50
uid 881,0
)
*296 (MRCItem
litem &13
pos 7
dimension 80
uid 882,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 869,0
vaOverrides [
]
)
]
)
uid 854,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *297 (LEmptyRow
)
uid 884,0
optionalChildren [
*298 (RefLabelRowHdr
)
*299 (TitleRowHdr
)
*300 (FilterRowHdr
)
*301 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*302 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*303 (GroupColHdr
tm "GroupColHdrMgr"
)
*304 (NameColHdr
tm "GenericNameColHdrMgr"
)
*305 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*306 (InitColHdr
tm "GenericValueColHdrMgr"
)
*307 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*308 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 896,0
optionalChildren [
*309 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *310 (MRCItem
litem &297
pos 0
dimension 20
)
uid 898,0
optionalChildren [
*311 (MRCItem
litem &298
pos 0
dimension 20
uid 899,0
)
*312 (MRCItem
litem &299
pos 1
dimension 23
uid 900,0
)
*313 (MRCItem
litem &300
pos 2
hidden 1
dimension 20
uid 901,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 902,0
optionalChildren [
*314 (MRCItem
litem &301
pos 0
dimension 20
uid 903,0
)
*315 (MRCItem
litem &303
pos 1
dimension 50
uid 904,0
)
*316 (MRCItem
litem &304
pos 2
dimension 100
uid 905,0
)
*317 (MRCItem
litem &305
pos 3
dimension 100
uid 906,0
)
*318 (MRCItem
litem &306
pos 4
dimension 50
uid 907,0
)
*319 (MRCItem
litem &307
pos 5
dimension 50
uid 908,0
)
*320 (MRCItem
litem &308
pos 6
dimension 80
uid 909,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 897,0
vaOverrides [
]
)
]
)
uid 883,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_pcie\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_pcie\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_pcie"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_pcie"
)
(vvPair
variable "date"
value "02/03/2023"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "02"
)
(vvPair
variable "entity_name"
value "fdas_pcie"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "03/02/23"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "09:51:52"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "fdas_top_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/FDAS_TOP/fdas_top_lib/designcheck"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "fdas_pcie"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_pcie\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_pcie\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fdas"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "09:59:37"
)
(vvPair
variable "unit"
value "fdas_pcie"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 853,0
optionalChildren [
*321 (SymbolBody
uid 8,0
optionalChildren [
*322 (CptPort
uid 63,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,97625,62750,98375"
)
tg (CPTG
uid 65,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66,0
va (VaSet
)
xt "55500,97500,61000,98500"
st "CLK_PCIE_O"
ju 2
blo "61000,98300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 67,0
va (VaSet
)
xt "2000,7000,17500,8000"
st "CLK_PCIE_O                 : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "CLK_PCIE_O"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*323 (CptPort
uid 68,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,26625,62750,27375"
)
tg (CPTG
uid 70,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71,0
va (VaSet
)
xt "47800,26500,61000,27500"
st "RD_DMA_0_ADDRESS_O : (25:0)"
ju 2
blo "61000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 72,0
va (VaSet
)
xt "2000,8000,27700,9000"
st "RD_DMA_0_ADDRESS_O         : out    std_logic_vector (25 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*324 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,29625,62750,30375"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "52000,29500,61000,30500"
st "RD_DMA_0_WRITE_O"
ju 2
blo "61000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 77,0
va (VaSet
)
xt "2000,9000,19800,10000"
st "RD_DMA_0_WRITE_O           : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_WRITE_O"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*325 (CptPort
uid 78,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,25625,62750,26375"
)
tg (CPTG
uid 80,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81,0
va (VaSet
)
xt "46500,25500,61000,26500"
st "RD_DMA_0_WRITEDATA_O : (511:0)"
ju 2
blo "61000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 82,0
va (VaSet
)
xt "2000,10000,28600,11000"
st "RD_DMA_0_WRITEDATA_O       : out    std_logic_vector (511 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_WRITEDATA_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*326 (CptPort
uid 83,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,24625,62750,25375"
)
tg (CPTG
uid 85,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86,0
va (VaSet
)
xt "48800,24500,61000,25500"
st "RD_DMA_0_WAITREQUEST_I"
ju 2
blo "61000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 87,0
va (VaSet
)
xt "2000,11000,21200,12000"
st "RD_DMA_0_WAITREQUEST_I     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RD_DMA_0_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*327 (CptPort
uid 88,0
ps "OnEdgeStrategy"
shape (Triangle
uid 89,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,27625,62750,28375"
)
tg (CPTG
uid 90,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91,0
va (VaSet
)
xt "46400,27500,61000,28500"
st "RD_DMA_0_BURSTCOUNT_O : (3:0)"
ju 2
blo "61000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 92,0
va (VaSet
)
xt "2000,12000,28500,13000"
st "RD_DMA_0_BURSTCOUNT_O      : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*328 (CptPort
uid 93,0
ps "OnEdgeStrategy"
shape (Triangle
uid 94,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,28625,62750,29375"
)
tg (CPTG
uid 95,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 96,0
va (VaSet
)
xt "46600,28500,61000,29500"
st "RD_DMA_0_BYTEENABLE_O : (63:0)"
ju 2
blo "61000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 97,0
va (VaSet
)
xt "2000,13000,28300,14000"
st "RD_DMA_0_BYTEENABLE_O      : out    std_logic_vector (63 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_BYTEENABLE_O"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*329 (CptPort
uid 98,0
ps "OnEdgeStrategy"
shape (Triangle
uid 99,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,41625,62750,42375"
)
tg (CPTG
uid 100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 101,0
va (VaSet
)
xt "47800,41500,61000,42500"
st "RD_DMA_1_ADDRESS_O : (25:0)"
ju 2
blo "61000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 102,0
va (VaSet
)
xt "2000,14000,27700,15000"
st "RD_DMA_1_ADDRESS_O         : out    std_logic_vector (25 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*330 (CptPort
uid 103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,44625,62750,45375"
)
tg (CPTG
uid 105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 106,0
va (VaSet
)
xt "52000,44500,61000,45500"
st "RD_DMA_1_WRITE_O"
ju 2
blo "61000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 107,0
va (VaSet
)
xt "2000,15000,19800,16000"
st "RD_DMA_1_WRITE_O           : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_WRITE_O"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*331 (CptPort
uid 108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 109,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,40625,62750,41375"
)
tg (CPTG
uid 110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 111,0
va (VaSet
)
xt "46500,40500,61000,41500"
st "RD_DMA_1_WRITEDATA_O : (511:0)"
ju 2
blo "61000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 112,0
va (VaSet
)
xt "2000,16000,28600,17000"
st "RD_DMA_1_WRITEDATA_O       : out    std_logic_vector (511 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_WRITEDATA_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*332 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,39625,62750,40375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "48800,39500,61000,40500"
st "RD_DMA_1_WAITREQUEST_I"
ju 2
blo "61000,40300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 117,0
va (VaSet
)
xt "2000,17000,21200,18000"
st "RD_DMA_1_WAITREQUEST_I     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RD_DMA_1_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*333 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,42625,62750,43375"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 121,0
va (VaSet
)
xt "46400,42500,61000,43500"
st "RD_DMA_1_BURSTCOUNT_O : (3:0)"
ju 2
blo "61000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 122,0
va (VaSet
)
xt "2000,18000,28500,19000"
st "RD_DMA_1_BURSTCOUNT_O      : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*334 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,43625,62750,44375"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "46600,43500,61000,44500"
st "RD_DMA_1_BYTEENABLE_O : (63:0)"
ju 2
blo "61000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 127,0
va (VaSet
)
xt "2000,19000,28300,20000"
st "RD_DMA_1_BYTEENABLE_O      : out    std_logic_vector (63 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_BYTEENABLE_O"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*335 (CptPort
uid 128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 129,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,19625,62750,20375"
)
tg (CPTG
uid 130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 131,0
va (VaSet
)
xt "47600,19500,61000,20500"
st "WR_DMA_0_ADDRESS_O : (25:0)"
ju 2
blo "61000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 132,0
va (VaSet
)
xt "2000,20000,27900,21000"
st "WR_DMA_0_ADDRESS_O         : out    std_logic_vector (25 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_0_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*336 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,21625,62750,22375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "52200,21500,61000,22500"
st "WR_DMA_0_READ_O"
ju 2
blo "61000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 137,0
va (VaSet
)
xt "2000,21000,19800,22000"
st "WR_DMA_0_READ_O            : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_0_READ_O"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*337 (CptPort
uid 138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 139,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,22625,62750,23375"
)
tg (CPTG
uid 140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 141,0
va (VaSet
)
xt "47900,22500,61000,23500"
st "WR_DMA_0_RESPONSE_I : (1:0)"
ju 2
blo "61000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 142,0
va (VaSet
)
xt "2000,22000,27200,23000"
st "WR_DMA_0_RESPONSE_I        : in     std_logic_vector (1 downto 0) ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_RESPONSE_I"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*338 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,17625,62750,18375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
)
xt "47100,17500,61000,18500"
st "WR_DMA_0_READDATA_I : (511:0)"
ju 2
blo "61000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 147,0
va (VaSet
)
xt "2000,23000,28000,24000"
st "WR_DMA_0_READDATA_I        : in     std_logic_vector (511 downto 0) ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_READDATA_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*339 (CptPort
uid 148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 149,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,16625,62750,17375"
)
tg (CPTG
uid 150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 151,0
va (VaSet
)
xt "48600,16500,61000,17500"
st "WR_DMA_0_WAITREQUEST_I"
ju 2
blo "61000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 152,0
va (VaSet
)
xt "2000,24000,21400,25000"
st "WR_DMA_0_WAITREQUEST_I     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*340 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,20625,62750,21375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "46200,20500,61000,21500"
st "WR_DMA_0_BURSTCOUNT_O : (3:0)"
ju 2
blo "61000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 157,0
va (VaSet
)
xt "2000,25000,28700,26000"
st "WR_DMA_0_BURSTCOUNT_O      : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_0_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*341 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,18625,62750,19375"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 161,0
va (VaSet
)
xt "47900,18500,61000,19500"
st "WR_DMA_0_READDATAVALID_I"
ju 2
blo "61000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 162,0
va (VaSet
)
xt "2000,26000,21700,27000"
st "WR_DMA_0_READDATAVALID_I   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_READDATAVALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*342 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,34625,62750,35375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
)
xt "47600,34500,61000,35500"
st "WR_DMA_1_ADDRESS_O : (25:0)"
ju 2
blo "61000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 167,0
va (VaSet
)
xt "2000,27000,27900,28000"
st "WR_DMA_1_ADDRESS_O         : out    std_logic_vector (25 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_1_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*343 (CptPort
uid 168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,36625,62750,37375"
)
tg (CPTG
uid 170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 171,0
va (VaSet
)
xt "52200,36500,61000,37500"
st "WR_DMA_1_READ_O"
ju 2
blo "61000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 172,0
va (VaSet
)
xt "2000,28000,19800,29000"
st "WR_DMA_1_READ_O            : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_1_READ_O"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*344 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,37625,62750,38375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "47900,37500,61000,38500"
st "WR_DMA_1_RESPONSE_I : (1:0)"
ju 2
blo "61000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 177,0
va (VaSet
)
xt "2000,29000,27200,30000"
st "WR_DMA_1_RESPONSE_I        : in     std_logic_vector (1 downto 0) ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_RESPONSE_I"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*345 (CptPort
uid 178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 179,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,32625,62750,33375"
)
tg (CPTG
uid 180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 181,0
va (VaSet
)
xt "47100,32500,61000,33500"
st "WR_DMA_1_READDATA_I : (511:0)"
ju 2
blo "61000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 182,0
va (VaSet
)
xt "2000,30000,28000,31000"
st "WR_DMA_1_READDATA_I        : in     std_logic_vector (511 downto 0) ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_READDATA_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*346 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,31625,62750,32375"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 186,0
va (VaSet
)
xt "48600,31500,61000,32500"
st "WR_DMA_1_WAITREQUEST_I"
ju 2
blo "61000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 187,0
va (VaSet
)
xt "2000,31000,21400,32000"
st "WR_DMA_1_WAITREQUEST_I     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*347 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,35625,62750,36375"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 191,0
va (VaSet
)
xt "46200,35500,61000,36500"
st "WR_DMA_1_BURSTCOUNT_O : (3:0)"
ju 2
blo "61000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 192,0
va (VaSet
)
xt "2000,32000,28700,33000"
st "WR_DMA_1_BURSTCOUNT_O      : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_1_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
)
*348 (CptPort
uid 193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 194,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,33625,62750,34375"
)
tg (CPTG
uid 195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "47900,33500,61000,34500"
st "WR_DMA_1_READDATAVALID_I"
ju 2
blo "61000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 197,0
va (VaSet
)
xt "2000,33000,21700,34000"
st "WR_DMA_1_READDATAVALID_I   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_READDATAVALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
)
*349 (CptPort
uid 198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,4625,62750,5375"
)
tg (CPTG
uid 200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 201,0
va (VaSet
)
xt "51600,4500,61000,5500"
st "RXM_WAITREQUEST_I"
ju 2
blo "61000,5300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 202,0
va (VaSet
)
xt "2000,34000,19800,35000"
st "RXM_WAITREQUEST_I          : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
)
*350 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,5625,62750,6375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "50200,5500,61000,6500"
st "RXM_ADDRESS_O : (21:0)"
ju 2
blo "61000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 207,0
va (VaSet
)
xt "2000,35000,26300,36000"
st "RXM_ADDRESS_O              : out    std_logic_vector (21 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_ADDRESS_O"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*351 (CptPort
uid 208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 209,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,10625,62750,11375"
)
tg (CPTG
uid 210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 211,0
va (VaSet
)
xt "49400,10500,61000,11500"
st "RXM_BYTEENABLE_O : (3:0)"
ju 2
blo "61000,11300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 212,0
va (VaSet
)
xt "2000,36000,26500,37000"
st "RXM_BYTEENABLE_O           : out    std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_BYTEENABLE_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
)
*352 (CptPort
uid 213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 214,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,8625,62750,9375"
)
tg (CPTG
uid 215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
)
xt "54800,8500,61000,9500"
st "RXM_READ_O"
ju 2
blo "61000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 217,0
va (VaSet
)
xt "2000,37000,18200,38000"
st "RXM_READ_O                 : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_READ_O"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
)
*353 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,6625,62750,7375"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 221,0
va (VaSet
)
xt "50100,6500,61000,7500"
st "RXM_READDATA_I : (31:0)"
ju 2
blo "61000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 222,0
va (VaSet
)
xt "2000,38000,26000,39000"
st "RXM_READDATA_I             : in     std_logic_vector (31 downto 0) ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_READDATA_I"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*354 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,7625,62750,8375"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
)
xt "50900,7500,61000,8500"
st "RXM_READDATAVALID_I"
ju 2
blo "61000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 227,0
va (VaSet
)
xt "2000,39000,20100,40000"
st "RXM_READDATAVALID_I        : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_READDATAVALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*355 (CptPort
uid 228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,11625,62750,12375"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 231,0
va (VaSet
)
xt "54400,11500,61000,12500"
st "RXM_WRITE_O"
ju 2
blo "61000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 232,0
va (VaSet
)
xt "2000,40000,18400,41000"
st "RXM_WRITE_O                : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_WRITE_O"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
)
*356 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,9625,62750,10375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
)
xt "49300,9500,61000,10500"
st "RXM_WRITEDATA_O : (31:0)"
ju 2
blo "61000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 237,0
va (VaSet
)
xt "2000,41000,26800,42000"
st "RXM_WRITEDATA_O            : out    std_logic_vector (31 downto 0) ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_WRITEDATA_O"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
)
*357 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,13625,62750,14375"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
)
xt "50500,13500,61000,14500"
st "RXM_RESPONSE_I : (1:0)"
ju 2
blo "61000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 247,0
va (VaSet
)
xt "2000,42000,25600,43000"
st "RXM_RESPONSE_I             : in     std_logic_vector (1 downto 0) ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_RESPONSE_I"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 36
suid 37,0
)
)
)
*358 (CptPort
uid 248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 249,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,14625,62750,15375"
)
tg (CPTG
uid 250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 251,0
va (VaSet
)
xt "47100,14500,61000,15500"
st "RXM_WRITE_RESPONSE_VALID_I"
ju 2
blo "61000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 252,0
va (VaSet
)
xt "2000,43000,22100,44000"
st "RXM_WRITE_RESPONSE_VALID_I : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_WRITE_RESPONSE_VALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 38,0
)
)
)
*359 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,13625,30000,14375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
)
xt "31000,13500,34100,14500"
st "RX_IN0"
blo "31000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 257,0
va (VaSet
)
xt "2000,44000,16100,45000"
st "RX_IN0                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN0"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 39,0
)
)
)
*360 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,15625,30000,16375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
)
xt "31000,15500,34100,16500"
st "RX_IN1"
blo "31000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 262,0
va (VaSet
)
xt "2000,45000,16100,46000"
st "RX_IN1                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN1"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 40,0
)
)
)
*361 (CptPort
uid 263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,17625,30000,18375"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
)
xt "31000,17500,34100,18500"
st "RX_IN2"
blo "31000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 267,0
va (VaSet
)
xt "2000,46000,16100,47000"
st "RX_IN2                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN2"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 41,0
)
)
)
*362 (CptPort
uid 268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 269,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,19625,30000,20375"
)
tg (CPTG
uid 270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271,0
va (VaSet
)
xt "31000,19500,34100,20500"
st "RX_IN3"
blo "31000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 272,0
va (VaSet
)
xt "2000,47000,16100,48000"
st "RX_IN3                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN3"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 42,0
)
)
)
*363 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,21625,30000,22375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
)
xt "31000,21500,34100,22500"
st "RX_IN4"
blo "31000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 277,0
va (VaSet
)
xt "2000,48000,16100,49000"
st "RX_IN4                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN4"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 43,0
)
)
)
*364 (CptPort
uid 278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 279,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,24625,30000,25375"
)
tg (CPTG
uid 280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 281,0
va (VaSet
)
xt "31000,24500,34100,25500"
st "RX_IN5"
blo "31000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 282,0
va (VaSet
)
xt "2000,49000,16100,50000"
st "RX_IN5                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN5"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 44,0
)
)
)
*365 (CptPort
uid 283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 284,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,25625,30000,26375"
)
tg (CPTG
uid 285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286,0
va (VaSet
)
xt "31000,25500,34100,26500"
st "RX_IN6"
blo "31000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 287,0
va (VaSet
)
xt "2000,50000,16100,51000"
st "RX_IN6                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN6"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 45,0
)
)
)
*366 (CptPort
uid 288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 289,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,27625,30000,28375"
)
tg (CPTG
uid 290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 291,0
va (VaSet
)
xt "31000,27500,34100,28500"
st "RX_IN7"
blo "31000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 292,0
va (VaSet
)
xt "2000,51000,16100,52000"
st "RX_IN7                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN7"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 46,0
)
)
)
*367 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,29625,30000,30375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
)
xt "31000,29500,34100,30500"
st "RX_IN8"
blo "31000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 297,0
va (VaSet
)
xt "2000,52000,16100,53000"
st "RX_IN8                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN8"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 47,0
)
)
)
*368 (CptPort
uid 298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 299,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,31625,30000,32375"
)
tg (CPTG
uid 300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 301,0
va (VaSet
)
xt "31000,31500,34100,32500"
st "RX_IN9"
blo "31000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 302,0
va (VaSet
)
xt "2000,53000,16100,54000"
st "RX_IN9                     : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN9"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 48,0
)
)
)
*369 (CptPort
uid 303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 304,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,33625,30000,34375"
)
tg (CPTG
uid 305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 306,0
va (VaSet
)
xt "31000,33500,34500,34500"
st "RX_IN10"
blo "31000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 307,0
va (VaSet
)
xt "2000,54000,16300,55000"
st "RX_IN10                    : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN10"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 49,0
)
)
)
*370 (CptPort
uid 308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 309,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,35625,30000,36375"
)
tg (CPTG
uid 310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 311,0
va (VaSet
)
xt "31000,35500,34500,36500"
st "RX_IN11"
blo "31000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 312,0
va (VaSet
)
xt "2000,55000,16300,56000"
st "RX_IN11                    : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN11"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 50,0
)
)
)
*371 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,37625,30000,38375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
)
xt "31000,37500,34500,38500"
st "RX_IN12"
blo "31000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 317,0
va (VaSet
)
xt "2000,56000,16300,57000"
st "RX_IN12                    : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN12"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 51,0
)
)
)
*372 (CptPort
uid 318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,39625,30000,40375"
)
tg (CPTG
uid 320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 321,0
va (VaSet
)
xt "31000,39500,34500,40500"
st "RX_IN13"
blo "31000,40300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 322,0
va (VaSet
)
xt "2000,57000,16300,58000"
st "RX_IN13                    : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN13"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 52,0
)
)
)
*373 (CptPort
uid 323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,41625,30000,42375"
)
tg (CPTG
uid 325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326,0
va (VaSet
)
xt "31000,41500,34500,42500"
st "RX_IN14"
blo "31000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 327,0
va (VaSet
)
xt "2000,58000,16300,59000"
st "RX_IN14                    : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN14"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 53,0
)
)
)
*374 (CptPort
uid 328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,43625,30000,44375"
)
tg (CPTG
uid 330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 331,0
va (VaSet
)
xt "31000,43500,34500,44500"
st "RX_IN15"
blo "31000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 332,0
va (VaSet
)
xt "2000,59000,16300,60000"
st "RX_IN15                    : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN15"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 54,0
)
)
)
*375 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,14625,30000,15375"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
)
xt "31000,14500,35100,15500"
st "RX_IN0_N"
blo "31000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 337,0
va (VaSet
)
xt "2000,60000,16700,61000"
st "RX_IN0_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN0_N"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 55,0
)
)
)
*376 (CptPort
uid 338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,16625,30000,17375"
)
tg (CPTG
uid 340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 341,0
va (VaSet
)
xt "31000,16500,35100,17500"
st "RX_IN1_N"
blo "31000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 342,0
va (VaSet
)
xt "2000,61000,16700,62000"
st "RX_IN1_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN1_N"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 56,0
)
)
)
*377 (CptPort
uid 343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 344,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,18625,30000,19375"
)
tg (CPTG
uid 345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "31000,18500,35100,19500"
st "RX_IN2_N"
blo "31000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 347,0
va (VaSet
)
xt "2000,62000,16700,63000"
st "RX_IN2_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN2_N"
t "std_logic"
preAdd 0
posAdd 0
o 56
suid 57,0
)
)
)
*378 (CptPort
uid 348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,20625,30000,21375"
)
tg (CPTG
uid 350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 351,0
va (VaSet
)
xt "31000,20500,35100,21500"
st "RX_IN3_N"
blo "31000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 352,0
va (VaSet
)
xt "2000,63000,16700,64000"
st "RX_IN3_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN3_N"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 58,0
)
)
)
*379 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,22625,30000,23375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "31000,22500,35100,23500"
st "RX_IN4_N"
blo "31000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 357,0
va (VaSet
)
xt "2000,64000,16700,65000"
st "RX_IN4_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN4_N"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 59,0
)
)
)
*380 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,23625,30000,24375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
)
xt "31000,23500,35100,24500"
st "RX_IN5_N"
blo "31000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 362,0
va (VaSet
)
xt "2000,65000,16700,66000"
st "RX_IN5_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN5_N"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 60,0
)
)
)
*381 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,26625,30000,27375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "31000,26500,35100,27500"
st "RX_IN6_N"
blo "31000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 367,0
va (VaSet
)
xt "2000,66000,16700,67000"
st "RX_IN6_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN6_N"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 61,0
)
)
)
*382 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,28625,30000,29375"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 371,0
va (VaSet
)
xt "31000,28500,35100,29500"
st "RX_IN7_N"
blo "31000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 372,0
va (VaSet
)
xt "2000,67000,16700,68000"
st "RX_IN7_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN7_N"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 62,0
)
)
)
*383 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,30625,30000,31375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
)
xt "31000,30500,35100,31500"
st "RX_IN8_N"
blo "31000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 377,0
va (VaSet
)
xt "2000,68000,16700,69000"
st "RX_IN8_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN8_N"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 63,0
)
)
)
*384 (CptPort
uid 378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 379,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,32625,30000,33375"
)
tg (CPTG
uid 380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 381,0
va (VaSet
)
xt "31000,32500,35100,33500"
st "RX_IN9_N"
blo "31000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 382,0
va (VaSet
)
xt "2000,69000,16700,70000"
st "RX_IN9_N                   : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN9_N"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 64,0
)
)
)
*385 (CptPort
uid 383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 384,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,34625,30000,35375"
)
tg (CPTG
uid 385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 386,0
va (VaSet
)
xt "31000,34500,35500,35500"
st "RX_IN10_N"
blo "31000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 387,0
va (VaSet
)
xt "2000,70000,16900,71000"
st "RX_IN10_N                  : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN10_N"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 65,0
)
)
)
*386 (CptPort
uid 388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 389,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,36625,30000,37375"
)
tg (CPTG
uid 390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 391,0
va (VaSet
)
xt "31000,36500,35500,37500"
st "RX_IN11_N"
blo "31000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 392,0
va (VaSet
)
xt "2000,71000,16900,72000"
st "RX_IN11_N                  : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN11_N"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 66,0
)
)
)
*387 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,38625,30000,39375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
)
xt "31000,38500,35500,39500"
st "RX_IN12_N"
blo "31000,39300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 397,0
va (VaSet
)
xt "2000,72000,16900,73000"
st "RX_IN12_N                  : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN12_N"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 67,0
)
)
)
*388 (CptPort
uid 398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 399,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,40625,30000,41375"
)
tg (CPTG
uid 400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 401,0
va (VaSet
)
xt "31000,40500,35500,41500"
st "RX_IN13_N"
blo "31000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 402,0
va (VaSet
)
xt "2000,73000,16900,74000"
st "RX_IN13_N                  : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN13_N"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 68,0
)
)
)
*389 (CptPort
uid 403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 404,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,42625,30000,43375"
)
tg (CPTG
uid 405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
)
xt "31000,42500,35500,43500"
st "RX_IN14_N"
blo "31000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 407,0
va (VaSet
)
xt "2000,74000,16900,75000"
st "RX_IN14_N                  : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN14_N"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 69,0
)
)
)
*390 (CptPort
uid 408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 409,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,44625,30000,45375"
)
tg (CPTG
uid 410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 411,0
va (VaSet
)
xt "31000,44500,35500,45500"
st "RX_IN15_N"
blo "31000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 412,0
va (VaSet
)
xt "2000,75000,16900,76000"
st "RX_IN15_N                  : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN15_N"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 70,0
)
)
)
*391 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,46625,30000,47375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "31000,46500,34900,47500"
st "TX_OUT0"
blo "31000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 417,0
va (VaSet
)
xt "2000,76000,16900,77000"
st "TX_OUT0                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT0"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 71,0
)
)
)
*392 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,48625,30000,49375"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
)
xt "31000,48500,34900,49500"
st "TX_OUT1"
blo "31000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 422,0
va (VaSet
)
xt "2000,77000,16900,78000"
st "TX_OUT1                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT1"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 72,0
)
)
)
*393 (CptPort
uid 423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 424,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,50625,30000,51375"
)
tg (CPTG
uid 425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 426,0
va (VaSet
)
xt "31000,50500,34900,51500"
st "TX_OUT2"
blo "31000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 427,0
va (VaSet
)
xt "2000,78000,16900,79000"
st "TX_OUT2                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT2"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 73,0
)
)
)
*394 (CptPort
uid 428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 429,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,52625,30000,53375"
)
tg (CPTG
uid 430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 431,0
va (VaSet
)
xt "31000,52500,34900,53500"
st "TX_OUT3"
blo "31000,53300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 432,0
va (VaSet
)
xt "2000,79000,16900,80000"
st "TX_OUT3                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT3"
t "std_logic"
preAdd 0
posAdd 0
o 73
suid 74,0
)
)
)
*395 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,54625,30000,55375"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
)
xt "31000,54500,34900,55500"
st "TX_OUT4"
blo "31000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 437,0
va (VaSet
)
xt "2000,80000,16900,81000"
st "TX_OUT4                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT4"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 75,0
)
)
)
*396 (CptPort
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 439,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,56625,30000,57375"
)
tg (CPTG
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 441,0
va (VaSet
)
xt "31000,56500,34900,57500"
st "TX_OUT5"
blo "31000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 442,0
va (VaSet
)
xt "2000,81000,16900,82000"
st "TX_OUT5                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT5"
t "std_logic"
preAdd 0
posAdd 0
o 75
suid 76,0
)
)
)
*397 (CptPort
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,58625,30000,59375"
)
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
)
xt "31000,58500,34900,59500"
st "TX_OUT6"
blo "31000,59300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 447,0
va (VaSet
)
xt "2000,82000,16900,83000"
st "TX_OUT6                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT6"
t "std_logic"
preAdd 0
posAdd 0
o 76
suid 77,0
)
)
)
*398 (CptPort
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,60625,30000,61375"
)
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 451,0
va (VaSet
)
xt "31000,60500,34900,61500"
st "TX_OUT7"
blo "31000,61300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 452,0
va (VaSet
)
xt "2000,83000,16900,84000"
st "TX_OUT7                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT7"
t "std_logic"
preAdd 0
posAdd 0
o 77
suid 78,0
)
)
)
*399 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,62625,30000,63375"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "31000,62500,34900,63500"
st "TX_OUT8"
blo "31000,63300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 457,0
va (VaSet
)
xt "2000,84000,16900,85000"
st "TX_OUT8                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT8"
t "std_logic"
preAdd 0
posAdd 0
o 78
suid 79,0
)
)
)
*400 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,64625,30000,65375"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "31000,64500,34900,65500"
st "TX_OUT9"
blo "31000,65300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 462,0
va (VaSet
)
xt "2000,85000,16900,86000"
st "TX_OUT9                    : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT9"
t "std_logic"
preAdd 0
posAdd 0
o 79
suid 80,0
)
)
)
*401 (CptPort
uid 463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 464,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,66625,30000,67375"
)
tg (CPTG
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 466,0
va (VaSet
)
xt "31000,66500,35300,67500"
st "TX_OUT10"
blo "31000,67300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 467,0
va (VaSet
)
xt "2000,86000,17100,87000"
st "TX_OUT10                   : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT10"
t "std_logic"
preAdd 0
posAdd 0
o 80
suid 81,0
)
)
)
*402 (CptPort
uid 468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 469,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,68625,30000,69375"
)
tg (CPTG
uid 470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 471,0
va (VaSet
)
xt "31000,68500,35300,69500"
st "TX_OUT11"
blo "31000,69300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 472,0
va (VaSet
)
xt "2000,87000,17100,88000"
st "TX_OUT11                   : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT11"
t "std_logic"
preAdd 0
posAdd 0
o 81
suid 82,0
)
)
)
*403 (CptPort
uid 473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 474,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,70625,30000,71375"
)
tg (CPTG
uid 475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
)
xt "31000,70500,35300,71500"
st "TX_OUT12"
blo "31000,71300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 477,0
va (VaSet
)
xt "2000,88000,17100,89000"
st "TX_OUT12                   : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT12"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 83,0
)
)
)
*404 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,72625,30000,73375"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 481,0
va (VaSet
)
xt "31000,72500,35300,73500"
st "TX_OUT13"
blo "31000,73300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 482,0
va (VaSet
)
xt "2000,89000,17100,90000"
st "TX_OUT13                   : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT13"
t "std_logic"
preAdd 0
posAdd 0
o 83
suid 84,0
)
)
)
*405 (CptPort
uid 483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 484,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,74625,30000,75375"
)
tg (CPTG
uid 485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 486,0
va (VaSet
)
xt "31000,74500,35300,75500"
st "TX_OUT14"
blo "31000,75300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 487,0
va (VaSet
)
xt "2000,90000,17100,91000"
st "TX_OUT14                   : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT14"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 85,0
)
)
)
*406 (CptPort
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 489,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,76625,30000,77375"
)
tg (CPTG
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 491,0
va (VaSet
)
xt "31000,76500,35300,77500"
st "TX_OUT15"
blo "31000,77300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 492,0
va (VaSet
)
xt "2000,91000,17100,92000"
st "TX_OUT15                   : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT15"
t "std_logic"
preAdd 0
posAdd 0
o 85
suid 86,0
)
)
)
*407 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,47625,30000,48375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
)
xt "31000,47500,35900,48500"
st "TX_OUT0_N"
blo "31000,48300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 497,0
va (VaSet
)
xt "2000,92000,17500,93000"
st "TX_OUT0_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT0_N"
t "std_logic"
preAdd 0
posAdd 0
o 86
suid 87,0
)
)
)
*408 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,49625,30000,50375"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "31000,49500,35900,50500"
st "TX_OUT1_N"
blo "31000,50300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 502,0
va (VaSet
)
xt "2000,93000,17500,94000"
st "TX_OUT1_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT1_N"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 88,0
)
)
)
*409 (CptPort
uid 503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 504,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,51625,30000,52375"
)
tg (CPTG
uid 505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 506,0
va (VaSet
)
xt "31000,51500,35900,52500"
st "TX_OUT2_N"
blo "31000,52300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 507,0
va (VaSet
)
xt "2000,94000,17500,95000"
st "TX_OUT2_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT2_N"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 89,0
)
)
)
*410 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,53625,30000,54375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "31000,53500,35900,54500"
st "TX_OUT3_N"
blo "31000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 512,0
va (VaSet
)
xt "2000,95000,17500,96000"
st "TX_OUT3_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT3_N"
t "std_logic"
preAdd 0
posAdd 0
o 89
suid 90,0
)
)
)
*411 (CptPort
uid 513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 514,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,55625,30000,56375"
)
tg (CPTG
uid 515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 516,0
va (VaSet
)
xt "31000,55500,35900,56500"
st "TX_OUT4_N"
blo "31000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 517,0
va (VaSet
)
xt "2000,96000,17500,97000"
st "TX_OUT4_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT4_N"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 91,0
)
)
)
*412 (CptPort
uid 518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 519,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,57625,30000,58375"
)
tg (CPTG
uid 520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 521,0
va (VaSet
)
xt "31000,57500,35900,58500"
st "TX_OUT5_N"
blo "31000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 522,0
va (VaSet
)
xt "2000,97000,17500,98000"
st "TX_OUT5_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT5_N"
t "std_logic"
preAdd 0
posAdd 0
o 91
suid 92,0
)
)
)
*413 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,59625,30000,60375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "31000,59500,35900,60500"
st "TX_OUT6_N"
blo "31000,60300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 527,0
va (VaSet
)
xt "2000,98000,17500,99000"
st "TX_OUT6_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT6_N"
t "std_logic"
preAdd 0
posAdd 0
o 92
suid 93,0
)
)
)
*414 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,61625,30000,62375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
)
xt "31000,61500,35900,62500"
st "TX_OUT7_N"
blo "31000,62300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 532,0
va (VaSet
)
xt "2000,99000,17500,100000"
st "TX_OUT7_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT7_N"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 94,0
)
)
)
*415 (CptPort
uid 533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 534,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,63625,30000,64375"
)
tg (CPTG
uid 535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 536,0
va (VaSet
)
xt "31000,63500,35900,64500"
st "TX_OUT8_N"
blo "31000,64300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 537,0
va (VaSet
)
xt "2000,100000,17500,101000"
st "TX_OUT8_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT8_N"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 95,0
)
)
)
*416 (CptPort
uid 538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 539,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,65625,30000,66375"
)
tg (CPTG
uid 540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 541,0
va (VaSet
)
xt "31000,65500,35900,66500"
st "TX_OUT9_N"
blo "31000,66300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 542,0
va (VaSet
)
xt "2000,101000,17500,102000"
st "TX_OUT9_N                  : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT9_N"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 96,0
)
)
)
*417 (CptPort
uid 543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 544,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,67625,30000,68375"
)
tg (CPTG
uid 545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
)
xt "31000,67500,36700,68500"
st "TX_OUT10_N"
blo "31000,68300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 547,0
va (VaSet
)
xt "2000,102000,17700,103000"
st "TX_OUT10_N                 : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT10_N"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 97,0
)
)
)
*418 (CptPort
uid 548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 549,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,69625,30000,70375"
)
tg (CPTG
uid 550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 551,0
va (VaSet
)
xt "31000,69500,36700,70500"
st "TX_OUT11_N"
blo "31000,70300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 552,0
va (VaSet
)
xt "2000,103000,17700,104000"
st "TX_OUT11_N                 : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT11_N"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 98,0
)
)
)
*419 (CptPort
uid 553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 554,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,71625,30000,72375"
)
tg (CPTG
uid 555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 556,0
va (VaSet
)
xt "31000,71500,36700,72500"
st "TX_OUT12_N"
blo "31000,72300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 557,0
va (VaSet
)
xt "2000,104000,17700,105000"
st "TX_OUT12_N                 : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT12_N"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 99,0
)
)
)
*420 (CptPort
uid 558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,73625,30000,74375"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
)
xt "31000,73500,36700,74500"
st "TX_OUT13_N"
blo "31000,74300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 562,0
va (VaSet
)
xt "2000,105000,17700,106000"
st "TX_OUT13_N                 : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT13_N"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 100,0
)
)
)
*421 (CptPort
uid 563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 564,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,75625,30000,76375"
)
tg (CPTG
uid 565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 566,0
va (VaSet
)
xt "31000,75500,36700,76500"
st "TX_OUT14_N"
blo "31000,76300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 567,0
va (VaSet
)
xt "2000,106000,17700,107000"
st "TX_OUT14_N                 : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT14_N"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 101,0
)
)
)
*422 (CptPort
uid 568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 569,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,77625,30000,78375"
)
tg (CPTG
uid 570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 571,0
va (VaSet
)
xt "31000,77500,36700,78500"
st "TX_OUT15_N"
blo "31000,78300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 572,0
va (VaSet
)
xt "2000,107000,17700,108000"
st "TX_OUT15_N                 : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT15_N"
t "std_logic"
preAdd 0
posAdd 0
o 101
suid 102,0
)
)
)
*423 (CptPort
uid 573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 574,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,80625,62750,81375"
)
tg (CPTG
uid 575,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 576,0
va (VaSet
)
xt "52500,80500,61000,81500"
st "USER_MSIX_VALID_I"
ju 2
blo "61000,81300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 577,0
va (VaSet
)
xt "2000,108000,18900,109000"
st "USER_MSIX_VALID_I          : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "USER_MSIX_VALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 103,0
)
)
)
*424 (CptPort
uid 578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 579,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,79625,62750,80375"
)
tg (CPTG
uid 580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 581,0
va (VaSet
)
xt "51600,79500,61000,80500"
st "USER_MSIX_READY_O"
ju 2
blo "61000,80300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 582,0
va (VaSet
)
xt "2000,109000,20000,110000"
st "USER_MSIX_READY_O          : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "USER_MSIX_READY_O"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 104,0
)
)
)
*425 (CptPort
uid 583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 584,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,81625,62750,82375"
)
tg (CPTG
uid 585,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 586,0
va (VaSet
)
xt "49600,81500,61000,82500"
st "USER_MSIX_DATA_I : (15:0)"
ju 2
blo "61000,82300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 587,0
va (VaSet
)
xt "2000,110000,26100,111000"
st "USER_MSIX_DATA_I           : in     std_logic_vector (15 downto 0) ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "USER_MSIX_DATA_I"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 104
suid 105,0
)
)
)
*426 (CptPort
uid 588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 589,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,99625,30000,100375"
)
tg (CPTG
uid 590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 591,0
va (VaSet
)
xt "31000,99500,36700,100500"
st "PIN_PERST_I"
blo "31000,100300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 592,0
va (VaSet
)
xt "2000,111000,17300,112000"
st "PIN_PERST_I                : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "PIN_PERST_I"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 106,0
)
)
)
*427 (CptPort
uid 603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 604,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,101625,30000,102375"
)
tg (CPTG
uid 605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 606,0
va (VaSet
)
xt "31000,101500,36700,102500"
st "CLK_REF_I_0"
blo "31000,102300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 607,0
va (VaSet
)
xt "2000,112000,17300,113000"
st "CLK_REF_I_0                : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "CLK_REF_I_0"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 109,0
)
)
)
*428 (CptPort
uid 608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 609,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "29250,102625,30000,103375"
)
tg (CPTG
uid 610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 611,0
va (VaSet
)
xt "31000,102500,36700,103500"
st "CLK_REF_I_1"
blo "31000,103300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 612,0
va (VaSet
)
xt "2000,113000,17300,114000"
st "CLK_REF_I_1                : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "CLK_REF_I_1"
t "std_logic"
preAdd 0
posAdd 0
o 107
suid 110,0
)
)
)
*429 (CptPort
uid 613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 614,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,98625,62750,99375"
)
tg (CPTG
uid 615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
)
xt "54400,98500,61000,99500"
st "RST_PCIE_N_O"
ju 2
blo "61000,99300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 617,0
va (VaSet
)
xt "2000,114000,18200,115000"
st "RST_PCIE_N_O               : out    std_logic  ;
"
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RST_PCIE_N_O"
t "std_logic"
preAdd 0
posAdd 0
o 108
suid 111,0
)
)
)
*430 (CptPort
uid 618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 619,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,101625,62750,102375"
)
tg (CPTG
uid 620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 621,0
va (VaSet
)
xt "54800,101500,61000,102500"
st "NINIT_DONE_I"
ju 2
blo "61000,102300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 622,0
va (VaSet
)
xt "2000,115000,17600,116000"
st "NINIT_DONE_I               : in     std_logic  ;
"
)
thePort (LogicalPort
lang 1
decl (Decl
n "NINIT_DONE_I"
t "std_logic"
preAdd 0
posAdd 0
o 109
suid 112,0
)
)
)
*431 (CptPort
uid 1158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1159,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,46625,62750,47375"
)
tg (CPTG
uid 1160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1161,0
va (VaSet
)
xt "48600,46500,61000,47500"
st "WR_DMA_2_WAITREQUEST_I"
ju 2
blo "61000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1162,0
va (VaSet
)
xt "2000,116000,21400,117000"
st "WR_DMA_2_WAITREQUEST_I     : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_WAITREQUEST_I"
t "std_logic"
o 110
suid 139,0
)
)
)
*432 (CptPort
uid 1163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1164,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,47625,62750,48375"
)
tg (CPTG
uid 1165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1166,0
va (VaSet
)
xt "47100,47500,61000,48500"
st "WR_DMA_2_READDATA_I : (511:0)"
ju 2
blo "61000,48300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1167,0
va (VaSet
)
xt "2000,117000,29100,118000"
st "WR_DMA_2_READDATA_I        : in     std_logic_vector (511DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_READDATA_I"
t "std_logic_vector"
b "(511DOWNTO 0)"
o 111
suid 141,0
)
)
)
*433 (CptPort
uid 1168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1169,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,48625,62750,49375"
)
tg (CPTG
uid 1170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1171,0
va (VaSet
)
xt "47900,48500,61000,49500"
st "WR_DMA_2_READDATAVALID_I"
ju 2
blo "61000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1172,0
va (VaSet
)
xt "2000,118000,21700,119000"
st "WR_DMA_2_READDATAVALID_I   : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_READDATAVALID_I"
t "std_logic"
o 112
suid 142,0
)
)
)
*434 (CptPort
uid 1173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1174,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,52625,62750,53375"
)
tg (CPTG
uid 1175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1176,0
va (VaSet
)
xt "47900,52500,61000,53500"
st "WR_DMA_2_RESPONSE_I : (1:0)"
ju 2
blo "61000,53300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1177,0
va (VaSet
)
xt "2000,119000,28500,120000"
st "WR_DMA_2_RESPONSE_I        : in     std_logIc_vector (1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_RESPONSE_I"
t "std_logIc_vector"
b "(1 DOWNTO 0)"
o 113
suid 143,0
)
)
)
*435 (CptPort
uid 1183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1184,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,54625,62750,55375"
)
tg (CPTG
uid 1185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1186,0
va (VaSet
)
xt "48800,54500,61000,55500"
st "RD_DMA_2_WAITREQUEST_I"
ju 2
blo "61000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1187,0
va (VaSet
)
xt "2000,120000,21200,121000"
st "RD_DMA_2_WAITREQUEST_I     : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "RD_DMA_2_WAITREQUEST_I"
t "std_logic"
o 114
suid 145,0
)
)
)
*436 (CptPort
uid 1193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1194,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,63625,62750,64375"
)
tg (CPTG
uid 1195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1196,0
va (VaSet
)
xt "47900,63500,61000,64500"
st "WR_DMA_3_READDATAVALID_I"
ju 2
blo "61000,64300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1197,0
va (VaSet
)
xt "2000,121000,21700,122000"
st "WR_DMA_3_READDATAVALID_I   : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_3_READDATAVALID_I"
t "std_logic"
o 115
suid 147,0
)
)
)
*437 (CptPort
uid 1203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1393,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,72625,62750,73375"
)
tg (CPTG
uid 1205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1206,0
va (VaSet
)
xt "46400,72500,61000,73500"
st "RD_DMA_3_BURSTCOUNT_O : (3:0)"
ju 2
blo "61000,73300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1207,0
va (VaSet
)
xt "2000,122000,29800,123000"
st "RD_DMA_3_BURSTCOUNT_O      : out    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 116
suid 149,0
)
)
)
*438 (CptPort
uid 1208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1394,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,73625,62750,74375"
)
tg (CPTG
uid 1210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1211,0
va (VaSet
)
xt "46600,73500,61000,74500"
st "RD_DMA_3_BYTEENABLE_O : (63:0)"
ju 2
blo "61000,74300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1212,0
va (VaSet
)
xt "2000,123000,29600,124000"
st "RD_DMA_3_BYTEENABLE_O      : out    std_logic_vector (63 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_BYTEENABLE_O"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 117
suid 150,0
)
)
)
*439 (CptPort
uid 1218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1219,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,61625,62750,62375"
)
tg (CPTG
uid 1220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1221,0
va (VaSet
)
xt "48600,61500,61000,62500"
st "WR_DMA_3_WAITREQUEST_I"
ju 2
blo "61000,62300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1222,0
va (VaSet
)
xt "2000,124000,21400,125000"
st "WR_DMA_3_WAITREQUEST_I     : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_3_WAITREQUEST_I"
t "std_logic"
o 118
suid 152,0
)
)
)
*440 (CptPort
uid 1223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1224,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,62625,62750,63375"
)
tg (CPTG
uid 1225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1226,0
va (VaSet
)
xt "47100,62500,61000,63500"
st "WR_DMA_3_READDATA_I : (511:0)"
ju 2
blo "61000,63300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1227,0
va (VaSet
)
xt "2000,125000,29300,126000"
st "WR_DMA_3_READDATA_I        : in     std_logic_vector (511 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_3_READDATA_I"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 119
suid 153,0
)
)
)
*441 (CptPort
uid 1228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1395,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,64625,62750,65375"
)
tg (CPTG
uid 1230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1231,0
va (VaSet
)
xt "47600,64500,61000,65500"
st "WR_DMA_3_ADDRESS_O : (25:0)"
ju 2
blo "61000,65300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1232,0
va (VaSet
)
xt "2000,126000,29200,127000"
st "WR_DMA_3_ADDRESS_O         : out    std_logic_vector (25 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_3_ADDRESS_O"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 120
suid 154,0
)
)
)
*442 (CptPort
uid 1238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1239,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,69625,62750,70375"
)
tg (CPTG
uid 1240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1241,0
va (VaSet
)
xt "48800,69500,61000,70500"
st "RD_DMA_3_WAITREQUEST_I"
ju 2
blo "61000,70300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1242,0
va (VaSet
)
xt "2000,127000,21200,128000"
st "RD_DMA_3_WAITREQUEST_I     : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "RD_DMA_3_WAITREQUEST_I"
t "std_logic"
o 121
suid 156,0
)
)
)
*443 (CptPort
uid 1248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1249,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,50625,62750,51375"
)
tg (CPTG
uid 1250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1251,0
va (VaSet
)
xt "46200,50500,61000,51500"
st "WR_DMA_2_BURSTCOUNT_O : (3:0)"
ju 2
blo "61000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1252,0
va (VaSet
)
xt "2000,128000,30000,129000"
st "WR_DMA_2_BURSTCOUNT_O      : out    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 122
suid 159,0
)
)
)
*444 (CptPort
uid 1253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1254,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,55625,62750,56375"
)
tg (CPTG
uid 1255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1256,0
va (VaSet
)
xt "46500,55500,61000,56500"
st "RD_DMA_2_WRITEDATA_O : (511:0)"
ju 2
blo "61000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1257,0
va (VaSet
)
xt "2000,129000,29900,130000"
st "RD_DMA_2_WRITEDATA_O       : out    std_logic_vector (511 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_WRITEDATA_O"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 123
suid 160,0
)
)
)
*445 (CptPort
uid 1258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1259,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,57625,62750,58375"
)
tg (CPTG
uid 1260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1261,0
va (VaSet
)
xt "46400,57500,61000,58500"
st "RD_DMA_2_BURSTCOUNT_O : (3:0)"
ju 2
blo "61000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1262,0
va (VaSet
)
xt "2000,130000,29800,131000"
st "RD_DMA_2_BURSTCOUNT_O      : out    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 124
suid 161,0
)
)
)
*446 (CptPort
uid 1263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1264,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,59625,62750,60375"
)
tg (CPTG
uid 1265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1266,0
va (VaSet
)
xt "52000,59500,61000,60500"
st "RD_DMA_2_WRITE_O"
ju 2
blo "61000,60300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1267,0
va (VaSet
)
xt "2000,131000,19800,132000"
st "RD_DMA_2_WRITE_O           : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_WRITE_O"
t "std_logic"
o 125
suid 162,0
)
)
)
*447 (CptPort
uid 1268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1269,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,65625,62750,66375"
)
tg (CPTG
uid 1270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1271,0
va (VaSet
)
xt "46200,65500,61000,66500"
st "WR_DMA_3_BURSTCOUNT_O : (3:0)"
ju 2
blo "61000,66300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1272,0
va (VaSet
)
xt "2000,132000,30000,133000"
st "WR_DMA_3_BURSTCOUNT_O      : out    std_logic_vector (3 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_3_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 126
suid 163,0
)
)
)
*448 (CptPort
uid 1273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1396,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,67625,62750,68375"
)
tg (CPTG
uid 1275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1276,0
va (VaSet
)
xt "47900,67500,61000,68500"
st "WR_DMA_3_RESPONSE_I : (1:0)"
ju 2
blo "61000,68300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1277,0
va (VaSet
)
xt "2000,133000,28500,134000"
st "WR_DMA_3_RESPONSE_I        : in     std_logic_vector (1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_3_RESPONSE_I"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 127
suid 164,0
)
)
)
*449 (CptPort
uid 1278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1279,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,71625,62750,72375"
)
tg (CPTG
uid 1280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1281,0
va (VaSet
)
xt "47800,71500,61000,72500"
st "RD_DMA_3_ADDRESS_O : (25:0)"
ju 2
blo "61000,72300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1282,0
va (VaSet
)
xt "2000,134000,29000,135000"
st "RD_DMA_3_ADDRESS_O         : out    std_logic_vector (25 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_ADDRESS_O"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 128
suid 165,0
)
)
)
*450 (CptPort
uid 1283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1284,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,74625,62750,75375"
)
tg (CPTG
uid 1285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1286,0
va (VaSet
)
xt "52000,74500,61000,75500"
st "RD_DMA_3_WRITE_O"
ju 2
blo "61000,75300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1287,0
va (VaSet
)
xt "2000,135000,19800,136000"
st "RD_DMA_3_WRITE_O           : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_WRITE_O"
t "std_logic"
o 129
suid 166,0
)
)
)
*451 (CptPort
uid 1288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1289,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,70625,62750,71375"
)
tg (CPTG
uid 1290,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1291,0
va (VaSet
)
xt "46500,70500,61000,71500"
st "RD_DMA_3_WRITEDATA_O : (511:0)"
ju 2
blo "61000,71300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1292,0
va (VaSet
)
xt "2000,136000,29900,137000"
st "RD_DMA_3_WRITEDATA_O       : out    std_logic_vector (511 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_WRITEDATA_O"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 130
suid 167,0
)
)
)
*452 (CptPort
uid 1293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1294,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,66625,62750,67375"
)
tg (CPTG
uid 1295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1296,0
va (VaSet
)
xt "52200,66500,61000,67500"
st "WR_DMA_3_READ_O"
ju 2
blo "61000,67300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1297,0
va (VaSet
)
xt "2000,137000,19800,138000"
st "WR_DMA_3_READ_O            : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_3_READ_O"
t "std_logic"
o 131
suid 168,0
)
)
)
*453 (CptPort
uid 1298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1299,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,58625,62750,59375"
)
tg (CPTG
uid 1300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1301,0
va (VaSet
)
xt "46600,58500,61000,59500"
st "RD_DMA_2_BYTEENABLE_O : (63:0)"
ju 2
blo "61000,59300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1302,0
va (VaSet
)
xt "2000,138000,29600,139000"
st "RD_DMA_2_BYTEENABLE_O      : out    std_logic_vector (63 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_BYTEENABLE_O"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 132
suid 169,0
)
)
)
*454 (CptPort
uid 1303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1304,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,56625,62750,57375"
)
tg (CPTG
uid 1305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1306,0
va (VaSet
)
xt "47800,56500,61000,57500"
st "RD_DMA_2_ADDRESS_O : (25:0)"
ju 2
blo "61000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1307,0
va (VaSet
)
xt "2000,139000,29000,140000"
st "RD_DMA_2_ADDRESS_O         : out    std_logic_vector (25 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_ADDRESS_O"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 133
suid 170,0
)
)
)
*455 (CptPort
uid 1308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1309,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,51625,62750,52375"
)
tg (CPTG
uid 1310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1311,0
va (VaSet
)
xt "52200,51500,61000,52500"
st "WR_DMA_2_READ_O"
ju 2
blo "61000,52300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1312,0
va (VaSet
)
xt "2000,140000,19800,141000"
st "WR_DMA_2_READ_O            : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_READ_O"
t "std_logic"
o 134
suid 171,0
)
)
)
*456 (CptPort
uid 1313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1314,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "62000,49625,62750,50375"
)
tg (CPTG
uid 1315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
)
xt "47600,49500,61000,50500"
st "WR_DMA_2_ADDRESS_O : (25:0)"
ju 2
blo "61000,50300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1317,0
va (VaSet
)
xt "2000,141000,28600,142000"
st "WR_DMA_2_ADDRESS_O         : out    std_logic_vector (25DOWNTO 0)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_ADDRESS_O"
t "std_logic_vector"
b "(25DOWNTO 0)"
o 135
suid 172,0
)
)
)
]
shape (Rectangle
uid 1443,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,4000,62000,105000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "42700,90000,48100,91000"
st "fdas_top_lib"
blo "42700,90800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "42700,91000,46600,92000"
st "fdas_pcie"
blo "42700,91800"
)
)
gi *457 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "30300,200,41800,1000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*458 (Grouping
uid 16,0
optionalChildren [
*459 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,126000,67000,127000"
)
oxt "46000,41000,51000,42000"
text (MLText
uid 20,0
va (VaSet
bg "0,0,0"
)
xt "62200,126000,64300,127000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*460 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,128000,72000,134000"
)
oxt "51000,43000,56000,49000"
text (MLText
uid 23,0
va (VaSet
bg "0,0,0"
)
xt "67300,128200,71700,130200"
st "
%(date)


"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 5000
)
position 3
ignorePrefs 1
titleBlock 1
)
*461 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,127000,64000,128000"
)
oxt "46000,42000,48000,43000"
text (MLText
uid 26,0
va (VaSet
bg "0,0,0"
)
xt "62000,127000,64000,128000"
st "
Rev:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
position 4
ignorePrefs 1
titleBlock 1
)
*462 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,128000,64000,134000"
)
oxt "46000,43000,48000,49000"
text (MLText
uid 29,0
va (VaSet
bg "0,0,0"
)
xt "62300,128200,63700,130200"
st "
0.1


"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 2000
)
position 3
ignorePrefs 1
titleBlock 1
)
*463 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,128000,67000,134000"
)
oxt "48000,43000,51000,49000"
text (MLText
uid 32,0
va (VaSet
bg "0,0,0"
)
xt "64500,128200,66500,130200"
st "
<...>


"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 3000
)
position 3
ignorePrefs 1
titleBlock 1
)
*464 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,125000,67000,126000"
)
oxt "46000,40000,51000,41000"
text (MLText
uid 35,0
va (VaSet
bg "0,0,0"
)
xt "62200,125000,64300,126000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*465 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,124000,89000,125000"
)
oxt "51000,39000,73000,40000"
text (MLText
uid 38,0
va (VaSet
bg "0,0,0"
)
xt "67200,124000,69000,125000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*466 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,124000,67000,125000"
)
oxt "46000,39000,51000,40000"
text (MLText
uid 41,0
va (VaSet
bg "0,0,0"
)
xt "62200,124000,65200,125000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*467 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,127000,67000,128000"
)
oxt "48000,42000,51000,43000"
text (MLText
uid 44,0
va (VaSet
bg "0,0,0"
)
xt "64550,127000,66450,128000"
st "
Eng:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 3000
)
position 4
ignorePrefs 1
titleBlock 1
)
*468 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,128000,89000,134000"
)
oxt "56000,43000,73000,49000"
text (MLText
uid 47,0
va (VaSet
bg "0,0,0"
)
xt "72200,128200,77900,130200"
st "
Initial revision.


"
tm "CommentText"
wrapOption 3
visibleHeight 6000
visibleWidth 17000
)
ignorePrefs 1
titleBlock 1
)
*469 (CommentText
uid 48,0
shape (Rectangle
uid 49,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,125000,89000,126000"
)
oxt "51000,40000,73000,41000"
text (MLText
uid 50,0
va (VaSet
bg "0,0,0"
)
xt "67200,125000,77200,126000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*470 (CommentText
uid 51,0
shape (Rectangle
uid 52,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "30000,124000,62000,134000"
)
oxt "14000,39000,46000,49000"
text (MLText
uid 53,0
va (VaSet
font "Courier New,6,0"
)
xt "30600,124100,61400,133900"
st "
  
           __
        ,/'__`\\                             _     _
       ,/ /  )_)   _   _   _   ___     __  | |__ (_)   __    ___
       ( (    _  /' `\\\\ \\ / //' _ `\\ /'__`\\|  __)| | /'__`)/',__)
       '\\ \\__) )( (_) )\\ ' / | ( ) |(  ___/| |_, | |( (___ \\__, \\
        '\\___,/  \\___/  \\_/  (_) (_)`\\____)(___,)(_)`\\___,)(____/


Copyright (c) Covnetics Limited %year All Rights Reserved. The information
contained herein remains the property of Covnetics Limited and may not be
copied or reproduced in any format or medium without the written consent
of Covnetics Limited.


"
tm "CommentText"
wrapOption 3
visibleHeight 10000
visibleWidth 32000
)
position 4
titleBlock 1
)
*471 (CommentText
uid 54,0
shape (Rectangle
uid 55,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,126000,89000,127000"
)
oxt "51000,41000,73000,42000"
text (MLText
uid 56,0
va (VaSet
bg "0,0,0"
)
xt "67200,126000,79900,127000"
st "
%library/hds/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*472 (CommentText
uid 57,0
shape (Rectangle
uid 58,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,127000,72000,128000"
)
oxt "51000,42000,56000,43000"
text (MLText
uid 59,0
va (VaSet
bg "0,0,0"
)
xt "68400,127000,70600,128000"
st "
Date:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 5000
)
position 4
ignorePrefs 1
titleBlock 1
)
*473 (CommentText
uid 60,0
shape (Rectangle
uid 61,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,127000,89000,128000"
)
oxt "56000,42000,73000,43000"
text (MLText
uid 62,0
va (VaSet
bg "0,0,0"
)
xt "77150,127000,83850,128000"
st "
Revision History:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 4
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "30000,124000,89000,134000"
)
oxt "14000,39000,73000,49000"
)
*474 (CommentText
uid 623,0
shape (Rectangle
uid 624,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,-6000,33000,0"
)
text (MLText
uid 625,0
va (VaSet
fg "0,0,32768"
font "Arial,10,0"
)
xt "200,-5800,32300,-600"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 09:19:04 16/06/2022
from - C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\fdas_top_lib\\hdl\\fdas_pcie.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *475 (PackageList
uid 850,0
stg "VerticalLayoutStrategy"
textVec [
*476 (Text
uid 851,0
va (VaSet
font "arial,8,1"
)
xt "0,1000,5400,2000"
st "Package List"
blo "0,1800"
)
*477 (MLText
uid 852,0
va (VaSet
)
xt "0,2000,10700,4000"
st "library IEEE;
use IEEE.std_logic_1164.all;"
tm "PackageList"
)
]
)
windowSize "0,32,1281,1024"
viewArea "9000,46084,86453,109740"
cachedDiagramExtent "0,-6000,89000,143000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-7000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,41000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "26200,15000,29800,16000"
st "<library>"
blo "26200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "26200,16000,28800,17000"
st "<cell>"
blo "26200,16800"
)
)
gi *478 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
sF 0
)
portVis (PortSigDisplay
sIVOD 1
sF 0
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 1
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *479 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,5000,5400,6000"
st "Declarations"
blo "0,5800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,6000,2700,7000"
st "Ports:"
blo "0,6800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,142000,2400,143000"
st "User:"
blo "0,142800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,5000,5800,6000"
st "Internal User:"
blo "0,5800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,143000,2000,143000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,5000,0,5000"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1466,0
activeModelName "Symbol"
)
