INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../latcher.cpp in debug mode
   Generating csim.exe
Point A
state = waiting_for_latch
	Transitioning to state waiting_for_latch...
Point B
state = waiting_for_latch
	Transitioning to state waiting_to_read...
Point C
state = waiting_to_read
	Transitioning to state waiting_to_write...
Point D
state = waiting_to_write
	Transitioning to state waiting_for_latch...
Point E
4.5
WARNING: Hls::stream 'testin' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
