

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc7'
================================================================
* Date:           Thu Jul 21 11:39:51 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_2  |        ?|        ?|         ?|          -|          -|     ?|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      117|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        7|    33|     5375|     3378|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       64|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        7|    33|     5439|     3513|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |        7|  33|  5375|  3378|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |        7|  33|  5375|  3378|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|  39|          32|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|  39|          32|           1|
    |bound_minus_1               |     -    |   0|  0|  39|          32|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 117|          96|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------+-----+-----+------------+----------------------------+--------------+
|n_iter            |  in |   32|   ap_none  |           n_iter           |    scalar    |
|numc_iter         |  in |   32|   ap_none  |          numc_iter         |    scalar    |
|numc_iter_ap_vld  |  in |    1|   ap_none  |          numc_iter         |    scalar    |
|A                 |  in |   32|   ap_none  |              A             |    pointer   |
|A_ap_vld          |  in |    1|   ap_none  |              A             |    pointer   |
|B                 |  in |   32|   ap_none  |              B             |    pointer   |
|B_ap_vld          |  in |    1|   ap_none  |              B             |    pointer   |
|C_i               |  in |   32|   ap_ovld  |              C             |    pointer   |
|C_o               | out |   32|   ap_ovld  |              C             |    pointer   |
|C_i_ap_vld        |  in |    1|   ap_ovld  |              C             |    pointer   |
|C_o_ap_vld        | out |    1|   ap_ovld  |              C             |    pointer   |
|tilenuma          |  in |   32|   ap_none  |          tilenuma          |    scalar    |
|tilenuma_ap_vld   |  in |    1|   ap_none  |          tilenuma          |    scalar    |
|tilen             |  in |   32|   ap_none  |            tilen           |    scalar    |
|tilen_ap_vld      |  in |    1|   ap_none  |            tilen           |    scalar    |
|tilenumc          |  in |   32|   ap_none  |          tilenumc          |    scalar    |
|tilenumc_ap_vld   |  in |    1|   ap_none  |          tilenumc          |    scalar    |
|ap_clk            |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_done           | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
+------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tilenumc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenumc"   --->   Operation 4 'read' 'tilenumc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tilen_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilen"   --->   Operation 5 'read' 'tilen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tilenuma_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenuma"   --->   Operation 6 'read' 'tilenuma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numc_iter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numc_iter"   --->   Operation 7 'read' 'numc_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_iter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_iter"   --->   Operation 8 'read' 'n_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%on = phi i31, void %newFuncRoot, i31 %on_1, void %.split1"   --->   Operation 10 'phi' 'on' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %on" [reuse_test/before.cpp:64]   --->   Operation 11 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_slt  i32 %zext_ln64, i32 %n_iter_read" [reuse_test/before.cpp:64]   --->   Operation 12 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln64 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i31 %on, i32 %n_iter" [reuse_test/before.cpp:64]   --->   Operation 13 'specdataflowpipeline' 'specdataflowpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.87ns)   --->   "%on_1 = add i31 %on, i31" [reuse_test/before.cpp:64]   --->   Operation 14 'add' 'on_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %._crit_edge.loopexit.exitStub, void %.split1" [reuse_test/before.cpp:64]   --->   Operation 15 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %numc_iter_read, i32 %A, i32 %B, i32 %C, i32 %tilenuma_read, i32 %tilen_read, i32 %tilenumc_read"   --->   Operation 16 'call' 'call_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [reuse_test/before.cpp:64]   --->   Operation 18 'specloopname' 'specloopname_ln64' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %numc_iter_read, i32 %A, i32 %B, i32 %C, i32 %tilenuma_read, i32 %tilen_read, i32 %tilenumc_read"   --->   Operation 19 'call' 'call_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numc_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tilenuma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tilen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tilenumc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tilenumc_read             (read                ) [ 0011]
tilen_read                (read                ) [ 0011]
tilenuma_read             (read                ) [ 0011]
numc_iter_read            (read                ) [ 0011]
n_iter_read               (read                ) [ 0011]
br_ln0                    (br                  ) [ 0111]
on                        (phi                 ) [ 0010]
zext_ln64                 (zext                ) [ 0000]
icmp_ln64                 (icmp                ) [ 0011]
specdataflowpipeline_ln64 (specdataflowpipeline) [ 0000]
on_1                      (add                 ) [ 0111]
br_ln64                   (br                  ) [ 0000]
ret_ln0                   (ret                 ) [ 0000]
specloopname_ln64         (specloopname        ) [ 0000]
call_ln0                  (call                ) [ 0000]
br_ln0                    (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_iter">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_iter"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="numc_iter">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numc_iter"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tilenuma">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tilen">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tilenumc">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="tilenumc_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenumc_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tilen_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilen_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tilenuma_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenuma_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="numc_iter_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numc_iter_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="n_iter_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_iter_read/1 "/>
</bind>
</comp>

<comp id="66" class="1005" name="on_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="31" slack="1"/>
<pin id="68" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="on (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="on_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="31" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="on/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_dataflow_parent_loop_proc_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="0" index="3" bw="32" slack="0"/>
<pin id="82" dir="0" index="4" bw="32" slack="0"/>
<pin id="83" dir="0" index="5" bw="32" slack="1"/>
<pin id="84" dir="0" index="6" bw="32" slack="1"/>
<pin id="85" dir="0" index="7" bw="32" slack="1"/>
<pin id="86" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln64_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="31" slack="0"/>
<pin id="93" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln64_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="31" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="on_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="on_1/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="tilenumc_read_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilenumc_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="tilen_read_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilen_read "/>
</bind>
</comp>

<comp id="116" class="1005" name="tilenuma_read_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilenuma_read "/>
</bind>
</comp>

<comp id="121" class="1005" name="numc_iter_read_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numc_iter_read "/>
</bind>
</comp>

<comp id="126" class="1005" name="n_iter_read_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_iter_read "/>
</bind>
</comp>

<comp id="131" class="1005" name="icmp_ln64_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="135" class="1005" name="on_1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="on_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="77" pin=4"/></net>

<net id="94"><net_src comp="70" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="70" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="36" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="77" pin=7"/></net>

<net id="114"><net_src comp="42" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="77" pin=6"/></net>

<net id="119"><net_src comp="48" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="77" pin=5"/></net>

<net id="124"><net_src comp="54" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="129"><net_src comp="60" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="134"><net_src comp="95" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="100" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: B | {}
	Port: C | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc7 : n_iter | {1 }
	Port: dataflow_parent_loop_proc7 : numc_iter | {1 }
	Port: dataflow_parent_loop_proc7 : A | {2 3 }
	Port: dataflow_parent_loop_proc7 : B | {2 3 }
	Port: dataflow_parent_loop_proc7 : C | {2 3 }
	Port: dataflow_parent_loop_proc7 : tilenuma | {1 }
	Port: dataflow_parent_loop_proc7 : tilen | {1 }
	Port: dataflow_parent_loop_proc7 : tilenumc | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln64 : 1
		icmp_ln64 : 2
		specdataflowpipeline_ln64 : 1
		on_1 : 1
		br_ln64 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc_fu_77 |    7    |    33   |  8.499  |   2638  |   1968  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    add   |             on_1_fu_100             |    0    |    0    |    0    |    0    |    38   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |           icmp_ln64_fu_95           |    0    |    0    |    0    |    0    |    20   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |       tilenumc_read_read_fu_36      |    0    |    0    |    0    |    0    |    0    |
|          |        tilen_read_read_fu_42        |    0    |    0    |    0    |    0    |    0    |
|   read   |       tilenuma_read_read_fu_48      |    0    |    0    |    0    |    0    |    0    |
|          |      numc_iter_read_read_fu_54      |    0    |    0    |    0    |    0    |    0    |
|          |        n_iter_read_read_fu_60       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   zext   |           zext_ln64_fu_91           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |    7    |    33   |  8.499  |   2638  |   2026  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   icmp_ln64_reg_131  |    1   |
|  n_iter_read_reg_126 |   32   |
|numc_iter_read_reg_121|   32   |
|     on_1_reg_135     |   31   |
|       on_reg_66      |   31   |
|  tilen_read_reg_111  |   32   |
| tilenuma_read_reg_116|   32   |
| tilenumc_read_reg_106|   32   |
+----------------------+--------+
|         Total        |   223  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    7   |   33   |    8   |  2638  |  2026  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   223  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   33   |    8   |  2861  |  2026  |
+-----------+--------+--------+--------+--------+--------+
