# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xczu9eg-ffvb1156-2-i-es2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/michael/xilinx_workspace/secure_enclave_simple/solution1/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path /home/michael/xilinx_workspace/secure_enclave_simple/solution1/impl/verilog/project.xpr [current_project]
set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  /home/michael/xilinx_workspace/secure_enclave_simple/solution1/impl/verilog/secure_enclave_AXILiteS_s_axi.v
  /home/michael/xilinx_workspace/secure_enclave_simple/solution1/impl/verilog/secure_enclave.v
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/michael/xilinx_workspace/secure_enclave_simple/solution1/impl/verilog/secure_enclave.xdc
set_property used_in_implementation false [get_files /home/michael/xilinx_workspace/secure_enclave_simple/solution1/impl/verilog/secure_enclave.xdc]


synth_design -top secure_enclave -part xczu9eg-ffvb1156-2-i-es2 -no_iobuf -mode out_of_context


write_checkpoint -force -noxdef secure_enclave.dcp

catch { report_utilization -file secure_enclave_utilization_synth.rpt -pb secure_enclave_utilization_synth.pb }
