Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 29 13:56:58 2024
| Host         : ashvin-ve running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_3/inst/CLK_O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.250        0.000                      0                  204        0.052        0.000                      0                  204        2.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                      7.845        0.000                       0                     1  
sys_clk_pin         3.250        0.000                      0                  204        0.052        0.000                      0                  204        2.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.076ns (25.105%)  route 3.210ns (74.895%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/clock_divider_1/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.993     7.379    design_1_i/clock_divider_1/inst/cnt_reg[0]
    SLICE_X110Y82        LUT6 (Prop_lut6_I3_O)        0.124     7.503 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.421     7.924    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X110Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.490     8.538    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.124     8.662 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.303     8.965    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.089 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.280     9.369    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.723    10.216    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.678    13.442    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[0]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X111Y82        FDRE (Setup_fdre_C_R)       -0.429    13.465    design_1_i/clock_divider_1/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.076ns (25.105%)  route 3.210ns (74.895%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/clock_divider_1/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.993     7.379    design_1_i/clock_divider_1/inst/cnt_reg[0]
    SLICE_X110Y82        LUT6 (Prop_lut6_I3_O)        0.124     7.503 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.421     7.924    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X110Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.490     8.538    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.124     8.662 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.303     8.965    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.089 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.280     9.369    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.723    10.216    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.678    13.442    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[1]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X111Y82        FDRE (Setup_fdre_C_R)       -0.429    13.465    design_1_i/clock_divider_1/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.076ns (25.105%)  route 3.210ns (74.895%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/clock_divider_1/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.993     7.379    design_1_i/clock_divider_1/inst/cnt_reg[0]
    SLICE_X110Y82        LUT6 (Prop_lut6_I3_O)        0.124     7.503 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.421     7.924    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X110Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.490     8.538    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.124     8.662 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.303     8.965    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.089 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.280     9.369    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.723    10.216    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.678    13.442    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[2]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X111Y82        FDRE (Setup_fdre_C_R)       -0.429    13.465    design_1_i/clock_divider_1/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.076ns (25.105%)  route 3.210ns (74.895%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/clock_divider_1/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.993     7.379    design_1_i/clock_divider_1/inst/cnt_reg[0]
    SLICE_X110Y82        LUT6 (Prop_lut6_I3_O)        0.124     7.503 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.421     7.924    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X110Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.490     8.538    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.124     8.662 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.303     8.965    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.089 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.280     9.369    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.723    10.216    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.678    13.442    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[3]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X111Y82        FDRE (Setup_fdre_C_R)       -0.429    13.465    design_1_i/clock_divider_1/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_0/inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.014ns (24.273%)  route 3.164ns (75.727%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518     6.448 r  design_1_i/clock_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.940     7.388    design_1_i/clock_divider_0/inst/cnt_reg[0]
    SLICE_X113Y82        LUT6 (Prop_lut6_I2_O)        0.124     7.512 f  design_1_i/clock_divider_0/inst/cnt[0]_i_10/O
                         net (fo=1, routed)           0.402     7.914    design_1_i/clock_divider_0/inst/cnt[0]_i_10_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.038 r  design_1_i/clock_divider_0/inst/cnt[0]_i_9/O
                         net (fo=1, routed)           0.433     8.472    design_1_i/clock_divider_0/inst/cnt[0]_i_9_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I1_O)        0.124     8.596 r  design_1_i/clock_divider_0/inst/cnt[0]_i_4/O
                         net (fo=1, routed)           0.573     9.168    design_1_i/clock_divider_0/inst/cnt[0]_i_4_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  design_1_i/clock_divider_0/inst/cnt[0]_i_1/O
                         net (fo=27, routed)          0.815    10.107    design_1_i/clock_divider_0/inst/cnt[0]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.678    13.442    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[0]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    13.370    design_1_i/clock_divider_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_0/inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.014ns (24.273%)  route 3.164ns (75.727%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518     6.448 r  design_1_i/clock_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.940     7.388    design_1_i/clock_divider_0/inst/cnt_reg[0]
    SLICE_X113Y82        LUT6 (Prop_lut6_I2_O)        0.124     7.512 f  design_1_i/clock_divider_0/inst/cnt[0]_i_10/O
                         net (fo=1, routed)           0.402     7.914    design_1_i/clock_divider_0/inst/cnt[0]_i_10_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.038 r  design_1_i/clock_divider_0/inst/cnt[0]_i_9/O
                         net (fo=1, routed)           0.433     8.472    design_1_i/clock_divider_0/inst/cnt[0]_i_9_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I1_O)        0.124     8.596 r  design_1_i/clock_divider_0/inst/cnt[0]_i_4/O
                         net (fo=1, routed)           0.573     9.168    design_1_i/clock_divider_0/inst/cnt[0]_i_4_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  design_1_i/clock_divider_0/inst/cnt[0]_i_1/O
                         net (fo=27, routed)          0.815    10.107    design_1_i/clock_divider_0/inst/cnt[0]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.678    13.442    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[1]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    13.370    design_1_i/clock_divider_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_0/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.014ns (24.273%)  route 3.164ns (75.727%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518     6.448 r  design_1_i/clock_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.940     7.388    design_1_i/clock_divider_0/inst/cnt_reg[0]
    SLICE_X113Y82        LUT6 (Prop_lut6_I2_O)        0.124     7.512 f  design_1_i/clock_divider_0/inst/cnt[0]_i_10/O
                         net (fo=1, routed)           0.402     7.914    design_1_i/clock_divider_0/inst/cnt[0]_i_10_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.038 r  design_1_i/clock_divider_0/inst/cnt[0]_i_9/O
                         net (fo=1, routed)           0.433     8.472    design_1_i/clock_divider_0/inst/cnt[0]_i_9_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I1_O)        0.124     8.596 r  design_1_i/clock_divider_0/inst/cnt[0]_i_4/O
                         net (fo=1, routed)           0.573     9.168    design_1_i/clock_divider_0/inst/cnt[0]_i_4_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  design_1_i/clock_divider_0/inst/cnt[0]_i_1/O
                         net (fo=27, routed)          0.815    10.107    design_1_i/clock_divider_0/inst/cnt[0]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.678    13.442    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[2]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    13.370    design_1_i/clock_divider_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_0/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.014ns (24.273%)  route 3.164ns (75.727%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518     6.448 r  design_1_i/clock_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.940     7.388    design_1_i/clock_divider_0/inst/cnt_reg[0]
    SLICE_X113Y82        LUT6 (Prop_lut6_I2_O)        0.124     7.512 f  design_1_i/clock_divider_0/inst/cnt[0]_i_10/O
                         net (fo=1, routed)           0.402     7.914    design_1_i/clock_divider_0/inst/cnt[0]_i_10_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.038 r  design_1_i/clock_divider_0/inst/cnt[0]_i_9/O
                         net (fo=1, routed)           0.433     8.472    design_1_i/clock_divider_0/inst/cnt[0]_i_9_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I1_O)        0.124     8.596 r  design_1_i/clock_divider_0/inst/cnt[0]_i_4/O
                         net (fo=1, routed)           0.573     9.168    design_1_i/clock_divider_0/inst/cnt[0]_i_4_n_0
    SLICE_X113Y86        LUT6 (Prop_lut6_I1_O)        0.124     9.292 r  design_1_i/clock_divider_0/inst/cnt[0]_i_1/O
                         net (fo=27, routed)          0.815    10.107    design_1_i/clock_divider_0/inst/cnt[0]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.678    13.442    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X112Y82        FDRE                                         r  design_1_i/clock_divider_0/inst/cnt_reg[3]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    13.370    design_1_i/clock_divider_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.076ns (25.396%)  route 3.161ns (74.604%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/clock_divider_1/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.993     7.379    design_1_i/clock_divider_1/inst/cnt_reg[0]
    SLICE_X110Y82        LUT6 (Prop_lut6_I3_O)        0.124     7.503 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.421     7.924    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X110Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.490     8.538    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.124     8.662 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.303     8.965    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.089 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.280     9.369    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.674    10.167    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X111Y83        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.679    13.443    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y83        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[4]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X111Y83        FDRE (Setup_fdre_C_R)       -0.429    13.442    design_1_i/clock_divider_1/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.076ns (25.396%)  route 3.161ns (74.604%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.856     5.930    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y82        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 r  design_1_i/clock_divider_1/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.993     7.379    design_1_i/clock_divider_1/inst/cnt_reg[0]
    SLICE_X110Y82        LUT6 (Prop_lut6_I3_O)        0.124     7.503 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.421     7.924    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X110Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.048 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.490     8.538    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.124     8.662 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.303     8.965    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.089 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.280     9.369    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X110Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.493 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.674    10.167    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X111Y83        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.679    13.443    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X111Y83        FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[5]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X111Y83        FDRE (Setup_fdre_C_R)       -0.429    13.442    design_1_i/clock_divider_1/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  3.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.723    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/clock_divider_3/inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.981    design_1_i/clock_divider_3/inst/cnt_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.233 r  design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.233    design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1_n_7
    SLICE_X111Y100       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y100       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[12]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    design_1_i/clock_divider_3/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.723    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/clock_divider_3/inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.981    design_1_i/clock_divider_3/inst/cnt_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.244 r  design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.244    design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1_n_5
    SLICE_X111Y100       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y100       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[14]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    design_1_i/clock_divider_3/inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.723    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/clock_divider_3/inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.981    design_1_i/clock_divider_3/inst/cnt_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.269 r  design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.269    design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1_n_6
    SLICE_X111Y100       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y100       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[13]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    design_1_i/clock_divider_3/inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.723    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/clock_divider_3/inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.981    design_1_i/clock_divider_3/inst/cnt_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.269 r  design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.269    design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1_n_4
    SLICE_X111Y100       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y100       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[15]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    design_1_i/clock_divider_3/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.723    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/clock_divider_3/inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.981    design_1_i/clock_divider_3/inst/cnt_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.272 r  design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.272    design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1_n_7
    SLICE_X111Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[16]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    design_1_i/clock_divider_3/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.723    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/clock_divider_3/inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.981    design_1_i/clock_divider_3/inst/cnt_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.283 r  design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.283    design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1_n_5
    SLICE_X111Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[18]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    design_1_i/clock_divider_3/inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.723    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/clock_divider_3/inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.981    design_1_i/clock_divider_3/inst/cnt_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.308 r  design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.308    design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1_n_6
    SLICE_X111Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[17]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    design_1_i/clock_divider_3/inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.723    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/clock_divider_3/inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.981    design_1_i/clock_divider_3/inst/cnt_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.308 r  design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.308    design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1_n_4
    SLICE_X111Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[19]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    design_1_i/clock_divider_3/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.470ns (79.932%)  route 0.118ns (20.068%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.637     1.723    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y99        FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/clock_divider_3/inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.117     1.981    design_1_i/clock_divider_3/inst/cnt_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.178 r  design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.179    design_1_i/clock_divider_3/inst/cnt_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.218 r  design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.218    design_1_i/clock_divider_3/inst/cnt_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.257 r  design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    design_1_i/clock_divider_3/inst/cnt_reg[16]_i_1_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.311 r  design_1_i/clock_divider_3/inst/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.311    design_1_i/clock_divider_3/inst/cnt_reg[20]_i_1_n_7
    SLICE_X111Y102       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y102       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[20]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.105     2.181    design_1_i/clock_divider_3/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_3/inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            design_1_i/clock_divider_3/inst/CLK_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.719     1.806    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X111Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141     1.947 f  design_1_i/clock_divider_3/inst/cnt_reg[18]/Q
                         net (fo=3, routed)           0.069     2.016    design_1_i/clock_divider_3/inst/cnt_reg[18]
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.045     2.061 r  design_1_i/clock_divider_3/inst/CLK_O_i_1/O
                         net (fo=1, routed)           0.000     2.061    design_1_i/clock_divider_3/inst/p_0_in
    SLICE_X110Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/CLK_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.995     2.337    design_1_i/clock_divider_3/inst/CLK_I
    SLICE_X110Y101       FDRE                                         r  design_1_i/clock_divider_3/inst/CLK_O_reg/C
                         clock pessimism             -0.519     1.819    
    SLICE_X110Y101       FDRE (Hold_fdre_C_D)         0.091     1.910    design_1_i/clock_divider_3/inst/CLK_O_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  CLK_IN_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y87   design_1_i/clock_divider_0/inst/CLK_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y82   design_1_i/clock_divider_0/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   design_1_i/clock_divider_0/inst/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   design_1_i/clock_divider_0/inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   design_1_i/clock_divider_0/inst/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y85   design_1_i/clock_divider_0/inst/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y86   design_1_i/clock_divider_0/inst/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y87   design_1_i/clock_divider_0/inst/CLK_O_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y87   design_1_i/clock_divider_0/inst/CLK_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y82   design_1_i/clock_divider_0/inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y82   design_1_i/clock_divider_0/inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y85   design_1_i/clock_divider_0/inst/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X112Y85   design_1_i/clock_divider_0/inst/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y87   design_1_i/clock_divider_0/inst/CLK_O_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y87   design_1_i/clock_divider_0/inst/CLK_O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   design_1_i/clock_divider_0/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   design_1_i/clock_divider_0/inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   design_1_i/clock_divider_0/inst/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y85   design_1_i/clock_divider_0/inst/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y85   design_1_i/clock_divider_0/inst/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 4.037ns (69.008%)  route 1.813ns (30.992%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/CLK_O_reg/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/pwn_divider_0/inst/CLK_O_reg/Q
                         net (fo=1, routed)           1.813     2.269    LD3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581     5.850 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     5.850    LD3
    M14                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.446ns  (logic 0.746ns (51.605%)  route 0.700ns (48.395%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.422     0.422 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/Q
                         net (fo=4, routed)           0.700     1.122    design_1_i/pwn_divider_0/inst/duty_cycle_reg_n_0_[3]
    SLICE_X111Y103       LUT4 (Prop_lut4_I3_O)        0.324     1.446 r  design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_2/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_2_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/on_threshold_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.444ns  (logic 0.746ns (51.676%)  route 0.698ns (48.324%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.422     0.422 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/Q
                         net (fo=4, routed)           0.698     1.120    design_1_i/pwn_divider_0/inst/duty_cycle_reg_n_0_[3]
    SLICE_X111Y103       LUT4 (Prop_lut4_I1_O)        0.324     1.444 r  design_1_i/pwn_divider_0/inst/on_threshold[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    design_1_i/pwn_divider_0/inst/p_0_in[0]
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/on_threshold_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.416ns  (logic 0.718ns (50.720%)  route 0.698ns (49.280%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.422     0.422 f  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/Q
                         net (fo=4, routed)           0.698     1.120    design_1_i/pwn_divider_0/inst/duty_cycle_reg_n_0_[3]
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.296     1.416 r  design_1_i/pwn_divider_0/inst/duty_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     1.416    design_1_i/pwn_divider_0/inst/duty_cycle[1]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/on_threshold_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/CLK_O_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.358ns  (logic 0.721ns (53.105%)  route 0.637ns (46.895%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/on_threshold_reg[0]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.422     0.422 r  design_1_i/pwn_divider_0/inst/on_threshold_reg[0]/Q
                         net (fo=1, routed)           0.637     1.059    design_1_i/pwn_divider_0/inst/on_threshold[0]
    SLICE_X110Y103       LUT3 (Prop_lut3_I2_O)        0.299     1.358 r  design_1_i/pwn_divider_0/inst/CLK_O0/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/pwn_divider_0/inst/CLK_O0_n_0
    SLICE_X110Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/CLK_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/on_threshold_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.290ns  (logic 0.583ns (45.208%)  route 0.707ns (54.792%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.459     0.459 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/Q
                         net (fo=5, routed)           0.707     1.166    design_1_i/pwn_divider_0/inst/duty_cycle_reg_n_0_[2]
    SLICE_X111Y103       LUT3 (Prop_lut3_I1_O)        0.124     1.290 r  design_1_i/pwn_divider_0/inst/on_threshold[1]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/pwn_divider_0/inst/p_0_in[1]
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/on_threshold_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.279ns  (logic 0.718ns (56.136%)  route 0.561ns (43.864%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.419     0.419 f  design_1_i/pwn_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.176     0.595    design_1_i/pwn_divider_0/inst/cnt
    SLICE_X110Y103       LUT1 (Prop_lut1_I0_O)        0.299     0.894 r  design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1/O
                         net (fo=7, routed)           0.385     1.279    design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1_n_0
    SLICE_X110Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.260ns  (logic 0.583ns (46.266%)  route 0.677ns (53.734%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.459     0.459 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/Q
                         net (fo=5, routed)           0.677     1.136    design_1_i/pwn_divider_0/inst/duty_cycle_reg_n_0_[2]
    SLICE_X111Y103       LUT3 (Prop_lut3_I2_O)        0.124     1.260 r  design_1_i/pwn_divider_0/inst/duty_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/pwn_divider_0/inst/duty_cycle[2]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.250ns  (logic 0.583ns (46.640%)  route 0.667ns (53.360%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[0]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.459     0.459 f  design_1_i/pwn_divider_0/inst/duty_cycle_reg[0]/Q
                         net (fo=5, routed)           0.667     1.126    design_1_i/pwn_divider_0/inst/duty_cycle_reg_n_0_[0]
    SLICE_X111Y103       LUT1 (Prop_lut1_I0_O)        0.124     1.250 r  design_1_i/pwn_divider_0/inst/duty_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     1.250    design_1_i/pwn_divider_0/inst/duty_cycle[0]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.084ns  (logic 0.718ns (66.241%)  route 0.366ns (33.759%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.419     0.419 f  design_1_i/pwn_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.176     0.595    design_1_i/pwn_divider_0/inst/cnt
    SLICE_X110Y103       LUT1 (Prop_lut1_I0_O)        0.299     0.894 r  design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1/O
                         net (fo=7, routed)           0.190     1.084    design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/CLK_O_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  design_1_i/pwn_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.076     0.204    design_1_i/pwn_divider_0/inst/cnt
    SLICE_X110Y103       LUT3 (Prop_lut3_I1_O)        0.099     0.303 r  design_1_i/pwn_divider_0/inst/CLK_O0/O
                         net (fo=1, routed)           0.000     0.303    design_1_i/pwn_divider_0/inst/CLK_O0_n_0
    SLICE_X110Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/CLK_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/on_threshold_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.231ns (66.838%)  route 0.115ns (33.162%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.133     0.133 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/Q
                         net (fo=4, routed)           0.115     0.248    design_1_i/pwn_divider_0/inst/duty_cycle_reg_n_0_[3]
    SLICE_X111Y103       LUT3 (Prop_lut3_I2_O)        0.098     0.346 r  design_1_i/pwn_divider_0/inst/on_threshold[1]_i_1/O
                         net (fo=1, routed)           0.000     0.346    design_1_i/pwn_divider_0/inst/p_0_in[1]
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/on_threshold_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.227ns (63.422%)  route 0.131ns (36.578%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  design_1_i/pwn_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.075     0.203    design_1_i/pwn_divider_0/inst/cnt
    SLICE_X110Y103       LUT1 (Prop_lut1_I0_O)        0.099     0.302 r  design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1/O
                         net (fo=7, routed)           0.056     0.358    design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.227ns (63.422%)  route 0.131ns (36.578%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  design_1_i/pwn_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.075     0.203    design_1_i/pwn_divider_0/inst/cnt
    SLICE_X110Y103       LUT1 (Prop_lut1_I0_O)        0.099     0.302 r  design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1/O
                         net (fo=7, routed)           0.056     0.358    design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.227ns (63.422%)  route 0.131ns (36.578%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  design_1_i/pwn_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.075     0.203    design_1_i/pwn_divider_0/inst/cnt
    SLICE_X110Y103       LUT1 (Prop_lut1_I0_O)        0.099     0.302 r  design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1/O
                         net (fo=7, routed)           0.056     0.358    design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.227ns (63.422%)  route 0.131ns (36.578%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  design_1_i/pwn_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.075     0.203    design_1_i/pwn_divider_0/inst/cnt
    SLICE_X110Y103       LUT1 (Prop_lut1_I0_O)        0.099     0.302 r  design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1/O
                         net (fo=7, routed)           0.056     0.358    design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/on_threshold_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.227ns (63.422%)  route 0.131ns (36.578%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  design_1_i/pwn_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.075     0.203    design_1_i/pwn_divider_0/inst/cnt
    SLICE_X110Y103       LUT1 (Prop_lut1_I0_O)        0.099     0.302 r  design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1/O
                         net (fo=7, routed)           0.056     0.358    design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/on_threshold_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/on_threshold_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.227ns (63.422%)  route 0.131ns (36.578%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/cnt_reg[0]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  design_1_i/pwn_divider_0/inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.075     0.203    design_1_i/pwn_divider_0/inst/cnt
    SLICE_X110Y103       LUT1 (Prop_lut1_I0_O)        0.099     0.302 r  design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1/O
                         net (fo=7, routed)           0.056     0.358    design_1_i/pwn_divider_0/inst/duty_cycle[3]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/on_threshold_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/on_threshold_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.146     0.146 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/Q
                         net (fo=5, routed)           0.179     0.325    design_1_i/pwn_divider_0/inst/duty_cycle_reg_n_0_[1]
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.042     0.367 r  design_1_i/pwn_divider_0/inst/on_threshold[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    design_1_i/pwn_divider_0/inst/p_0_in[0]
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/on_threshold_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.191ns (51.574%)  route 0.179ns (48.426%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.146     0.146 r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/Q
                         net (fo=5, routed)           0.179     0.325    design_1_i/pwn_divider_0/inst/duty_cycle_reg_n_0_[1]
    SLICE_X111Y103       LUT4 (Prop_lut4_I3_O)        0.045     0.370 r  design_1_i/pwn_divider_0/inst/duty_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    design_1_i/pwn_divider_0/inst/duty_cycle[1]_i_1_n_0
    SLICE_X111Y103       FDRE                                         r  design_1_i/pwn_divider_0/inst/duty_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.028ns (70.752%)  route 1.665ns (29.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         2.056     6.130    design_1_i/clock_divider_2/inst/CLK_I
    SLICE_X113Y107       FDRE                                         r  design_1_i/clock_divider_2/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/clock_divider_2/inst/CLK_O_reg/Q
                         net (fo=1, routed)           1.665     8.251    LD2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.823 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000    11.823    LD2
    N16                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 4.013ns (68.883%)  route 1.813ns (31.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.861     5.935    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X110Y87        FDRE                                         r  design_1_i/clock_divider_1/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  design_1_i/clock_divider_1/inst/CLK_O_reg/Q
                         net (fo=1, routed)           1.813     8.204    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557    11.761 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000    11.761    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.986ns (70.531%)  route 1.665ns (29.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.861     5.935    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X113Y87        FDRE                                         r  design_1_i/clock_divider_0/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  design_1_i/clock_divider_0/inst/CLK_O_reg/Q
                         net (fo=1, routed)           1.665     8.056    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.586 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    11.586    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.372ns (80.499%)  route 0.332ns (19.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.633     1.719    design_1_i/clock_divider_0/inst/CLK_I
    SLICE_X113Y87        FDRE                                         r  design_1_i/clock_divider_0/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  design_1_i/clock_divider_0/inst/CLK_O_reg/Q
                         net (fo=1, routed)           0.332     2.192    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.423 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     3.423    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.399ns (78.684%)  route 0.379ns (21.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.633     1.719    design_1_i/clock_divider_1/inst/CLK_I
    SLICE_X110Y87        FDRE                                         r  design_1_i/clock_divider_1/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  design_1_i/clock_divider_1/inst/CLK_O_reg/Q
                         net (fo=1, routed)           0.379     2.239    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.497 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     3.497    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/CLK_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.414ns (80.970%)  route 0.332ns (19.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.717     1.804    design_1_i/clock_divider_2/inst/CLK_I
    SLICE_X113Y107       FDRE                                         r  design_1_i/clock_divider_2/inst/CLK_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  design_1_i/clock_divider_2/inst/CLK_O_reg/Q
                         net (fo=1, routed)           0.332     2.277    LD2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.550 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     3.550    LD2
    N16                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------





