ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Mar 24, 2023 at 16:54:27 CST
ncverilog
	tb.v
	lcd_ctrl.v
	+notimingchecks
Loading snapshot worklib.tb:v .................... Done
*Verdi3* Loading libsscore_ius152.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 72051 NS + 0
./tb.v:183       $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Mar 24, 2023 at 16:54:27 CST  (total: 00:00:00)
