INFO: [VRFC 10-163] Analyzing VHDL file "/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/sources_1/new/top_blinky.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_blinky'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/CmodaA7_led-blink-1stprj/CmodaA7_led-blink-1stprj.srcs/sim_1/new/tb_top_blinky.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_blinky'
