{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720750187246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720750187252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 10:09:46 2024 " "Processing started: Fri Jul 12 10:09:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720750187252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720750187252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta color_recognize_draw -c color_recognize_draw " "Command: quartus_sta color_recognize_draw -c color_recognize_draw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720750187252 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1720750187366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720750187535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720750187535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750187580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750187580 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "969 " "The Timing Analyzer is analyzing 969 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1720750187752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "color_recognize_draw.sdc " "Synopsys Design Constraints File file not found: 'color_recognize_draw.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720750187816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750187817 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720750187826 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " "create_clock -period 1.000 -name draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720750187826 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "create_clock -period 1.000 -name cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720750187826 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " "create_clock -period 1.000 -name cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720750187826 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720750187826 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1720750187849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720750187850 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720750187852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720750187861 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720750188014 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720750188014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.730 " "Worst-case setup slack is -9.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.730            -451.393 sys_clk  " "   -9.730            -451.393 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.835           -4488.968 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]  " "   -5.835           -4488.968 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.890            -411.360 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -3.890            -411.360 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696             -13.732 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "   -1.696             -13.732 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750188016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "    0.453               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 sys_clk  " "    0.453               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]  " "    0.718               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "    0.764               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750188040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720750188042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720750188045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -206.719 sys_clk  " "   -3.000            -206.719 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -208.180 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.487            -208.180 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]  " "    0.422               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "    0.423               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750188047 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720750188220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720750188240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720750188678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720750188835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720750188877 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720750188877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.171 " "Worst-case setup slack is -9.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.171            -414.342 sys_clk  " "   -9.171            -414.342 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.516           -4215.070 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]  " "   -5.516           -4215.070 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.655            -381.818 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -3.655            -381.818 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.551             -12.128 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "   -1.551             -12.128 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750188880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sys_clk  " "    0.401               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "    0.403               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "    0.606               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]  " "    0.646               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750188903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720750188908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720750188911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -206.719 sys_clk  " "   -3.000            -206.719 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -208.180 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.487            -208.180 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "    0.290               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]  " "    0.443               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750188915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750188915 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720750189092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720750189236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720750189256 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720750189256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.840 " "Worst-case setup slack is -3.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.840            -129.174 sys_clk  " "   -3.840            -129.174 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.258           -1695.852 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]  " "   -2.258           -1695.852 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181            -100.298 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.181            -100.298 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -1.087 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "   -0.212              -1.087 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750189261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 sys_clk  " "    0.186               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "    0.187               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]  " "    0.280               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "    0.318               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750189292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720750189298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720750189303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -149.096 sys_clk  " "   -3.000            -149.096 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -140.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.000            -140.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "    0.331               0.000 cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\]  " "    0.392               0.000 draw_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\|key_out\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750189309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750189309 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720750189818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720750189821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720750189906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 10:09:49 2024 " "Processing ended: Fri Jul 12 10:09:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720750189906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720750189906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720750189906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720750189906 ""}
