## Standard cell desgin using spice lab
* In this lab basically we will spice netlist from [nickson-jose]( https://github.com/nickson-jose/vsdstdcelldesign.git) 
<img width="1211" alt="image" src="https://github.com/navi2311/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/134842758/33a7c5e6-f915-4bbc-9e82-749b15621579">

```
copy tech file into the standard cell directory:
cp sky130A-GDS.tech /home/vsduser/Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign

```
<img width="1199" alt="image" src="https://github.com/navi2311/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/134842758/b305fe52-5998-408b-bdfb-d7b9d74d09ba">

