Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Thu Apr 10 15:25:55 2025
| Host              : cad115 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file SoC_wrapper_timing_summary_routed.rpt -pb SoC_wrapper_timing_summary_routed.pb -rpx SoC_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : SoC_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.946        0.000                      0                35090        0.012        0.000                      0                35090        3.500        0.000                       0                 12277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.946        0.000                      0                35055        0.012        0.000                      0                35055        3.500        0.000                       0                 12277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.254        0.000                      0                   35        0.303        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 4.174ns (73.291%)  route 1.521ns (26.709%))
  Logic Levels:           15  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 12.116 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.955ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.259     5.755    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_102
    SLICE_X6Y119         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     5.978 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_4/O
                         net (fo=1, routed)           0.011     5.989    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_4_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.221 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     6.251    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_n_0
    SLICE_X6Y120         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.316 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.346    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__0_n_0
    SLICE_X6Y121         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.411 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.441    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__1_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.547 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__2/O[1]
                         net (fo=2, routed)           0.567     7.114    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[25]
    SLICE_X7Y121         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.171 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2_i_7/O
                         net (fo=1, routed)           0.022     7.193    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2_i_7_n_0
    SLICE_X7Y121         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     7.506 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2/O[6]
                         net (fo=1, routed)           0.531     8.037    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[30]
    SLICE_X8Y119         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.133     8.170 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[30]_i_1/O
                         net (fo=1, routed)           0.027     8.197    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[30]_i_1_n_0
    SLICE_X8Y119         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.900    12.116    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y119         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[30]/C
                         clock pessimism              0.141    12.257    
                         clock uncertainty           -0.160    12.097    
    SLICE_X8Y119         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    12.143    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[30]
  -------------------------------------------------------------------
                         required time                         12.143    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 4.287ns (76.484%)  route 1.318ns (23.516%))
  Logic Levels:           15  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 12.116 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.955ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.259     5.755    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_102
    SLICE_X6Y119         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     5.978 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_4/O
                         net (fo=1, routed)           0.011     5.989    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_4_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.221 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     6.251    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_n_0
    SLICE_X6Y120         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.316 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.346    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__0_n_0
    SLICE_X6Y121         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.411 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.441    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__1_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.547 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__2/O[1]
                         net (fo=2, routed)           0.567     7.114    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[25]
    SLICE_X7Y121         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.171 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2_i_7/O
                         net (fo=1, routed)           0.022     7.193    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2_i_7_n_0
    SLICE_X7Y121         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     7.526 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2/O[5]
                         net (fo=1, routed)           0.275     7.801    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[29]
    SLICE_X8Y119         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.027 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[29]_i_1/O
                         net (fo=1, routed)           0.080     8.107    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[29]_i_1_n_0
    SLICE_X8Y119         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.900    12.116    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y119         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[29]/C
                         clock pessimism              0.141    12.257    
                         clock uncertainty           -0.160    12.097    
    SLICE_X8Y119         FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.140    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[29]
  -------------------------------------------------------------------
                         required time                         12.140    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 4.198ns (76.787%)  route 1.269ns (23.213%))
  Logic Levels:           15  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 12.116 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.955ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.259     5.755    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_102
    SLICE_X6Y119         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     5.978 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_4/O
                         net (fo=1, routed)           0.011     5.989    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_4_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.221 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     6.251    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_n_0
    SLICE_X6Y120         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.316 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.346    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__0_n_0
    SLICE_X6Y121         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.411 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.441    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__1_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.547 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__2/O[1]
                         net (fo=2, routed)           0.567     7.114    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[25]
    SLICE_X7Y121         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.171 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2_i_7/O
                         net (fo=1, routed)           0.022     7.193    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2_i_7_n_0
    SLICE_X7Y121         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.334     7.527 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2/O[7]
                         net (fo=1, routed)           0.272     7.799    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[31]
    SLICE_X8Y119         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.136     7.935 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[31]_i_2/O
                         net (fo=1, routed)           0.034     7.969    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[31]_i_2_n_0
    SLICE_X8Y119         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.900    12.116    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y119         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[31]/C
                         clock pessimism              0.141    12.257    
                         clock uncertainty           -0.160    12.097    
    SLICE_X8Y119         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    12.143    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[31]
  -------------------------------------------------------------------
                         required time                         12.143    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 4.249ns (77.875%)  route 1.207ns (22.125%))
  Logic Levels:           15  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 12.116 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.955ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.386     5.883    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_104
    SLICE_X6Y119         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     5.939 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6/O
                         net (fo=1, routed)           0.015     5.954    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     6.232 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/O[5]
                         net (fo=2, routed)           0.342     6.574    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[5]
    SLICE_X7Y118         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     6.798 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3/O
                         net (fo=1, routed)           0.029     6.827    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3_n_0
    SLICE_X7Y118         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.065 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     7.095    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_n_0
    SLICE_X7Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.160 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.190    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0_n_0
    SLICE_X7Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.255 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.285    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__1_n_0
    SLICE_X7Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     7.399 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2/O[3]
                         net (fo=1, routed)           0.293     7.692    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[27]
    SLICE_X8Y118         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     7.921 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[27]_i_1/O
                         net (fo=1, routed)           0.038     7.959    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[27]_i_1_n_0
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.900    12.116    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[27]/C
                         clock pessimism              0.141    12.257    
                         clock uncertainty           -0.160    12.097    
    SLICE_X8Y118         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.045    12.142    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[27]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 4.098ns (76.440%)  route 1.263ns (23.560%))
  Logic Levels:           15  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 12.116 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.955ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.259     5.755    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_102
    SLICE_X6Y119         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     5.978 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_4/O
                         net (fo=1, routed)           0.011     5.989    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_4_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.221 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     6.251    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_n_0
    SLICE_X6Y120         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.316 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.346    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__0_n_0
    SLICE_X6Y121         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.411 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.441    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__1_n_0
    SLICE_X6Y122         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.547 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry__2/O[1]
                         net (fo=2, routed)           0.567     7.114    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[25]
    SLICE_X7Y121         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     7.171 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2_i_7/O
                         net (fo=1, routed)           0.022     7.193    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2_i_7_n_0
    SLICE_X7Y121         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.479 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2/O[4]
                         net (fo=1, routed)           0.220     7.699    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[28]
    SLICE_X8Y119         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     7.783 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[28]_i_1/O
                         net (fo=1, routed)           0.080     7.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[28]_i_1_n_0
    SLICE_X8Y119         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.900    12.116    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y119         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[28]/C
                         clock pessimism              0.141    12.257    
                         clock uncertainty           -0.160    12.097    
    SLICE_X8Y119         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.141    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[28]
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 4.094ns (76.923%)  route 1.228ns (23.077%))
  Logic Levels:           15  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 12.116 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.955ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.386     5.883    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_104
    SLICE_X6Y119         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     5.939 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6/O
                         net (fo=1, routed)           0.015     5.954    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     6.232 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/O[5]
                         net (fo=2, routed)           0.342     6.574    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[5]
    SLICE_X7Y118         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     6.798 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3/O
                         net (fo=1, routed)           0.029     6.827    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3_n_0
    SLICE_X7Y118         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.065 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     7.095    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_n_0
    SLICE_X7Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.160 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.190    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0_n_0
    SLICE_X7Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.255 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.285    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__1_n_0
    SLICE_X7Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.391 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2/O[1]
                         net (fo=1, routed)           0.271     7.662    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[25]
    SLICE_X8Y118         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     7.744 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[25]_i_1/O
                         net (fo=1, routed)           0.081     7.825    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[25]_i_1_n_0
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.900    12.116    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[25]/C
                         clock pessimism              0.141    12.257    
                         clock uncertainty           -0.160    12.097    
    SLICE_X8Y118         FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.140    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[25]
  -------------------------------------------------------------------
                         required time                         12.140    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 4.167ns (78.754%)  route 1.124ns (21.246%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 12.111 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.955ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.386     5.883    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_104
    SLICE_X6Y119         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     5.939 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6/O
                         net (fo=1, routed)           0.015     5.954    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     6.232 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/O[5]
                         net (fo=2, routed)           0.342     6.574    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[5]
    SLICE_X7Y118         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     6.798 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3/O
                         net (fo=1, routed)           0.029     6.827    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3_n_0
    SLICE_X7Y118         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.065 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     7.095    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_n_0
    SLICE_X7Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     7.266 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0/O[7]
                         net (fo=1, routed)           0.285     7.551    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[15]
    SLICE_X6Y117         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.220     7.771 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[15]_i_1/O
                         net (fo=1, routed)           0.023     7.794    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[15]_i_1_n_0
    SLICE_X6Y117         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.895    12.111    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X6Y117         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[15]/C
                         clock pessimism              0.141    12.252    
                         clock uncertainty           -0.160    12.092    
    SLICE_X6Y117         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    12.138    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[15]
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 4.096ns (77.500%)  route 1.189ns (22.500%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 12.111 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.955ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.386     5.883    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_104
    SLICE_X6Y119         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     5.939 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6/O
                         net (fo=1, routed)           0.015     5.954    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     6.232 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/O[5]
                         net (fo=2, routed)           0.342     6.574    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[5]
    SLICE_X7Y118         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     6.798 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3/O
                         net (fo=1, routed)           0.029     6.827    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3_n_0
    SLICE_X7Y118         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.065 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     7.095    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_n_0
    SLICE_X7Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     7.188 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0/O[2]
                         net (fo=1, routed)           0.303     7.491    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[10]
    SLICE_X6Y116         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     7.718 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[10]_i_1/O
                         net (fo=1, routed)           0.070     7.788    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[10]_i_1_n_0
    SLICE_X6Y116         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.895    12.111    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X6Y116         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[10]/C
                         clock pessimism              0.141    12.252    
                         clock uncertainty           -0.160    12.092    
    SLICE_X6Y116         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.136    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[10]
  -------------------------------------------------------------------
                         required time                         12.136    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 4.189ns (78.502%)  route 1.147ns (21.498%))
  Logic Levels:           15  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 12.171 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.955ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.386     5.883    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_104
    SLICE_X6Y119         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     5.939 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6/O
                         net (fo=1, routed)           0.015     5.954    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     6.232 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/O[5]
                         net (fo=2, routed)           0.342     6.574    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[5]
    SLICE_X7Y118         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     6.798 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3/O
                         net (fo=1, routed)           0.029     6.827    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3_n_0
    SLICE_X7Y118         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.065 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     7.095    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_n_0
    SLICE_X7Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.160 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.190    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0_n_0
    SLICE_X7Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.255 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.285    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__1_n_0
    SLICE_X7Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     7.378 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__2/O[2]
                         net (fo=1, routed)           0.230     7.608    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[26]
    SLICE_X8Y120         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     7.798 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[26]_i_1/O
                         net (fo=1, routed)           0.041     7.839    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[26]_i_1_n_0
    SLICE_X8Y120         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.955    12.171    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y120         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[26]/C
                         clock pessimism              0.176    12.346    
                         clock uncertainty           -0.160    12.186    
    SLICE_X8Y120         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    12.231    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[26]
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 4.127ns (78.682%)  route 1.118ns (21.318%))
  Logic Levels:           14  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.116ns = ( 12.116 - 10.000 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.045ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.955ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.235     2.502    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/CLK
    DSP48E2_X2Y48        DSP_A_B_DATA                                 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.264     2.766 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.766    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     2.863 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.863    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     3.636 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     3.636    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     3.703 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     3.703    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.430 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.430    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.597 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.611    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/PCIN[47]
    DSP48E2_X2Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.739     5.350 f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     5.350    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X2Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     5.496 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.386     5.883    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w__2_n_104
    SLICE_X6Y119         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     5.939 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6/O
                         net (fo=1, routed)           0.015     5.954    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry_i_6_n_0
    SLICE_X6Y119         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     6.232 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_raw_result_w_carry/O[5]
                         net (fo=2, routed)           0.342     6.574    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/mul_fixed_result_w[5]
    SLICE_X7Y118         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     6.798 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3/O
                         net (fo=1, routed)           0.029     6.827    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_i_3_n_0
    SLICE_X7Y118         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     7.065 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry/CO[7]
                         net (fo=1, routed)           0.030     7.095    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry_n_0
    SLICE_X7Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.160 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.190    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__0_n_0
    SLICE_X7Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     7.283 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w_carry__1/O[2]
                         net (fo=1, routed)           0.233     7.516    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/add_result_w[18]
    SLICE_X8Y118         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     7.709 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[18]_i_1/O
                         net (fo=1, routed)           0.039     7.748    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r[18]_i_1_n_0
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.900    12.116    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[18]/C
                         clock pessimism              0.141    12.257    
                         clock uncertainty           -0.160    12.097    
    SLICE_X8Y118         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    12.142    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[18]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  4.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1096]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1096]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.111ns (45.622%)  route 0.132ns (54.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.879ns (routing 0.955ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.130ns (routing 1.045ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.879     2.095    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X7Y108         FDRE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1096]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.206 r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1096]/Q
                         net (fo=2, routed)           0.132     2.338    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_araddr[35]
    SLICE_X9Y107         FDRE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1096]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.130     2.397    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X9Y107         FDRE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1096]/C
                         clock pessimism             -0.173     2.224    
    SLICE_X9Y107         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.327    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1096]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1127]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1127]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.210ns (65.015%)  route 0.113ns (34.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.930ns (routing 0.955ns, distribution 0.975ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.045ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.930     2.146    SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X15Y118        FDRE                                         r  SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.258 r  SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1127]/Q
                         net (fo=1, routed)           0.081     2.339    SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg_n_0_[1127]
    SLICE_X15Y120        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.098     2.437 r  SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1127]_i_1/O
                         net (fo=1, routed)           0.032     2.469    SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1127]_i_1_n_0
    SLICE_X15Y120        FDRE                                         r  SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.230     2.497    SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X15Y120        FDRE                                         r  SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1127]/C
                         clock pessimism             -0.141     2.356    
    SLICE_X15Y120        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.457    SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1127]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_araddr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.144ns (43.062%)  route 0.190ns (56.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.925ns (routing 0.955ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.045ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.925     2.141    SoC_i/MY_IP_0/inst/AXI4_Mapping/s00_axi_aclk
    SLICE_X13Y118        FDRE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.253 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_arready_reg/Q
                         net (fo=48, routed)          0.145     2.398    SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_arready_reg_0
    SLICE_X13Y124        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.032     2.430 r  SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_araddr[27]_i_1/O
                         net (fo=1, routed)           0.045     2.475    SoC_i/MY_IP_0/inst/AXI4_Mapping/p_2_in[27]
    SLICE_X13Y124        FDRE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_araddr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.234     2.501    SoC_i/MY_IP_0/inst/AXI4_Mapping/s00_axi_aclk
    SLICE_X13Y124        FDRE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_araddr_reg[27]/C
                         clock pessimism             -0.141     2.360    
    SLICE_X13Y124        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     2.460    SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_araddr_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1037]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1037]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.112ns (44.313%)  route 0.141ns (55.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.932ns (routing 0.955ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.193ns (routing 1.045ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.932     2.148    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X7Y133         FDRE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1037]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.260 r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1037]/Q
                         net (fo=2, routed)           0.141     2.401    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1135]_0[29]
    SLICE_X6Y134         FDRE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1037]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.193     2.460    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X6Y134         FDRE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1037]/C
                         clock pessimism             -0.176     2.284    
    SLICE_X6Y134         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.385    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1037]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.114ns (53.875%)  route 0.098ns (46.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.871ns (routing 0.955ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.086ns (routing 1.045ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.871     2.087    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X1Y95          FDRE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.201 r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[23]/Q
                         net (fo=2, routed)           0.098     2.299    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[0]_3[23]
    SLICE_X0Y95          FDRE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.086     2.353    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X0Y95          FDRE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][23]/C
                         clock pessimism             -0.173     2.180    
    SLICE_X0Y95          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.283    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1079]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.115ns (38.092%)  route 0.187ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.882ns (routing 0.955ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.045ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.882     2.098    SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X0Y119         FDRE                                         r  SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.213 r  SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1079]/Q
                         net (fo=4, routed)           0.187     2.400    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[39]
    SLICE_X0Y122         FDRE                                         r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.154     2.421    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X0Y122         FDRE                                         r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][4]/C
                         clock pessimism             -0.141     2.280    
    SLICE_X0Y122         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.383    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][6][userdata][4]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.746%)  route 0.138ns (55.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.875ns (routing 0.955ns, distribution 0.920ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.045ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.875     2.091    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y111         FDRE                                         r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.203 r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/Q
                         net (fo=2, routed)           0.138     2.341    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/D[0]
    SLICE_X6Y111         FDRE                                         r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.128     2.395    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X6Y111         FDRE                                         r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]/C
                         clock pessimism             -0.173     2.222    
    SLICE_X6Y111         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.325    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[200]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.113ns (43.490%)  route 0.147ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.956ns (routing 0.955ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.221ns (routing 1.045ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.956     2.172    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X11Y135        FDRE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y135        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     2.285 r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[200]/Q
                         net (fo=2, routed)           0.147     2.432    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1135]_0[9]
    SLICE_X14Y136        FDRE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.221     2.488    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X14Y136        FDRE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[200]/C
                         clock pessimism             -0.176     2.312    
    SLICE_X14Y136        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.415    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[200]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][124]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.115ns (53.991%)  route 0.098ns (46.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.884ns (routing 0.955ns, distribution 0.929ns)
  Clock Net Delay (Destination): 2.100ns (routing 1.045ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.884     2.100    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X1Y112         FDRE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.215 r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[124]/Q
                         net (fo=2, routed)           0.098     2.313    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[0]_3[124]
    SLICE_X0Y112         FDRE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.100     2.367    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X0Y112         FDRE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][124]/C
                         clock pessimism             -0.173     2.194    
    SLICE_X0Y112         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.296    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_shelf_reg[0][124]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.114ns (45.364%)  route 0.137ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.875ns (routing 0.955ns, distribution 0.920ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.045ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.875     2.091    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y111         FDRE                                         r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.205 r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[2]/Q
                         net (fo=2, routed)           0.137     2.342    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/D[1]
    SLICE_X6Y111         FDRE                                         r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.128     2.395    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/s_sc_aclk
    SLICE_X6Y111         FDRE                                         r  SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]/C
                         clock pessimism             -0.173     2.222    
    SLICE_X6Y111         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.325    SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X10Y153  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X8Y115   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X8Y114   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X8Y115   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X8Y115   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X8Y114   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X8Y114   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X8Y115   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X10Y153  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X10Y153  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X8Y115   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X8Y115   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X8Y114   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X8Y114   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X10Y153  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X10Y153  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X8Y115   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X8Y115   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X8Y114   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X8Y114   SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/state_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.113ns (8.546%)  route 1.209ns (91.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 12.115 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.955ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.209     3.749    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y113         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/state_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.899    12.115    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y113         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/state_r_reg[0]/C
                         clock pessimism              0.141    12.256    
                         clock uncertainty           -0.160    12.096    
    SLICE_X8Y113         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    12.003    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.003    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/state_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.113ns (8.546%)  route 1.209ns (91.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 12.115 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.955ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.209     3.749    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y113         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/state_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.899    12.115    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y113         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/state_r_reg[1]/C
                         clock pessimism              0.141    12.256    
                         clock uncertainty           -0.160    12.096    
    SLICE_X8Y113         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    12.003    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.003    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.113ns (9.648%)  route 1.058ns (90.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 12.098 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.058     3.598    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X7Y117         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.882    12.098    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X7Y117         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[4]/C
                         clock pessimism              0.141    12.239    
                         clock uncertainty           -0.160    12.079    
    SLICE_X7Y117         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    11.986    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[4]
  -------------------------------------------------------------------
                         required time                         11.986    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.113ns (9.648%)  route 1.058ns (90.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 12.098 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.058     3.598    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X7Y117         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.882    12.098    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X7Y117         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[5]/C
                         clock pessimism              0.141    12.239    
                         clock uncertainty           -0.160    12.079    
    SLICE_X7Y117         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    11.986    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[5]
  -------------------------------------------------------------------
                         required time                         11.986    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.113ns (9.648%)  route 1.058ns (90.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 12.098 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.058     3.598    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X7Y117         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.882    12.098    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X7Y117         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[6]/C
                         clock pessimism              0.141    12.239    
                         clock uncertainty           -0.160    12.079    
    SLICE_X7Y117         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    11.986    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[6]
  -------------------------------------------------------------------
                         required time                         11.986    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.113ns (9.648%)  route 1.058ns (90.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 12.098 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.058     3.598    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X7Y117         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.882    12.098    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X7Y117         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[7]/C
                         clock pessimism              0.141    12.239    
                         clock uncertainty           -0.160    12.079    
    SLICE_X7Y117         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093    11.986    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[7]
  -------------------------------------------------------------------
                         required time                         11.986    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[23]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.113ns (9.235%)  route 1.111ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 12.171 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.955ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.111     3.650    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y120         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.955    12.171    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y120         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[23]/C
                         clock pessimism              0.176    12.347    
                         clock uncertainty           -0.160    12.186    
    SLICE_X8Y120         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.093    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[23]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                  8.443    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.113ns (9.235%)  route 1.111ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 12.171 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.955ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.111     3.650    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y120         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.955    12.171    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y120         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[26]/C
                         clock pessimism              0.176    12.347    
                         clock uncertainty           -0.160    12.186    
    SLICE_X8Y120         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.093    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[26]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                  8.443    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.113ns (9.258%)  route 1.108ns (90.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 12.171 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.955ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.108     3.647    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y120         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.955    12.171    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y120         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[17]/C
                         clock pessimism              0.176    12.347    
                         clock uncertainty           -0.160    12.186    
    SLICE_X8Y120         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    12.093    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[17]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.113ns (9.258%)  route 1.108ns (90.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 12.171 - 10.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.955ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.160     2.427    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.540 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         1.108     3.647    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y120         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.955    12.171    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y120         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[19]/C
                         clock pessimism              0.176    12.347    
                         clock uncertainty           -0.160    12.186    
    SLICE_X8Y120         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    12.093    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[19]
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  8.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.082ns (24.887%)  route 0.247ns (75.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.623ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.247     1.651    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y118         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.266     1.453    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[0]/C
                         clock pessimism             -0.087     1.366    
    SLICE_X8Y118         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.348    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.082ns (24.887%)  route 0.247ns (75.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.623ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.247     1.651    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y118         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.266     1.453    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[16]/C
                         clock pessimism             -0.087     1.366    
    SLICE_X8Y118         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.348    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.082ns (24.887%)  route 0.247ns (75.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.623ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.247     1.651    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y118         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.266     1.453    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[18]/C
                         clock pessimism             -0.087     1.366    
    SLICE_X8Y118         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.348    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.082ns (24.887%)  route 0.247ns (75.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.623ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.247     1.651    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y118         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.266     1.453    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[1]/C
                         clock pessimism             -0.087     1.366    
    SLICE_X8Y118         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.348    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.082ns (24.887%)  route 0.247ns (75.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.623ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.247     1.651    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y118         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.266     1.453    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[25]/C
                         clock pessimism             -0.087     1.366    
    SLICE_X8Y118         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.018     1.348    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.082ns (24.887%)  route 0.247ns (75.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.623ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.247     1.651    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y118         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.266     1.453    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[27]/C
                         clock pessimism             -0.087     1.366    
    SLICE_X8Y118         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     1.348    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/valid_r_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.082ns (24.887%)  route 0.247ns (75.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.623ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.247     1.651    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X8Y118         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/valid_r_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.266     1.453    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X8Y118         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/valid_r_reg/C
                         clock pessimism             -0.087     1.366    
    SLICE_X8Y118         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.018     1.348    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/valid_r_reg
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.082ns (20.828%)  route 0.312ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.623ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.312     1.715    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X6Y117         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.261     1.448    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X6Y117         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[13]/C
                         clock pessimism             -0.087     1.361    
    SLICE_X6Y117         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     1.343    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[15]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.082ns (20.828%)  route 0.312ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.623ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.312     1.715    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X6Y117         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.261     1.448    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X6Y117         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[15]/C
                         clock pessimism             -0.087     1.361    
    SLICE_X6Y117         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     1.343    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.082ns (20.828%)  route 0.312ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.623ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.171     1.322    SoC_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y151         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.404 r  SoC_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=188, routed)         0.312     1.715    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aresetn
    SLICE_X6Y117         FDCE                                         f  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.261     1.448    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/s00_axi_aclk
    SLICE_X6Y117         FDCE                                         r  SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[2]/C
                         clock pessimism             -0.087     1.361    
    SLICE_X6Y117         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     1.343    SoC_i/MY_IP_0/inst/AXI4_Mapping/mac/Y_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.373    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.779ns  (logic 0.228ns (12.816%)  route 1.551ns (87.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.922ns (routing 0.955ns, distribution 0.967ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.184     1.184    SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y159         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.412 r  SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.367     1.779    SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y159         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.922     2.138    SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y159         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.106ns (15.035%)  route 0.599ns (84.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.282ns (routing 0.623ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.483     0.483    SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y159         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.106     0.589 r  SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.116     0.705    SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y159         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.282     1.469    SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y159         FDRE                                         r  SoC_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.080ns  (logic 0.114ns (5.480%)  route 1.966ns (94.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.955ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.966     4.505    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y73          FDCE                                         f  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.897     2.113    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y73          FDCE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.080ns  (logic 0.114ns (5.480%)  route 1.966ns (94.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.955ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.966     4.505    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y73          FDCE                                         f  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.897     2.113    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y73          FDCE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.080ns  (logic 0.114ns (5.480%)  route 1.966ns (94.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.955ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.966     4.505    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y73          FDCE                                         f  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.897     2.113    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y73          FDCE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 0.114ns (5.665%)  route 1.898ns (94.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.955ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.898     4.437    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y75          FDCE                                         f  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.893     2.109    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y75          FDCE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 0.114ns (5.665%)  route 1.898ns (94.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.955ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.898     4.437    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y75          FDCE                                         f  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.893     2.109    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y75          FDCE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 0.114ns (5.665%)  route 1.898ns (94.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.955ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.898     4.437    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y75          FDCE                                         f  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.893     2.109    SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y75          FDCE                                         r  SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.903ns  (logic 0.114ns (5.990%)  route 1.789ns (94.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.955ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.789     4.328    SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y79          FDCE                                         f  SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.898     2.114    SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y79          FDCE                                         r  SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.903ns  (logic 0.114ns (5.990%)  route 1.789ns (94.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.955ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.789     4.328    SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y79          FDCE                                         f  SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.898     2.114    SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y79          FDCE                                         r  SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.903ns  (logic 0.114ns (5.990%)  route 1.789ns (94.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.955ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.789     4.328    SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y79          FDCE                                         f  SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.898     2.114    SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y79          FDCE                                         r  SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.669ns  (logic 0.114ns (6.832%)  route 1.555ns (93.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 1.045ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.955ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       2.158     2.425    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.539 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          1.555     4.093    SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y110         FDCE                                         f  SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.898     2.114    SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y110         FDCE                                         r  SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.084ns (35.781%)  route 0.151ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.623ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.151     1.565    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y149        FDCE                                         f  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.301     1.488    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y149        FDCE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.084ns (35.781%)  route 0.151ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.623ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.151     1.565    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y149        FDCE                                         f  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.301     1.488    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y149        FDCE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.084ns (35.781%)  route 0.151ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.623ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.151     1.565    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y149        FDCE                                         f  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.301     1.488    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y149        FDCE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.084ns (25.164%)  route 0.250ns (74.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.623ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.250     1.664    SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y131        FDCE                                         f  SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.303     1.490    SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y131        FDCE                                         r  SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.084ns (25.164%)  route 0.250ns (74.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.623ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.250     1.664    SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y131        FDCE                                         f  SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.303     1.490    SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y131        FDCE                                         r  SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.084ns (25.164%)  route 0.250ns (74.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.623ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.250     1.664    SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y131        FDCE                                         f  SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.303     1.490    SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y131        FDCE                                         r  SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.084ns (23.011%)  route 0.281ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.623ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.281     1.696    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y155         FDCE                                         f  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.286     1.473    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y155         FDCE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.084ns (23.011%)  route 0.281ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.623ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.281     1.696    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y155         FDCE                                         f  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.286     1.473    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y155         FDCE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.084ns (23.011%)  route 0.281ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.623ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.281     1.696    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y155         FDCE                                         f  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.286     1.473    SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y155         FDCE                                         r  SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.084ns (22.534%)  route 0.289ns (77.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.623ns, distribution 0.697ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.180     1.331    SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y153        FDRE                                         r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.289     1.703    SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y127        FDCE                                         f  SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    SoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  SoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=12301, routed)       1.320     1.507    SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y127        FDCE                                         r  SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





