// Seed: 2814197632
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5;
  always begin : LABEL_0
    $clog2(14);
    ;
  end
  wire id_6;
  wire [-1 : 1] id_7, id_8;
  wire id_9[1 : -1], id_10;
  wire id_11;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd24,
    parameter id_4  = 32'd15
) (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply1 _id_4,
    output supply0 id_5
    , id_17,
    output wire id_6,
    input wor id_7,
    output supply1 id_8
    , id_18,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    input wand id_12,
    output tri id_13,
    input tri _id_14,
    output tri0 id_15
    , id_19
);
  logic id_20[-1 : id_4];
  assign id_5 = id_2;
  always disable id_21;
  wire id_22;
  logic [7:0] id_23;
  assign id_21 = id_18;
  logic id_24, id_25;
  wire id_26;
  assign id_17 = id_23[-1'b0 :-1];
  tri1 id_27;
  wire [-1 : -1] id_28, id_29;
  logic id_30;
  wire  id_31;
  ;
  logic [7:0][1 : id_14][-1] id_32;
  assign id_27 = id_20 < (1) + id_0;
  logic id_33;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5
  );
  if (1) logic id_34;
  else begin : LABEL_0
    wire id_35;
  end
  supply1 id_36, id_37 = -1'd0;
  logic   id_38;
endmodule
