// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_HH_
#define _conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s.h"
#include "product_dense_ap_fixed_ap_fixed_ap_fixed_s.h"
#include "conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_w2_V.h"

namespace ap_rtl {

struct conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_0_V_V_dout;
    sc_in< sc_logic > data_0_V_V_empty_n;
    sc_out< sc_logic > data_0_V_V_read;
    sc_in< sc_lv<16> > data_1_V_V_dout;
    sc_in< sc_logic > data_1_V_V_empty_n;
    sc_out< sc_logic > data_1_V_V_read;
    sc_in< sc_lv<16> > data_2_V_V_dout;
    sc_in< sc_logic > data_2_V_V_empty_n;
    sc_out< sc_logic > data_2_V_V_read;
    sc_in< sc_lv<16> > data_3_V_V_dout;
    sc_in< sc_logic > data_3_V_V_empty_n;
    sc_out< sc_logic > data_3_V_V_read;
    sc_in< sc_lv<16> > data_4_V_V_dout;
    sc_in< sc_logic > data_4_V_V_empty_n;
    sc_out< sc_logic > data_4_V_V_read;
    sc_in< sc_lv<16> > data_5_V_V_dout;
    sc_in< sc_logic > data_5_V_V_empty_n;
    sc_out< sc_logic > data_5_V_V_read;
    sc_in< sc_lv<16> > data_6_V_V_dout;
    sc_in< sc_logic > data_6_V_V_empty_n;
    sc_out< sc_logic > data_6_V_V_read;
    sc_in< sc_lv<16> > data_7_V_V_dout;
    sc_in< sc_logic > data_7_V_V_empty_n;
    sc_out< sc_logic > data_7_V_V_read;
    sc_out< sc_lv<16> > res_0_V_V_TDATA;
    sc_out< sc_logic > res_0_V_V_TVALID;
    sc_in< sc_logic > res_0_V_V_TREADY;
    sc_out< sc_lv<16> > res_1_V_V_TDATA;
    sc_out< sc_logic > res_1_V_V_TVALID;
    sc_in< sc_logic > res_1_V_V_TREADY;
    sc_out< sc_lv<16> > res_2_V_V_TDATA;
    sc_out< sc_logic > res_2_V_V_TVALID;
    sc_in< sc_logic > res_2_V_V_TREADY;
    sc_out< sc_lv<16> > res_3_V_V_TDATA;
    sc_out< sc_logic > res_3_V_V_TVALID;
    sc_in< sc_logic > res_3_V_V_TREADY;
    sc_out< sc_lv<16> > res_4_V_V_TDATA;
    sc_out< sc_logic > res_4_V_V_TVALID;
    sc_in< sc_logic > res_4_V_V_TREADY;
    sc_out< sc_lv<16> > res_5_V_V_TDATA;
    sc_out< sc_logic > res_5_V_V_TVALID;
    sc_in< sc_logic > res_5_V_V_TREADY;
    sc_out< sc_lv<16> > res_6_V_V_TDATA;
    sc_out< sc_logic > res_6_V_V_TVALID;
    sc_in< sc_logic > res_6_V_V_TREADY;
    sc_out< sc_lv<16> > res_7_V_V_TDATA;
    sc_out< sc_logic > res_7_V_V_TVALID;
    sc_in< sc_logic > res_7_V_V_TREADY;


    // Module declarations
    conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s(sc_module_name name);
    SC_HAS_PROCESS(conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s);

    ~conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s();

    sc_trace_file* mVcdFile;

    conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_w2_V* w2_V_U;
    cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s* call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_551;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_590;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_596;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_602;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_608;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_614;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_620;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_626;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* op_V_assign_2_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_632;
    regslice_both<16>* regslice_both_res_0_V_V_U;
    regslice_both<16>* regslice_both_res_1_V_V_U;
    regslice_both<16>* regslice_both_res_2_V_V_U;
    regslice_both<16>* regslice_both_res_3_V_V_U;
    regslice_both<16>* regslice_both_res_4_V_V_U;
    regslice_both<16>* regslice_both_res_5_V_V_U;
    regslice_both<16>* regslice_both_res_6_V_V_U;
    regslice_both<16>* regslice_both_res_7_V_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1152> > layer_in_V;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<7> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_lv<115> > w2_V_q0;
    sc_signal< sc_logic > data_0_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > data_1_V_V_blk_n;
    sc_signal< sc_logic > data_2_V_V_blk_n;
    sc_signal< sc_logic > data_3_V_V_blk_n;
    sc_signal< sc_logic > data_4_V_V_blk_n;
    sc_signal< sc_logic > data_5_V_V_blk_n;
    sc_signal< sc_logic > data_6_V_V_blk_n;
    sc_signal< sc_logic > data_7_V_V_blk_n;
    sc_signal< sc_logic > res_0_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > and_ln176_2_reg_1234;
    sc_signal< sc_logic > res_1_V_V_TDATA_blk_n;
    sc_signal< sc_logic > res_2_V_V_TDATA_blk_n;
    sc_signal< sc_logic > res_3_V_V_TDATA_blk_n;
    sc_signal< sc_logic > res_4_V_V_TDATA_blk_n;
    sc_signal< sc_logic > res_5_V_V_TDATA_blk_n;
    sc_signal< sc_logic > res_6_V_V_TDATA_blk_n;
    sc_signal< sc_logic > res_7_V_V_TDATA_blk_n;
    sc_signal< sc_lv<16> > tmp_V_22_reg_436;
    sc_signal< sc_lv<16> > tmp_V_21_reg_449;
    sc_signal< sc_lv<16> > tmp_V_20_reg_462;
    sc_signal< sc_lv<16> > tmp_V_19_reg_475;
    sc_signal< sc_lv<16> > tmp_V_18_reg_488;
    sc_signal< sc_lv<16> > tmp_V_17_reg_501;
    sc_signal< sc_lv<16> > tmp_V_16_reg_514;
    sc_signal< sc_lv<16> > tmp_V_15_reg_527;
    sc_signal< sc_lv<7> > in_index_reg_540;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<5> > i_fu_696_p2;
    sc_signal< sc_lv<5> > i_reg_1212;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > regslice_both_res_0_V_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_1_V_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_2_V_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_3_V_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_4_V_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_5_V_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_6_V_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_7_V_V_U_apdone_blk;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<1152> > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_551_ap_return;
    sc_signal< sc_lv<1152> > call_ret_reg_1217;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<1> > icmp_ln176_fu_729_p2;
    sc_signal< sc_lv<1> > icmp_ln176_reg_1224;
    sc_signal< sc_lv<1> > icmp_ln176_1_fu_735_p2;
    sc_signal< sc_lv<1> > icmp_ln176_1_reg_1229;
    sc_signal< sc_lv<1> > and_ln176_2_fu_785_p2;
    sc_signal< sc_lv<1> > icmp_ln74_fu_791_p2;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1238;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1238_pp0_iter1_reg;
    sc_signal< sc_lv<7> > ir_fu_797_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > trunc_ln83_fu_905_p1;
    sc_signal< sc_lv<16> > trunc_ln83_reg_1247;
    sc_signal< sc_lv<16> > tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_590_ap_return;
    sc_signal< sc_lv<16> > tmpmult_0_V_reg_1264;
    sc_signal< sc_lv<16> > tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_596_ap_return;
    sc_signal< sc_lv<16> > tmpmult_1_V_reg_1269;
    sc_signal< sc_lv<16> > tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_602_ap_return;
    sc_signal< sc_lv<16> > tmpmult_2_V_reg_1274;
    sc_signal< sc_lv<16> > tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_608_ap_return;
    sc_signal< sc_lv<16> > tmpmult_3_V_reg_1279;
    sc_signal< sc_lv<16> > tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_614_ap_return;
    sc_signal< sc_lv<16> > tmpmult_4_V_reg_1284;
    sc_signal< sc_lv<16> > tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_620_ap_return;
    sc_signal< sc_lv<16> > tmpmult_5_V_reg_1289;
    sc_signal< sc_lv<16> > tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_626_ap_return;
    sc_signal< sc_lv<16> > tmpmult_6_V_reg_1294;
    sc_signal< sc_lv<16> > op_V_assign_2_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_632_ap_return;
    sc_signal< sc_lv<16> > op_V_assign_2_0_7_reg_1299;
    sc_signal< sc_lv<16> > acc_0_V_fu_1000_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > acc_1_V_fu_1005_p2;
    sc_signal< sc_lv<16> > acc_2_V_fu_1010_p2;
    sc_signal< sc_lv<16> > acc_3_V_fu_1015_p2;
    sc_signal< sc_lv<16> > acc_4_V_fu_1020_p2;
    sc_signal< sc_lv<16> > acc_5_V_fu_1025_p2;
    sc_signal< sc_lv<16> > acc_6_V_fu_1030_p2;
    sc_signal< sc_lv<16> > acc_7_V_fu_1035_p2;
    sc_signal< sc_lv<1> > icmp_ln198_fu_1040_p2;
    sc_signal< sc_lv<1> > icmp_ln198_reg_1344;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_551_ap_start;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_551_ap_done;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_551_ap_idle;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_551_ap_ready;
    sc_signal< sc_lv<128> > call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_551_data_V_read;
    sc_signal< sc_logic > tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_590_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_590_w_V;
    sc_signal< sc_logic > tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_596_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_596_w_V;
    sc_signal< sc_logic > tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_602_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_602_w_V;
    sc_signal< sc_logic > tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_608_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_608_w_V;
    sc_signal< sc_logic > tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_614_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_614_w_V;
    sc_signal< sc_logic > tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_620_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_620_w_V;
    sc_signal< sc_logic > tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_626_ap_ready;
    sc_signal< sc_lv<16> > tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_626_w_V;
    sc_signal< sc_logic > op_V_assign_2_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_632_ap_ready;
    sc_signal< sc_lv<16> > op_V_assign_2_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_632_w_V;
    sc_signal< sc_lv<1152> > layer_in_V_loc_0_reg_415;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<5> > i_0_i_reg_425;
    sc_signal< bool > ap_block_state3_ignore_call13;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln83_fu_909_p1;
    sc_signal< sc_lv<32> > select_ln213_fu_1064_p3;
    sc_signal< sc_lv<32> > add_ln206_fu_1105_p2;
    sc_signal< sc_lv<1> > icmp_ln202_fu_1099_p2;
    sc_signal< sc_lv<32> > add_ln211_fu_1046_p2;
    sc_signal< sc_lv<32> > pX_loc_0_fu_282;
    sc_signal< sc_lv<32> > sX_loc_0_fu_286;
    sc_signal< sc_lv<32> > pY_loc_0_fu_290;
    sc_signal< sc_lv<32> > sY_loc_0_fu_294;
    sc_signal< sc_lv<32> > select_ln208_fu_1123_p3;
    sc_signal< bool > ap_block_state7_io;
    sc_signal< sc_lv<31> > tmp_3_fu_741_p4;
    sc_signal< sc_lv<31> > tmp_4_fu_757_p4;
    sc_signal< sc_lv<1> > icmp_ln176_2_fu_751_p2;
    sc_signal< sc_lv<1> > icmp_ln176_3_fu_767_p2;
    sc_signal< sc_lv<1> > and_ln176_1_fu_779_p2;
    sc_signal< sc_lv<1> > and_ln176_fu_773_p2;
    sc_signal< sc_lv<11> > tmp_1_fu_803_p3;
    sc_signal< sc_lv<11> > empty_28_fu_811_p2;
    sc_signal< sc_lv<1> > icmp_ln83_fu_817_p2;
    sc_signal< sc_lv<11> > sub_ln83_fu_832_p2;
    sc_signal< sc_lv<11> > sub_ln83_2_fu_844_p2;
    sc_signal< sc_lv<1152> > tmp_10_fu_823_p4;
    sc_signal< sc_lv<11> > sub_ln83_1_fu_838_p2;
    sc_signal< sc_lv<11> > select_ln83_fu_850_p3;
    sc_signal< sc_lv<11> > select_ln83_2_fu_865_p3;
    sc_signal< sc_lv<11> > sub_ln83_3_fu_873_p2;
    sc_signal< sc_lv<1152> > select_ln83_1_fu_858_p3;
    sc_signal< sc_lv<1152> > zext_ln83_2_fu_879_p1;
    sc_signal< sc_lv<1152> > zext_ln83_3_fu_883_p1;
    sc_signal< sc_lv<1152> > lshr_ln83_fu_887_p2;
    sc_signal< sc_lv<1152> > lshr_ln83_1_fu_893_p2;
    sc_signal< sc_lv<1152> > and_ln83_fu_899_p2;
    sc_signal< sc_lv<3> > tmp_2_fu_985_p4;
    sc_signal< sc_lv<32> > add_ln213_fu_1058_p2;
    sc_signal< sc_lv<32> > add_ln208_fu_1117_p2;
    sc_signal< sc_lv<1> > icmp_ln167_fu_690_p2;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > res_0_V_V_TVALID_int;
    sc_signal< sc_logic > res_0_V_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_0_V_V_U_vld_out;
    sc_signal< sc_logic > res_1_V_V_TVALID_int;
    sc_signal< sc_logic > res_1_V_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_1_V_V_U_vld_out;
    sc_signal< sc_logic > res_2_V_V_TVALID_int;
    sc_signal< sc_logic > res_2_V_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_2_V_V_U_vld_out;
    sc_signal< sc_logic > res_3_V_V_TVALID_int;
    sc_signal< sc_logic > res_3_V_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_3_V_V_U_vld_out;
    sc_signal< sc_logic > res_4_V_V_TVALID_int;
    sc_signal< sc_logic > res_4_V_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_4_V_V_U_vld_out;
    sc_signal< sc_logic > res_5_V_V_TVALID_int;
    sc_signal< sc_logic > res_5_V_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_5_V_V_U_vld_out;
    sc_signal< sc_logic > res_6_V_V_TVALID_int;
    sc_signal< sc_logic > res_6_V_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_6_V_V_U_vld_out;
    sc_signal< sc_logic > res_7_V_V_TVALID_int;
    sc_signal< sc_logic > res_7_V_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_7_V_V_U_vld_out;
    sc_signal< bool > ap_condition_418;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<7> ap_ST_fsm_state8;
    static const sc_lv<7> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<7> ap_const_lv7_48;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<11> ap_const_lv11_F;
    static const sc_lv<32> ap_const_lv32_47F;
    static const sc_lv<11> ap_const_lv11_47F;
    static const sc_lv<1152> ap_const_lv1152_lc_2;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_72;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1000_p2();
    void thread_acc_1_V_fu_1005_p2();
    void thread_acc_2_V_fu_1010_p2();
    void thread_acc_3_V_fu_1015_p2();
    void thread_acc_4_V_fu_1020_p2();
    void thread_acc_5_V_fu_1025_p2();
    void thread_acc_6_V_fu_1030_p2();
    void thread_acc_7_V_fu_1035_p2();
    void thread_add_ln206_fu_1105_p2();
    void thread_add_ln208_fu_1117_p2();
    void thread_add_ln211_fu_1046_p2();
    void thread_add_ln213_fu_1058_p2();
    void thread_and_ln176_1_fu_779_p2();
    void thread_and_ln176_2_fu_785_p2();
    void thread_and_ln176_fu_773_p2();
    void thread_and_ln83_fu_899_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2();
    void thread_ap_block_state3();
    void thread_ap_block_state3_ignore_call13();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_io();
    void thread_ap_block_state8_io();
    void thread_ap_condition_418();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_551_ap_start();
    void thread_call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_551_data_V_read();
    void thread_data_0_V_V_blk_n();
    void thread_data_0_V_V_read();
    void thread_data_1_V_V_blk_n();
    void thread_data_1_V_V_read();
    void thread_data_2_V_V_blk_n();
    void thread_data_2_V_V_read();
    void thread_data_3_V_V_blk_n();
    void thread_data_3_V_V_read();
    void thread_data_4_V_V_blk_n();
    void thread_data_4_V_V_read();
    void thread_data_5_V_V_blk_n();
    void thread_data_5_V_V_read();
    void thread_data_6_V_V_blk_n();
    void thread_data_6_V_V_read();
    void thread_data_7_V_V_blk_n();
    void thread_data_7_V_V_read();
    void thread_empty_28_fu_811_p2();
    void thread_i_fu_696_p2();
    void thread_icmp_ln167_fu_690_p2();
    void thread_icmp_ln176_1_fu_735_p2();
    void thread_icmp_ln176_2_fu_751_p2();
    void thread_icmp_ln176_3_fu_767_p2();
    void thread_icmp_ln176_fu_729_p2();
    void thread_icmp_ln198_fu_1040_p2();
    void thread_icmp_ln202_fu_1099_p2();
    void thread_icmp_ln74_fu_791_p2();
    void thread_icmp_ln83_fu_817_p2();
    void thread_ir_fu_797_p2();
    void thread_lshr_ln83_1_fu_893_p2();
    void thread_lshr_ln83_fu_887_p2();
    void thread_op_V_assign_2_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_632_w_V();
    void thread_res_0_V_V_TDATA_blk_n();
    void thread_res_0_V_V_TVALID();
    void thread_res_0_V_V_TVALID_int();
    void thread_res_1_V_V_TDATA_blk_n();
    void thread_res_1_V_V_TVALID();
    void thread_res_1_V_V_TVALID_int();
    void thread_res_2_V_V_TDATA_blk_n();
    void thread_res_2_V_V_TVALID();
    void thread_res_2_V_V_TVALID_int();
    void thread_res_3_V_V_TDATA_blk_n();
    void thread_res_3_V_V_TVALID();
    void thread_res_3_V_V_TVALID_int();
    void thread_res_4_V_V_TDATA_blk_n();
    void thread_res_4_V_V_TVALID();
    void thread_res_4_V_V_TVALID_int();
    void thread_res_5_V_V_TDATA_blk_n();
    void thread_res_5_V_V_TVALID();
    void thread_res_5_V_V_TVALID_int();
    void thread_res_6_V_V_TDATA_blk_n();
    void thread_res_6_V_V_TVALID();
    void thread_res_6_V_V_TVALID_int();
    void thread_res_7_V_V_TDATA_blk_n();
    void thread_res_7_V_V_TVALID();
    void thread_res_7_V_V_TVALID_int();
    void thread_select_ln208_fu_1123_p3();
    void thread_select_ln213_fu_1064_p3();
    void thread_select_ln83_1_fu_858_p3();
    void thread_select_ln83_2_fu_865_p3();
    void thread_select_ln83_fu_850_p3();
    void thread_sub_ln83_1_fu_838_p2();
    void thread_sub_ln83_2_fu_844_p2();
    void thread_sub_ln83_3_fu_873_p2();
    void thread_sub_ln83_fu_832_p2();
    void thread_tmp_10_fu_823_p4();
    void thread_tmp_1_fu_803_p3();
    void thread_tmp_2_fu_985_p4();
    void thread_tmp_3_fu_741_p4();
    void thread_tmp_4_fu_757_p4();
    void thread_tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_590_w_V();
    void thread_tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_596_w_V();
    void thread_tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_602_w_V();
    void thread_tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_608_w_V();
    void thread_tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_614_w_V();
    void thread_tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_620_w_V();
    void thread_tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_626_w_V();
    void thread_trunc_ln83_fu_905_p1();
    void thread_w2_V_address0();
    void thread_w2_V_ce0();
    void thread_zext_ln83_2_fu_879_p1();
    void thread_zext_ln83_3_fu_883_p1();
    void thread_zext_ln83_fu_909_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
