# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Final_Project_Team.srcs/sources_1/new/TK.sv" \
"../../../../../../../../../Desktop/Coding Garbage/Vivado Sim File Generator/outputs/TK_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
