{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 0.8200"
  ],
  "cts__clock__skew__hold": 0.0301,
  "cts__clock__skew__hold__post_repair": 0.0292,
  "cts__clock__skew__hold__pre_repair": 0.0292,
  "cts__clock__skew__setup": 0.0301,
  "cts__clock__skew__setup__post_repair": 0.0292,
  "cts__clock__skew__setup__pre_repair": 0.0292,
  "cts__design__instance__area": 26729.543,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 25736.8301,
  "cts__design__instance__area__pre_repair": 25736.8301,
  "cts__design__instance__area__stdcell": 26729.543,
  "cts__design__instance__area__stdcell__post_repair": 25736.8301,
  "cts__design__instance__area__stdcell__pre_repair": 25736.8301,
  "cts__design__instance__count": 16487,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15617,
  "cts__design__instance__count__pre_repair": 15617,
  "cts__design__instance__count__setup_buffer": 870.0,
  "cts__design__instance__count__stdcell": 16487,
  "cts__design__instance__count__stdcell__post_repair": 15617,
  "cts__design__instance__count__stdcell__pre_repair": 15617,
  "cts__design__instance__displacement__max": 7.34,
  "cts__design__instance__displacement__mean": 0.1695,
  "cts__design__instance__displacement__total": 2801.5445,
  "cts__design__instance__utilization": 0.5064,
  "cts__design__instance__utilization__post_repair": 0.4876,
  "cts__design__instance__utilization__pre_repair": 0.4876,
  "cts__design__instance__utilization__stdcell": 0.5064,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4876,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4876,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0403,
  "cts__power__internal__total__post_repair": 0.0406,
  "cts__power__internal__total__pre_repair": 0.0406,
  "cts__power__leakage__total": 0.0007,
  "cts__power__leakage__total__post_repair": 0.0007,
  "cts__power__leakage__total__pre_repair": 0.0007,
  "cts__power__switching__total": 0.0395,
  "cts__power__switching__total__post_repair": 0.0407,
  "cts__power__switching__total__pre_repair": 0.0407,
  "cts__power__total": 0.0805,
  "cts__power__total__post_repair": 0.0819,
  "cts__power__total__pre_repair": 0.0819,
  "cts__route__wirelength__estimated": 215134.594,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.3496,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0028,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0028,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.3923,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3246,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3246,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -15.58,
  "cts__timing__setup__tns__post_repair": -27.92,
  "cts__timing__setup__tns__pre_repair": -27.92,
  "cts__timing__setup__ws": -0.12,
  "cts__timing__setup__ws__post_repair": -0.25,
  "cts__timing__setup__ws__pre_repair": -0.25,
  "detailedplace__cpu__total": 12.11,
  "detailedplace__design__instance__area": 25690.2793,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 25690.2793,
  "detailedplace__design__instance__count": 15592,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15592,
  "detailedplace__design__instance__displacement__max": 7.9415,
  "detailedplace__design__instance__displacement__mean": 0.962,
  "detailedplace__design__instance__displacement__total": 15001.0185,
  "detailedplace__design__instance__utilization": 0.4867,
  "detailedplace__design__instance__utilization__stdcell": 0.4867,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 185728.0,
  "detailedplace__power__internal__total": 0.04,
  "detailedplace__power__leakage__total": 0.0007,
  "detailedplace__power__switching__total": 0.0392,
  "detailedplace__power__total": 0.0799,
  "detailedplace__route__wirelength__estimated": 213462.475,
  "detailedplace__runtime__total": "0:12.32",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0028,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3248,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -28.01,
  "detailedplace__timing__setup__ws": -0.25,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 27111,
  "detailedroute__route__drc_errors__iter:2": 8487,
  "detailedroute__route__drc_errors__iter:3": 8106,
  "detailedroute__route__drc_errors__iter:4": 824,
  "detailedroute__route__drc_errors__iter:5": 104,
  "detailedroute__route__drc_errors__iter:6": 0,
  "detailedroute__route__net": 16871,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 154276,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 154276,
  "detailedroute__route__wirelength": 288081,
  "detailedroute__route__wirelength__iter:1": 291958,
  "detailedroute__route__wirelength__iter:2": 289078,
  "detailedroute__route__wirelength__iter:3": 288052,
  "detailedroute__route__wirelength__iter:4": 288073,
  "detailedroute__route__wirelength__iter:5": 288086,
  "detailedroute__route__wirelength__iter:6": 288081,
  "finish__clock__skew__hold": -0.0302,
  "finish__clock__skew__setup": -0.0302,
  "finish__cpu__total": 30.25,
  "finish__design__instance__area": 26729.543,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 26729.543,
  "finish__design__instance__count": 16487,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 16487,
  "finish__design__instance__utilization": 0.5064,
  "finish__design__instance__utilization__stdcell": 0.5064,
  "finish__design__io": 388,
  "finish__mem__peak": 598824.0,
  "finish__power__internal__total": 0.0417,
  "finish__power__leakage__total": 0.0007,
  "finish__power__switching__total": 0.0442,
  "finish__power__total": 0.0866,
  "finish__runtime__total": "0:31.26",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_cap_limit": -0.0332,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.3713,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -20.96,
  "finish__timing__setup__ws": -0.17,
  "finish__timing__wns_percent_delay": -15.601877,
  "floorplan__cpu__total": 0.48,
  "floorplan__design__instance__area": 19392.7305,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 19392.7305,
  "floorplan__design__instance__count": 14635,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14635,
  "floorplan__design__instance__utilization": 0.3674,
  "floorplan__design__instance__utilization__stdcell": 0.3674,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 126828.0,
  "floorplan__power__internal__total": 0.0304,
  "floorplan__power__leakage__total": 0.0004,
  "floorplan__power__switching__total": 0.0218,
  "floorplan__power__total": 0.0526,
  "floorplan__runtime__total": "0:00.57",
  "floorplan__timing__setup__tns": -112.6,
  "floorplan__timing__setup__ws": -0.52,
  "globalplace__design__instance__area": 19502.0566,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 19502.0566,
  "globalplace__design__instance__count": 15046,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15046,
  "globalplace__design__instance__utilization": 0.3695,
  "globalplace__design__instance__utilization__stdcell": 0.3695,
  "globalplace__design__io": 388,
  "globalplace__power__internal__total": 0.0312,
  "globalplace__power__leakage__total": 0.0004,
  "globalplace__power__switching__total": 0.0313,
  "globalplace__power__total": 0.0629,
  "globalplace__timing__setup__tns": -207.0,
  "globalplace__timing__setup__ws": -0.84,
  "globalroute__clock__skew__hold": -0.0271,
  "globalroute__clock__skew__setup": -0.0271,
  "globalroute__design__instance__area": 26729.543,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 26729.543,
  "globalroute__design__instance__count": 16487,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 16487,
  "globalroute__design__instance__utilization": 0.5064,
  "globalroute__design__instance__utilization__stdcell": 0.5064,
  "globalroute__design__io": 388,
  "globalroute__power__internal__total": 0.0416,
  "globalroute__power__leakage__total": 0.0007,
  "globalroute__power__switching__total": 0.0433,
  "globalroute__power__total": 0.0856,
  "globalroute__timing__clock__slack": -0.146,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0606,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.3954,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -18.58,
  "globalroute__timing__setup__ws": -0.15,
  "placeopt__cpu__total": 12.71,
  "placeopt__design__instance__area": 25690.2793,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 19502.0566,
  "placeopt__design__instance__area__stdcell": 25690.2793,
  "placeopt__design__instance__area__stdcell__pre_opt": 19502.0566,
  "placeopt__design__instance__count": 15592,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15046,
  "placeopt__design__instance__count__stdcell": 15592,
  "placeopt__design__instance__count__stdcell__pre_opt": 15046,
  "placeopt__design__instance__utilization": 0.4867,
  "placeopt__design__instance__utilization__pre_opt": 0.3695,
  "placeopt__design__instance__utilization__stdcell": 0.4867,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3695,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 188976.0,
  "placeopt__power__internal__total": 0.0378,
  "placeopt__power__internal__total__pre_opt": 0.0312,
  "placeopt__power__leakage__total": 0.0007,
  "placeopt__power__leakage__total__pre_opt": 0.0004,
  "placeopt__power__switching__total": 0.0363,
  "placeopt__power__switching__total__pre_opt": 0.0313,
  "placeopt__power__total": 0.0747,
  "placeopt__power__total__pre_opt": 0.0629,
  "placeopt__runtime__total": "0:13.06",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0097,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3269,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -28.19,
  "placeopt__timing__setup__tns__pre_opt": -207.0,
  "placeopt__timing__setup__ws": -0.25,
  "placeopt__timing__setup__ws__pre_opt": -0.84,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-12-23 08:00",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6171-g044e9ad0a",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "afd6ef9b2e6d48268463e1769e120c271ee8d71b",
  "run__flow__scripts_commit": "afd6ef9b2e6d48268463e1769e120c271ee8d71b",
  "run__flow__uuid": "dce0c6c9-401d-4b6a-8c0a-eb07e6bdb41d",
  "run__flow__variant": "base",
  "synth__cpu__total": 104.79,
  "synth__design__instance__area__stdcell": 21221.746,
  "synth__design__instance__count__stdcell": 16478.0,
  "synth__mem__peak": 746968.0,
  "synth__runtime__total": "1:47.72",
  "total_time": "0:02:44.930000"
}