Active-HDL 13.0.376.8320 2022-11-11 17:24:07

Elaboration top modules:
VHDL Configuration            logic_func_conf


-------------------------------------------------------------------------------------------
Entity   | Architecture | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
log_func | rtl1         | h1      |      | 13.0.376.8320 (Windows64) | -O3 -2008
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
VHDL Configuration      | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
logic_func_conf         | h1      |      | 13.0.376.8320 (Windows64) | -O3 -2008
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
VHDL Package            | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
standard                | std     |      |                           | <unavailable>
TEXTIO                  | std     |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164          | ieee    |      | 13.0.376.8320 (Windows64) |  -2008
NUMERIC_STD             | ieee    |      | 13.0.376.8320 (Windows64) |  -2008
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
h1                      | None
ieee                    | Standard IEEE packages library
std                     | Standard VHDL library
-------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+logic_func_conf logic_func_conf


The performance of simulation is reduced. Version Student Edition
