{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635949713318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635949713319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  3 08:28:33 2021 " "Processing started: Wed Nov  3 08:28:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635949713319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949713319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registers -c Registers " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registers -c Registers" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949713319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635949713623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1635949713623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/reginf.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/reginf.v" { { "Info" "ISGN_ENTITY_NAME" "1 reginf " "Found entity 1: reginf" {  } { { "../src/reginf.v" "" { Text "/home/alopez/Projects/Registers/src/reginf.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/ToggleFF.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/ToggleFF.v" { { "Info" "ISGN_ENTITY_NAME" "1 ToggleFF " "Found entity 1: ToggleFF" {  } { { "../src/ToggleFF.v" "" { Text "/home/alopez/Projects/Registers/src/ToggleFF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/R1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/R1.v" { { "Info" "ISGN_ENTITY_NAME" "1 R1 " "Found entity 1: R1" {  } { { "../src/R1.v" "" { Text "/home/alopez/Projects/Registers/src/R1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/R2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/R2.v" { { "Info" "ISGN_ENTITY_NAME" "1 R2 " "Found entity 1: R2" {  } { { "../src/R2.v" "" { Text "/home/alopez/Projects/Registers/src/R2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/R3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/R3.v" { { "Info" "ISGN_ENTITY_NAME" "1 R3 " "Found entity 1: R3" {  } { { "../src/R3.v" "" { Text "/home/alopez/Projects/Registers/src/R3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/R4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/R4.v" { { "Info" "ISGN_ENTITY_NAME" "1 R4 " "Found entity 1: R4" {  } { { "../src/R4.v" "" { Text "/home/alopez/Projects/Registers/src/R4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/R5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/R5.v" { { "Info" "ISGN_ENTITY_NAME" "1 R5 " "Found entity 1: R5" {  } { { "../src/R5.v" "" { Text "/home/alopez/Projects/Registers/src/R5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/R6.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/R6.v" { { "Info" "ISGN_ENTITY_NAME" "1 R6 " "Found entity 1: R6" {  } { { "../src/R6.v" "" { Text "/home/alopez/Projects/Registers/src/R6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/R7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/R7.v" { { "Info" "ISGN_ENTITY_NAME" "1 R7 " "Found entity 1: R7" {  } { { "../src/R7.v" "" { Text "/home/alopez/Projects/Registers/src/R7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/R8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/R8.v" { { "Info" "ISGN_ENTITY_NAME" "1 R8 " "Found entity 1: R8" {  } { { "../src/R8.v" "" { Text "/home/alopez/Projects/Registers/src/R8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/Registers/src/R9.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/Registers/src/R9.v" { { "Info" "ISGN_ENTITY_NAME" "1 R9 " "Found entity 1: R9" {  } { { "../src/R9.v" "" { Text "/home/alopez/Projects/Registers/src/R9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635949734827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949734827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reginf " "Elaborating entity \"reginf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635949734914 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/reginf.v" "" { Text "/home/alopez/Projects/Registers/src/reginf.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1635949735548 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1635949735548 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q6~reg0 q6~reg0_emulated q6~1 " "Register \"q6~reg0\" is converted into an equivalent circuit using register \"q6~reg0_emulated\" and latch \"q6~1\"" {  } { { "../src/reginf.v" "" { Text "/home/alopez/Projects/Registers/src/reginf.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1635949735549 "|reginf|q6~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q7~reg0 q7~reg0_emulated q7~1 " "Register \"q7~reg0\" is converted into an equivalent circuit using register \"q7~reg0_emulated\" and latch \"q7~1\"" {  } { { "../src/reginf.v" "" { Text "/home/alopez/Projects/Registers/src/reginf.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1635949735549 "|reginf|q7~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q9~reg0 q9~reg0_emulated q9~1 " "Register \"q9~reg0\" is converted into an equivalent circuit using register \"q9~reg0_emulated\" and latch \"q9~1\"" {  } { { "../src/reginf.v" "" { Text "/home/alopez/Projects/Registers/src/reginf.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1635949735549 "|reginf|q9~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q10~reg0 q10~reg0_emulated q9~1 " "Register \"q10~reg0\" is converted into an equivalent circuit using register \"q10~reg0_emulated\" and latch \"q9~1\"" {  } { { "../src/reginf.v" "" { Text "/home/alopez/Projects/Registers/src/reginf.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1635949735549 "|reginf|q10~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1635949735549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635949735837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635949736566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635949736566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635949736620 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635949736620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635949736620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635949736620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635949736667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  3 08:28:56 2021 " "Processing ended: Wed Nov  3 08:28:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635949736667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635949736667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635949736667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635949736667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635949770555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635949770555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  3 08:29:30 2021 " "Processing started: Wed Nov  3 08:29:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635949770555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635949770555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Registers -c Registers --netlist_type=sgate " "Command: quartus_npp Registers -c Registers --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635949770555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1635949770697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635949770705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  3 08:29:30 2021 " "Processing ended: Wed Nov  3 08:29:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635949770705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635949770705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635949770705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635949770705 ""}
