/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* SW2 */
#define SW2__0__DM__MASK 0xE00u
#define SW2__0__DM__SHIFT 9u
#define SW2__0__DR CYREG_PRT0_DR
#define SW2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SW2__0__HSIOM_MASK 0x0000F000u
#define SW2__0__HSIOM_SHIFT 12u
#define SW2__0__INTCFG CYREG_PRT0_INTCFG
#define SW2__0__INTSTAT CYREG_PRT0_INTSTAT
#define SW2__0__MASK 0x08u
#define SW2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW2__0__PC CYREG_PRT0_PC
#define SW2__0__PC2 CYREG_PRT0_PC2
#define SW2__0__PORT 0u
#define SW2__0__PS CYREG_PRT0_PS
#define SW2__0__SHIFT 3u
#define SW2__DR CYREG_PRT0_DR
#define SW2__INTCFG CYREG_PRT0_INTCFG
#define SW2__INTSTAT CYREG_PRT0_INTSTAT
#define SW2__MASK 0x08u
#define SW2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW2__PC CYREG_PRT0_PC
#define SW2__PC2 CYREG_PRT0_PC2
#define SW2__PORT 0u
#define SW2__PS CYREG_PRT0_PS
#define SW2__SHIFT 3u

/* Vbus */
#define Vbus__0__DM__MASK 0x1C0000u
#define Vbus__0__DM__SHIFT 18u
#define Vbus__0__DR CYREG_PRT2_DR
#define Vbus__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Vbus__0__HSIOM_MASK 0x0F000000u
#define Vbus__0__HSIOM_SHIFT 24u
#define Vbus__0__INTCFG CYREG_PRT2_INTCFG
#define Vbus__0__INTSTAT CYREG_PRT2_INTSTAT
#define Vbus__0__MASK 0x40u
#define Vbus__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Vbus__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Vbus__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Vbus__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Vbus__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Vbus__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Vbus__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Vbus__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Vbus__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Vbus__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Vbus__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Vbus__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Vbus__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Vbus__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Vbus__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Vbus__0__PC CYREG_PRT2_PC
#define Vbus__0__PC2 CYREG_PRT2_PC2
#define Vbus__0__PORT 2u
#define Vbus__0__PS CYREG_PRT2_PS
#define Vbus__0__SHIFT 6u
#define Vbus__DR CYREG_PRT2_DR
#define Vbus__INTCFG CYREG_PRT2_INTCFG
#define Vbus__INTSTAT CYREG_PRT2_INTSTAT
#define Vbus__MASK 0x40u
#define Vbus__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Vbus__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Vbus__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Vbus__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Vbus__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Vbus__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Vbus__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Vbus__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Vbus__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Vbus__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Vbus__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Vbus__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Vbus__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Vbus__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Vbus__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Vbus__PC CYREG_PRT2_PC
#define Vbus__PC2 CYREG_PRT2_PC2
#define Vbus__PORT 2u
#define Vbus__PS CYREG_PRT2_PS
#define Vbus__SHIFT 6u

/* Vrpm */
#define Vrpm__0__DM__MASK 0x38u
#define Vrpm__0__DM__SHIFT 3u
#define Vrpm__0__DR CYREG_PRT2_DR
#define Vrpm__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Vrpm__0__HSIOM_MASK 0x000000F0u
#define Vrpm__0__HSIOM_SHIFT 4u
#define Vrpm__0__INTCFG CYREG_PRT2_INTCFG
#define Vrpm__0__INTSTAT CYREG_PRT2_INTSTAT
#define Vrpm__0__MASK 0x02u
#define Vrpm__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Vrpm__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Vrpm__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Vrpm__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Vrpm__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Vrpm__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Vrpm__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Vrpm__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Vrpm__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Vrpm__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Vrpm__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Vrpm__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Vrpm__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Vrpm__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Vrpm__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Vrpm__0__PC CYREG_PRT2_PC
#define Vrpm__0__PC2 CYREG_PRT2_PC2
#define Vrpm__0__PORT 2u
#define Vrpm__0__PS CYREG_PRT2_PS
#define Vrpm__0__SHIFT 1u
#define Vrpm__DR CYREG_PRT2_DR
#define Vrpm__INTCFG CYREG_PRT2_INTCFG
#define Vrpm__INTSTAT CYREG_PRT2_INTSTAT
#define Vrpm__MASK 0x02u
#define Vrpm__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Vrpm__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Vrpm__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Vrpm__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Vrpm__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Vrpm__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Vrpm__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Vrpm__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Vrpm__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Vrpm__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Vrpm__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Vrpm__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Vrpm__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Vrpm__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Vrpm__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Vrpm__PC CYREG_PRT2_PC
#define Vrpm__PC2 CYREG_PRT2_PC2
#define Vrpm__PORT 2u
#define Vrpm__PS CYREG_PRT2_PS
#define Vrpm__SHIFT 1u

/* Hall1 */
#define Hall1__0__DM__MASK 0xE00u
#define Hall1__0__DM__SHIFT 9u
#define Hall1__0__DR CYREG_PRT2_DR
#define Hall1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Hall1__0__HSIOM_MASK 0x0000F000u
#define Hall1__0__HSIOM_SHIFT 12u
#define Hall1__0__INTCFG CYREG_PRT2_INTCFG
#define Hall1__0__INTSTAT CYREG_PRT2_INTSTAT
#define Hall1__0__MASK 0x08u
#define Hall1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Hall1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Hall1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Hall1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Hall1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Hall1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Hall1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Hall1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Hall1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Hall1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Hall1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Hall1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Hall1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Hall1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Hall1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Hall1__0__PC CYREG_PRT2_PC
#define Hall1__0__PC2 CYREG_PRT2_PC2
#define Hall1__0__PORT 2u
#define Hall1__0__PS CYREG_PRT2_PS
#define Hall1__0__SHIFT 3u
#define Hall1__DR CYREG_PRT2_DR
#define Hall1__INTCFG CYREG_PRT2_INTCFG
#define Hall1__INTSTAT CYREG_PRT2_INTSTAT
#define Hall1__MASK 0x08u
#define Hall1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Hall1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Hall1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Hall1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Hall1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Hall1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Hall1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Hall1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Hall1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Hall1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Hall1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Hall1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Hall1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Hall1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Hall1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Hall1__PC CYREG_PRT2_PC
#define Hall1__PC2 CYREG_PRT2_PC2
#define Hall1__PORT 2u
#define Hall1__PS CYREG_PRT2_PS
#define Hall1__SHIFT 3u

/* Hall2 */
#define Hall2__0__DM__MASK 0x7000u
#define Hall2__0__DM__SHIFT 12u
#define Hall2__0__DR CYREG_PRT2_DR
#define Hall2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Hall2__0__HSIOM_MASK 0x000F0000u
#define Hall2__0__HSIOM_SHIFT 16u
#define Hall2__0__INTCFG CYREG_PRT2_INTCFG
#define Hall2__0__INTSTAT CYREG_PRT2_INTSTAT
#define Hall2__0__MASK 0x10u
#define Hall2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Hall2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Hall2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Hall2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Hall2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Hall2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Hall2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Hall2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Hall2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Hall2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Hall2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Hall2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Hall2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Hall2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Hall2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Hall2__0__PC CYREG_PRT2_PC
#define Hall2__0__PC2 CYREG_PRT2_PC2
#define Hall2__0__PORT 2u
#define Hall2__0__PS CYREG_PRT2_PS
#define Hall2__0__SHIFT 4u
#define Hall2__DR CYREG_PRT2_DR
#define Hall2__INTCFG CYREG_PRT2_INTCFG
#define Hall2__INTSTAT CYREG_PRT2_INTSTAT
#define Hall2__MASK 0x10u
#define Hall2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Hall2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Hall2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Hall2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Hall2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Hall2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Hall2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Hall2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Hall2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Hall2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Hall2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Hall2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Hall2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Hall2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Hall2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Hall2__PC CYREG_PRT2_PC
#define Hall2__PC2 CYREG_PRT2_PC2
#define Hall2__PORT 2u
#define Hall2__PS CYREG_PRT2_PS
#define Hall2__SHIFT 4u

/* Hall3 */
#define Hall3__0__DM__MASK 0x1C0u
#define Hall3__0__DM__SHIFT 6u
#define Hall3__0__DR CYREG_PRT2_DR
#define Hall3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Hall3__0__HSIOM_MASK 0x00000F00u
#define Hall3__0__HSIOM_SHIFT 8u
#define Hall3__0__INTCFG CYREG_PRT2_INTCFG
#define Hall3__0__INTSTAT CYREG_PRT2_INTSTAT
#define Hall3__0__MASK 0x04u
#define Hall3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Hall3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Hall3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Hall3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Hall3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Hall3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Hall3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Hall3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Hall3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Hall3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Hall3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Hall3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Hall3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Hall3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Hall3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Hall3__0__PC CYREG_PRT2_PC
#define Hall3__0__PC2 CYREG_PRT2_PC2
#define Hall3__0__PORT 2u
#define Hall3__0__PS CYREG_PRT2_PS
#define Hall3__0__SHIFT 2u
#define Hall3__DR CYREG_PRT2_DR
#define Hall3__INTCFG CYREG_PRT2_INTCFG
#define Hall3__INTSTAT CYREG_PRT2_INTSTAT
#define Hall3__MASK 0x04u
#define Hall3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Hall3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Hall3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Hall3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Hall3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Hall3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Hall3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Hall3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Hall3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Hall3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Hall3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Hall3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Hall3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Hall3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Hall3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Hall3__PC CYREG_PRT2_PC
#define Hall3__PC2 CYREG_PRT2_PC2
#define Hall3__PORT 2u
#define Hall3__PS CYREG_PRT2_PS
#define Hall3__SHIFT 2u

/* PWMAH */
#define PWMAH__0__DM__MASK 0x7000u
#define PWMAH__0__DM__SHIFT 12u
#define PWMAH__0__DR CYREG_PRT3_DR
#define PWMAH__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWMAH__0__HSIOM_MASK 0x000F0000u
#define PWMAH__0__HSIOM_SHIFT 16u
#define PWMAH__0__INTCFG CYREG_PRT3_INTCFG
#define PWMAH__0__INTSTAT CYREG_PRT3_INTSTAT
#define PWMAH__0__MASK 0x10u
#define PWMAH__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWMAH__0__OUT_SEL_SHIFT 8u
#define PWMAH__0__OUT_SEL_VAL 2u
#define PWMAH__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWMAH__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWMAH__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWMAH__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWMAH__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWMAH__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWMAH__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWMAH__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWMAH__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWMAH__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWMAH__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWMAH__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWMAH__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWMAH__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWMAH__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWMAH__0__PC CYREG_PRT3_PC
#define PWMAH__0__PC2 CYREG_PRT3_PC2
#define PWMAH__0__PORT 3u
#define PWMAH__0__PS CYREG_PRT3_PS
#define PWMAH__0__SHIFT 4u
#define PWMAH__DR CYREG_PRT3_DR
#define PWMAH__INTCFG CYREG_PRT3_INTCFG
#define PWMAH__INTSTAT CYREG_PRT3_INTSTAT
#define PWMAH__MASK 0x10u
#define PWMAH__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWMAH__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWMAH__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWMAH__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWMAH__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWMAH__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWMAH__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWMAH__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWMAH__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWMAH__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWMAH__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWMAH__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWMAH__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWMAH__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWMAH__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWMAH__PC CYREG_PRT3_PC
#define PWMAH__PC2 CYREG_PRT3_PC2
#define PWMAH__PORT 3u
#define PWMAH__PS CYREG_PRT3_PS
#define PWMAH__SHIFT 4u

/* PWMAL */
#define PWMAL__0__DM__MASK 0x1C0000u
#define PWMAL__0__DM__SHIFT 18u
#define PWMAL__0__DR CYREG_PRT0_DR
#define PWMAL__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWMAL__0__HSIOM_MASK 0x0F000000u
#define PWMAL__0__HSIOM_SHIFT 24u
#define PWMAL__0__INTCFG CYREG_PRT0_INTCFG
#define PWMAL__0__INTSTAT CYREG_PRT0_INTSTAT
#define PWMAL__0__MASK 0x40u
#define PWMAL__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define PWMAL__0__OUT_SEL_SHIFT 12u
#define PWMAL__0__OUT_SEL_VAL 3u
#define PWMAL__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWMAL__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWMAL__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWMAL__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWMAL__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWMAL__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWMAL__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWMAL__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWMAL__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWMAL__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWMAL__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWMAL__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWMAL__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWMAL__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWMAL__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWMAL__0__PC CYREG_PRT0_PC
#define PWMAL__0__PC2 CYREG_PRT0_PC2
#define PWMAL__0__PORT 0u
#define PWMAL__0__PS CYREG_PRT0_PS
#define PWMAL__0__SHIFT 6u
#define PWMAL__DR CYREG_PRT0_DR
#define PWMAL__INTCFG CYREG_PRT0_INTCFG
#define PWMAL__INTSTAT CYREG_PRT0_INTSTAT
#define PWMAL__MASK 0x40u
#define PWMAL__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWMAL__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWMAL__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWMAL__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWMAL__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWMAL__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWMAL__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWMAL__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWMAL__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWMAL__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWMAL__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWMAL__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWMAL__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWMAL__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWMAL__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWMAL__PC CYREG_PRT0_PC
#define PWMAL__PC2 CYREG_PRT0_PC2
#define PWMAL__PORT 0u
#define PWMAL__PS CYREG_PRT0_PS
#define PWMAL__SHIFT 6u

/* PWMBH */
#define PWMBH__0__DM__MASK 0xE00000u
#define PWMBH__0__DM__SHIFT 21u
#define PWMBH__0__DR CYREG_PRT2_DR
#define PWMBH__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PWMBH__0__HSIOM_MASK 0xF0000000u
#define PWMBH__0__HSIOM_SHIFT 28u
#define PWMBH__0__INTCFG CYREG_PRT2_INTCFG
#define PWMBH__0__INTSTAT CYREG_PRT2_INTSTAT
#define PWMBH__0__MASK 0x80u
#define PWMBH__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define PWMBH__0__OUT_SEL_SHIFT 14u
#define PWMBH__0__OUT_SEL_VAL 3u
#define PWMBH__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWMBH__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWMBH__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWMBH__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWMBH__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWMBH__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWMBH__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWMBH__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWMBH__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWMBH__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWMBH__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWMBH__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWMBH__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWMBH__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWMBH__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWMBH__0__PC CYREG_PRT2_PC
#define PWMBH__0__PC2 CYREG_PRT2_PC2
#define PWMBH__0__PORT 2u
#define PWMBH__0__PS CYREG_PRT2_PS
#define PWMBH__0__SHIFT 7u
#define PWMBH__DR CYREG_PRT2_DR
#define PWMBH__INTCFG CYREG_PRT2_INTCFG
#define PWMBH__INTSTAT CYREG_PRT2_INTSTAT
#define PWMBH__MASK 0x80u
#define PWMBH__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWMBH__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWMBH__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWMBH__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWMBH__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWMBH__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWMBH__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWMBH__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWMBH__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWMBH__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWMBH__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWMBH__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWMBH__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWMBH__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWMBH__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWMBH__PC CYREG_PRT2_PC
#define PWMBH__PC2 CYREG_PRT2_PC2
#define PWMBH__PORT 2u
#define PWMBH__PS CYREG_PRT2_PS
#define PWMBH__SHIFT 7u

/* PWMBL */
#define PWMBL__0__DM__MASK 0x1C0000u
#define PWMBL__0__DM__SHIFT 18u
#define PWMBL__0__DR CYREG_PRT3_DR
#define PWMBL__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWMBL__0__HSIOM_MASK 0x0F000000u
#define PWMBL__0__HSIOM_SHIFT 24u
#define PWMBL__0__INTCFG CYREG_PRT3_INTCFG
#define PWMBL__0__INTSTAT CYREG_PRT3_INTSTAT
#define PWMBL__0__MASK 0x40u
#define PWMBL__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWMBL__0__OUT_SEL_SHIFT 12u
#define PWMBL__0__OUT_SEL_VAL 1u
#define PWMBL__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWMBL__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWMBL__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWMBL__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWMBL__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWMBL__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWMBL__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWMBL__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWMBL__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWMBL__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWMBL__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWMBL__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWMBL__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWMBL__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWMBL__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWMBL__0__PC CYREG_PRT3_PC
#define PWMBL__0__PC2 CYREG_PRT3_PC2
#define PWMBL__0__PORT 3u
#define PWMBL__0__PS CYREG_PRT3_PS
#define PWMBL__0__SHIFT 6u
#define PWMBL__DR CYREG_PRT3_DR
#define PWMBL__INTCFG CYREG_PRT3_INTCFG
#define PWMBL__INTSTAT CYREG_PRT3_INTSTAT
#define PWMBL__MASK 0x40u
#define PWMBL__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWMBL__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWMBL__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWMBL__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWMBL__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWMBL__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWMBL__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWMBL__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWMBL__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWMBL__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWMBL__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWMBL__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWMBL__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWMBL__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWMBL__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWMBL__PC CYREG_PRT3_PC
#define PWMBL__PC2 CYREG_PRT3_PC2
#define PWMBL__PORT 3u
#define PWMBL__PS CYREG_PRT3_PS
#define PWMBL__SHIFT 6u

/* PWMCH */
#define PWMCH__0__DM__MASK 0xE00000u
#define PWMCH__0__DM__SHIFT 21u
#define PWMCH__0__DR CYREG_PRT3_DR
#define PWMCH__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWMCH__0__HSIOM_MASK 0xF0000000u
#define PWMCH__0__HSIOM_SHIFT 28u
#define PWMCH__0__INTCFG CYREG_PRT3_INTCFG
#define PWMCH__0__INTSTAT CYREG_PRT3_INTSTAT
#define PWMCH__0__MASK 0x80u
#define PWMCH__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWMCH__0__OUT_SEL_SHIFT 14u
#define PWMCH__0__OUT_SEL_VAL 0u
#define PWMCH__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWMCH__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWMCH__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWMCH__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWMCH__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWMCH__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWMCH__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWMCH__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWMCH__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWMCH__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWMCH__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWMCH__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWMCH__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWMCH__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWMCH__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWMCH__0__PC CYREG_PRT3_PC
#define PWMCH__0__PC2 CYREG_PRT3_PC2
#define PWMCH__0__PORT 3u
#define PWMCH__0__PS CYREG_PRT3_PS
#define PWMCH__0__SHIFT 7u
#define PWMCH__DR CYREG_PRT3_DR
#define PWMCH__INTCFG CYREG_PRT3_INTCFG
#define PWMCH__INTSTAT CYREG_PRT3_INTSTAT
#define PWMCH__MASK 0x80u
#define PWMCH__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWMCH__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWMCH__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWMCH__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWMCH__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWMCH__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWMCH__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWMCH__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWMCH__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWMCH__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWMCH__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWMCH__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWMCH__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWMCH__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWMCH__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWMCH__PC CYREG_PRT3_PC
#define PWMCH__PC2 CYREG_PRT3_PC2
#define PWMCH__PORT 3u
#define PWMCH__PS CYREG_PRT3_PS
#define PWMCH__SHIFT 7u

/* PWMCL */
#define PWMCL__0__DM__MASK 0x38000u
#define PWMCL__0__DM__SHIFT 15u
#define PWMCL__0__DR CYREG_PRT3_DR
#define PWMCL__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWMCL__0__HSIOM_MASK 0x00F00000u
#define PWMCL__0__HSIOM_SHIFT 20u
#define PWMCL__0__INTCFG CYREG_PRT3_INTCFG
#define PWMCL__0__INTSTAT CYREG_PRT3_INTSTAT
#define PWMCL__0__MASK 0x20u
#define PWMCL__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define PWMCL__0__OUT_SEL_SHIFT 10u
#define PWMCL__0__OUT_SEL_VAL 3u
#define PWMCL__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWMCL__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWMCL__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWMCL__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWMCL__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWMCL__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWMCL__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWMCL__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWMCL__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWMCL__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWMCL__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWMCL__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWMCL__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWMCL__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWMCL__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWMCL__0__PC CYREG_PRT3_PC
#define PWMCL__0__PC2 CYREG_PRT3_PC2
#define PWMCL__0__PORT 3u
#define PWMCL__0__PS CYREG_PRT3_PS
#define PWMCL__0__SHIFT 5u
#define PWMCL__DR CYREG_PRT3_DR
#define PWMCL__INTCFG CYREG_PRT3_INTCFG
#define PWMCL__INTSTAT CYREG_PRT3_INTSTAT
#define PWMCL__MASK 0x20u
#define PWMCL__PA__CFG0 CYREG_UDB_PA3_CFG0
#define PWMCL__PA__CFG1 CYREG_UDB_PA3_CFG1
#define PWMCL__PA__CFG10 CYREG_UDB_PA3_CFG10
#define PWMCL__PA__CFG11 CYREG_UDB_PA3_CFG11
#define PWMCL__PA__CFG12 CYREG_UDB_PA3_CFG12
#define PWMCL__PA__CFG13 CYREG_UDB_PA3_CFG13
#define PWMCL__PA__CFG14 CYREG_UDB_PA3_CFG14
#define PWMCL__PA__CFG2 CYREG_UDB_PA3_CFG2
#define PWMCL__PA__CFG3 CYREG_UDB_PA3_CFG3
#define PWMCL__PA__CFG4 CYREG_UDB_PA3_CFG4
#define PWMCL__PA__CFG5 CYREG_UDB_PA3_CFG5
#define PWMCL__PA__CFG6 CYREG_UDB_PA3_CFG6
#define PWMCL__PA__CFG7 CYREG_UDB_PA3_CFG7
#define PWMCL__PA__CFG8 CYREG_UDB_PA3_CFG8
#define PWMCL__PA__CFG9 CYREG_UDB_PA3_CFG9
#define PWMCL__PC CYREG_PRT3_PC
#define PWMCL__PC2 CYREG_PRT3_PC2
#define PWMCL__PORT 3u
#define PWMCL__PS CYREG_PRT3_PS
#define PWMCL__SHIFT 5u

/* isr_oc */
#define isr_oc__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_oc__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_oc__INTC_MASK 0x01u
#define isr_oc__INTC_NUMBER 0u
#define isr_oc__INTC_PRIOR_MASK 0xC0u
#define isr_oc__INTC_PRIOR_NUM 3u
#define isr_oc__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_oc__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_oc__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Timer_1 */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_UDB_W8_A0_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_UDB_W8_A1_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_UDB_W8_D0_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_UDB_W8_D1_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_UDB_W8_F0_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_UDB_W8_F1_03

/* clock_1 */
#define clock_1__DIVIDER_MASK 0x0000FFFFu
#define clock_1__ENABLE CYREG_CLK_DIVIDER_B00
#define clock_1__ENABLE_MASK 0x80000000u
#define clock_1__MASK 0x80000000u
#define clock_1__REGISTER CYREG_CLK_DIVIDER_B00

/* clock_2 */
#define clock_2__DIVIDER_MASK 0x0000FFFFu
#define clock_2__ENABLE CYREG_CLK_DIVIDER_A01
#define clock_2__ENABLE_MASK 0x80000000u
#define clock_2__MASK 0x80000000u
#define clock_2__REGISTER CYREG_CLK_DIVIDER_A01

/* isr_pwm */
#define isr_pwm__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_pwm__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_pwm__INTC_MASK 0x10000u
#define isr_pwm__INTC_NUMBER 16u
#define isr_pwm__INTC_PRIOR_MASK 0xC0u
#define isr_pwm__INTC_PRIOR_NUM 3u
#define isr_pwm__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_pwm__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_pwm__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_spd */
#define isr_spd__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_spd__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_spd__INTC_MASK 0x20000u
#define isr_spd__INTC_NUMBER 17u
#define isr_spd__INTC_PRIOR_MASK 0xC000u
#define isr_spd__INTC_PRIOR_NUM 3u
#define isr_spd__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_spd__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_spd__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Pin_Ibus */
#define Pin_Ibus__0__DM__MASK 0x07u
#define Pin_Ibus__0__DM__SHIFT 0u
#define Pin_Ibus__0__DR CYREG_PRT0_DR
#define Pin_Ibus__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_Ibus__0__HSIOM_MASK 0x0000000Fu
#define Pin_Ibus__0__HSIOM_SHIFT 0u
#define Pin_Ibus__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_Ibus__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Ibus__0__MASK 0x01u
#define Pin_Ibus__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Ibus__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Ibus__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Ibus__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Ibus__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Ibus__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Ibus__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Ibus__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Ibus__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Ibus__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Ibus__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Ibus__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Ibus__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Ibus__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Ibus__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Ibus__0__PC CYREG_PRT0_PC
#define Pin_Ibus__0__PC2 CYREG_PRT0_PC2
#define Pin_Ibus__0__PORT 0u
#define Pin_Ibus__0__PS CYREG_PRT0_PS
#define Pin_Ibus__0__SHIFT 0u
#define Pin_Ibus__DR CYREG_PRT0_DR
#define Pin_Ibus__INTCFG CYREG_PRT0_INTCFG
#define Pin_Ibus__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Ibus__MASK 0x01u
#define Pin_Ibus__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Ibus__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Ibus__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Ibus__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Ibus__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Ibus__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Ibus__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Ibus__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Ibus__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Ibus__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Ibus__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Ibus__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Ibus__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Ibus__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Ibus__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Ibus__PC CYREG_PRT0_PC
#define Pin_Ibus__PC2 CYREG_PRT0_PC2
#define Pin_Ibus__PORT 0u
#define Pin_Ibus__PS CYREG_PRT0_PS
#define Pin_Ibus__SHIFT 0u

/* Pin_Iref */
#define Pin_Iref__0__DM__MASK 0x38u
#define Pin_Iref__0__DM__SHIFT 3u
#define Pin_Iref__0__DR CYREG_PRT0_DR
#define Pin_Iref__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_Iref__0__HSIOM_MASK 0x000000F0u
#define Pin_Iref__0__HSIOM_SHIFT 4u
#define Pin_Iref__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_Iref__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Iref__0__MASK 0x02u
#define Pin_Iref__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_Iref__0__OUT_SEL_SHIFT 2u
#define Pin_Iref__0__OUT_SEL_VAL 1u
#define Pin_Iref__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Iref__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Iref__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Iref__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Iref__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Iref__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Iref__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Iref__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Iref__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Iref__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Iref__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Iref__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Iref__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Iref__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Iref__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Iref__0__PC CYREG_PRT0_PC
#define Pin_Iref__0__PC2 CYREG_PRT0_PC2
#define Pin_Iref__0__PORT 0u
#define Pin_Iref__0__PS CYREG_PRT0_PS
#define Pin_Iref__0__SHIFT 1u
#define Pin_Iref__DR CYREG_PRT0_DR
#define Pin_Iref__INTCFG CYREG_PRT0_INTCFG
#define Pin_Iref__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_Iref__MASK 0x02u
#define Pin_Iref__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_Iref__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_Iref__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_Iref__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_Iref__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_Iref__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_Iref__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_Iref__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_Iref__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_Iref__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_Iref__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_Iref__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_Iref__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_Iref__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_Iref__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_Iref__PC CYREG_PRT0_PC
#define Pin_Iref__PC2 CYREG_PRT0_PC2
#define Pin_Iref__PORT 0u
#define Pin_Iref__PS CYREG_PRT0_PS
#define Pin_Iref__SHIFT 1u

/* UART_BCP */
#define UART_BCP_rx__0__DM__MASK 0x07u
#define UART_BCP_rx__0__DM__SHIFT 0u
#define UART_BCP_rx__0__DR CYREG_PRT4_DR
#define UART_BCP_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_BCP_rx__0__HSIOM_GPIO 0u
#define UART_BCP_rx__0__HSIOM_I2C 14u
#define UART_BCP_rx__0__HSIOM_I2C_SCL 14u
#define UART_BCP_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_BCP_rx__0__HSIOM_SHIFT 0u
#define UART_BCP_rx__0__HSIOM_SPI 15u
#define UART_BCP_rx__0__HSIOM_SPI_MOSI 15u
#define UART_BCP_rx__0__HSIOM_UART 9u
#define UART_BCP_rx__0__HSIOM_UART_RX 9u
#define UART_BCP_rx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_BCP_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_BCP_rx__0__MASK 0x01u
#define UART_BCP_rx__0__PC CYREG_PRT4_PC
#define UART_BCP_rx__0__PC2 CYREG_PRT4_PC2
#define UART_BCP_rx__0__PORT 4u
#define UART_BCP_rx__0__PS CYREG_PRT4_PS
#define UART_BCP_rx__0__SHIFT 0u
#define UART_BCP_rx__DR CYREG_PRT4_DR
#define UART_BCP_rx__INTCFG CYREG_PRT4_INTCFG
#define UART_BCP_rx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_BCP_rx__MASK 0x01u
#define UART_BCP_rx__PC CYREG_PRT4_PC
#define UART_BCP_rx__PC2 CYREG_PRT4_PC2
#define UART_BCP_rx__PORT 4u
#define UART_BCP_rx__PS CYREG_PRT4_PS
#define UART_BCP_rx__SHIFT 0u
#define UART_BCP_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_BCP_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_BCP_SCB__CTRL CYREG_SCB0_CTRL
#define UART_BCP_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_BCP_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_BCP_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_BCP_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_BCP_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_BCP_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_BCP_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_BCP_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_BCP_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_BCP_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_BCP_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_BCP_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_BCP_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_BCP_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_BCP_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_BCP_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_BCP_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_BCP_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_BCP_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_BCP_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_BCP_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_BCP_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_BCP_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_BCP_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_BCP_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_BCP_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_BCP_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_BCP_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_BCP_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_BCP_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_BCP_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_BCP_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_BCP_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_BCP_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_BCP_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_BCP_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_BCP_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_BCP_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_BCP_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_BCP_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_BCP_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_BCP_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_BCP_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_BCP_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_BCP_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_BCP_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_BCP_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_BCP_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_BCP_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_BCP_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_BCP_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_BCP_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_BCP_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_BCP_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_BCP_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_BCP_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_BCP_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_BCP_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_BCP_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_BCP_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_BCP_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_BCP_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_BCP_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_BCP_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_BCP_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_BCP_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_BCP_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_BCP_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_BCP_SCB__SS0_POSISTION 0u
#define UART_BCP_SCB__SS1_POSISTION 1u
#define UART_BCP_SCB__SS2_POSISTION 2u
#define UART_BCP_SCB__SS3_POSISTION 3u
#define UART_BCP_SCB__STATUS CYREG_SCB0_STATUS
#define UART_BCP_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_BCP_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_BCP_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_BCP_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_BCP_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_BCP_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_BCP_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_BCP_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define UART_BCP_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_BCP_SCBCLK__ENABLE CYREG_CLK_DIVIDER_C00
#define UART_BCP_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_BCP_SCBCLK__MASK 0x80000000u
#define UART_BCP_SCBCLK__REGISTER CYREG_CLK_DIVIDER_C00
#define UART_BCP_tx__0__DM__MASK 0x38u
#define UART_BCP_tx__0__DM__SHIFT 3u
#define UART_BCP_tx__0__DR CYREG_PRT4_DR
#define UART_BCP_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_BCP_tx__0__HSIOM_GPIO 0u
#define UART_BCP_tx__0__HSIOM_I2C 14u
#define UART_BCP_tx__0__HSIOM_I2C_SDA 14u
#define UART_BCP_tx__0__HSIOM_MASK 0x000000F0u
#define UART_BCP_tx__0__HSIOM_SHIFT 4u
#define UART_BCP_tx__0__HSIOM_SPI 15u
#define UART_BCP_tx__0__HSIOM_SPI_MISO 15u
#define UART_BCP_tx__0__HSIOM_UART 9u
#define UART_BCP_tx__0__HSIOM_UART_TX 9u
#define UART_BCP_tx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_BCP_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_BCP_tx__0__MASK 0x02u
#define UART_BCP_tx__0__PC CYREG_PRT4_PC
#define UART_BCP_tx__0__PC2 CYREG_PRT4_PC2
#define UART_BCP_tx__0__PORT 4u
#define UART_BCP_tx__0__PS CYREG_PRT4_PS
#define UART_BCP_tx__0__SHIFT 1u
#define UART_BCP_tx__DR CYREG_PRT4_DR
#define UART_BCP_tx__INTCFG CYREG_PRT4_INTCFG
#define UART_BCP_tx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_BCP_tx__MASK 0x02u
#define UART_BCP_tx__PC CYREG_PRT4_PC
#define UART_BCP_tx__PC2 CYREG_PRT4_PC2
#define UART_BCP_tx__PORT 4u
#define UART_BCP_tx__PS CYREG_PRT4_PS
#define UART_BCP_tx__SHIFT 1u

/* IDAC_Iref */
#define IDAC_Iref_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define IDAC_Iref_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define IDAC_Iref_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define IDAC_Iref_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define IDAC_Iref_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define IDAC_Iref_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define IDAC_Iref_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define IDAC_Iref_cy_psoc4_idac__IDAC_NUMBER 1u
#define IDAC_Iref_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define IDAC_Iref_cy_psoc4_idac__POLARITY_SHIFT 16u

/* LPComp_OC */
#define LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_CONFIG CYREG_LPCOMP_CONFIG
#define LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT 0u
#define LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_ID CYREG_LPCOMP_ID
#define LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR CYREG_LPCOMP_INTR
#define LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET CYREG_LPCOMP_INTR_SET
#define LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT 0u
#define LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT 0u
#define LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_NUMBER 1u
#define LPComp_OC_cy_psoc4_lpcomp_1__TRIM_A CYREG_LPCOMP_TRIM1
#define LPComp_OC_cy_psoc4_lpcomp_1__TRIM_B CYREG_LPCOMP_TRIM2

/* PWM_Drive */
#define PWM_Drive_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_Drive_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_Drive_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_Drive_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_Drive_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_Drive_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_Drive_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_Drive_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_Drive_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_Drive_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_Drive_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_Drive_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_Drive_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_Drive_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Hall_Error */
#define Hall_Error_sts_sts_reg__0__MASK 0x01u
#define Hall_Error_sts_sts_reg__0__POS 0
#define Hall_Error_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Hall_Error_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define Hall_Error_sts_sts_reg__MASK 0x01u
#define Hall_Error_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_02
#define Hall_Error_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Hall_Error_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Hall_Error_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Hall_Error_sts_sts_reg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_02
#define Hall_Error_sts_sts_reg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_02
#define Hall_Error_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_02

/* STATUS_LED */
#define STATUS_LED__0__DM__MASK 0x1C0u
#define STATUS_LED__0__DM__SHIFT 6u
#define STATUS_LED__0__DR CYREG_PRT0_DR
#define STATUS_LED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define STATUS_LED__0__HSIOM_MASK 0x00000F00u
#define STATUS_LED__0__HSIOM_SHIFT 8u
#define STATUS_LED__0__INTCFG CYREG_PRT0_INTCFG
#define STATUS_LED__0__INTSTAT CYREG_PRT0_INTSTAT
#define STATUS_LED__0__MASK 0x04u
#define STATUS_LED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define STATUS_LED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define STATUS_LED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define STATUS_LED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define STATUS_LED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define STATUS_LED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define STATUS_LED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define STATUS_LED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define STATUS_LED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define STATUS_LED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define STATUS_LED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define STATUS_LED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define STATUS_LED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define STATUS_LED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define STATUS_LED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define STATUS_LED__0__PC CYREG_PRT0_PC
#define STATUS_LED__0__PC2 CYREG_PRT0_PC2
#define STATUS_LED__0__PORT 0u
#define STATUS_LED__0__PS CYREG_PRT0_PS
#define STATUS_LED__0__SHIFT 2u
#define STATUS_LED__DR CYREG_PRT0_DR
#define STATUS_LED__INTCFG CYREG_PRT0_INTCFG
#define STATUS_LED__INTSTAT CYREG_PRT0_INTSTAT
#define STATUS_LED__MASK 0x04u
#define STATUS_LED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define STATUS_LED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define STATUS_LED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define STATUS_LED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define STATUS_LED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define STATUS_LED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define STATUS_LED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define STATUS_LED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define STATUS_LED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define STATUS_LED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define STATUS_LED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define STATUS_LED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define STATUS_LED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define STATUS_LED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define STATUS_LED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define STATUS_LED__PC CYREG_PRT0_PC
#define STATUS_LED__PC2 CYREG_PRT0_PC2
#define STATUS_LED__PORT 0u
#define STATUS_LED__PS CYREG_PRT0_PS
#define STATUS_LED__SHIFT 2u

/* Counter_Spd */
#define Counter_Spd_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Counter_Spd_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Counter_Spd_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Counter_Spd_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Counter_Spd_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Counter_Spd_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Counter_Spd_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Counter_Spd_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Counter_Spd_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Counter_Spd_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Counter_Spd_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Counter_Spd_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Counter_Spd_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Counter_Spd_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* CtrlReg_Dir */
#define CtrlReg_Dir_Sync_ctrl_reg__0__MASK 0x01u
#define CtrlReg_Dir_Sync_ctrl_reg__0__POS 0
#define CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_01
#define CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define CtrlReg_Dir_Sync_ctrl_reg__MASK 0x01u
#define CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_01

/* ADC_SAR_Seq_1 */
#define ADC_SAR_Seq_1_Bypass__0__DM__MASK 0xE00000u
#define ADC_SAR_Seq_1_Bypass__0__DM__SHIFT 21u
#define ADC_SAR_Seq_1_Bypass__0__DR CYREG_PRT1_DR
#define ADC_SAR_Seq_1_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT 28u
#define ADC_SAR_Seq_1_Bypass__0__INTCFG CYREG_PRT1_INTCFG
#define ADC_SAR_Seq_1_Bypass__0__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_SAR_Seq_1_Bypass__0__MASK 0x80u
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_SAR_Seq_1_Bypass__0__PC CYREG_PRT1_PC
#define ADC_SAR_Seq_1_Bypass__0__PC2 CYREG_PRT1_PC2
#define ADC_SAR_Seq_1_Bypass__0__PORT 1u
#define ADC_SAR_Seq_1_Bypass__0__PS CYREG_PRT1_PS
#define ADC_SAR_Seq_1_Bypass__0__SHIFT 7u
#define ADC_SAR_Seq_1_Bypass__DR CYREG_PRT1_DR
#define ADC_SAR_Seq_1_Bypass__INTCFG CYREG_PRT1_INTCFG
#define ADC_SAR_Seq_1_Bypass__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_SAR_Seq_1_Bypass__MASK 0x80u
#define ADC_SAR_Seq_1_Bypass__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_SAR_Seq_1_Bypass__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_SAR_Seq_1_Bypass__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_SAR_Seq_1_Bypass__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_SAR_Seq_1_Bypass__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_SAR_Seq_1_Bypass__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_SAR_Seq_1_Bypass__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_SAR_Seq_1_Bypass__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_SAR_Seq_1_Bypass__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_SAR_Seq_1_Bypass__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_SAR_Seq_1_Bypass__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_SAR_Seq_1_Bypass__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_SAR_Seq_1_Bypass__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_SAR_Seq_1_Bypass__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_SAR_Seq_1_Bypass__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_SAR_Seq_1_Bypass__PC CYREG_PRT1_PC
#define ADC_SAR_Seq_1_Bypass__PC2 CYREG_PRT1_PC2
#define ADC_SAR_Seq_1_Bypass__PORT 1u
#define ADC_SAR_Seq_1_Bypass__PS CYREG_PRT1_PS
#define ADC_SAR_Seq_1_Bypass__SHIFT 7u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN 6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN 1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__VNEG0 0
#define ADC_SAR_Seq_1_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_SAR_Seq_1_intClock__ENABLE CYREG_CLK_DIVIDER_A00
#define ADC_SAR_Seq_1_intClock__ENABLE_MASK 0x80000000u
#define ADC_SAR_Seq_1_intClock__MASK 0x80000000u
#define ADC_SAR_Seq_1_intClock__REGISTER CYREG_CLK_DIVIDER_A00
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x4000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 14u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CtrlReg_PWMOut */
#define CtrlReg_PWMOut_Sync_ctrl_reg__0__MASK 0x01u
#define CtrlReg_PWMOut_Sync_ctrl_reg__0__POS 0
#define CtrlReg_PWMOut_Sync_ctrl_reg__1__MASK 0x02u
#define CtrlReg_PWMOut_Sync_ctrl_reg__1__POS 1
#define CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__MASK 0x03u
#define CtrlReg_PWMOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define CtrlReg_PWMOut_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_00

/* isr_timeMeasurementForSpeed */
#define isr_timeMeasurementForSpeed__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_timeMeasurementForSpeed__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_timeMeasurementForSpeed__INTC_MASK 0x04u
#define isr_timeMeasurementForSpeed__INTC_NUMBER 2u
#define isr_timeMeasurementForSpeed__INTC_PRIOR_MASK 0xC00000u
#define isr_timeMeasurementForSpeed__INTC_PRIOR_NUM 3u
#define isr_timeMeasurementForSpeed__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_timeMeasurementForSpeed__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_timeMeasurementForSpeed__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "control_v3"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
