
*** Running vivado
    with args -log maincarParkController.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source maincarParkController.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source maincarParkController.tcl -notrace
Command: synth_design -top maincarParkController -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 339.250 ; gain = 100.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maincarParkController' [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/maincarParkController.v:4]
INFO: [Synth 8-638] synthesizing module 'ParkingSystem' [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/ParkingSystem.v:5]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/ParkingSystem.v:13]
INFO: [Synth 8-256] done synthesizing module 'ParkingSystem' (1#1) [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/ParkingSystem.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'cars' does not match port width (15) of module 'ParkingSystem' [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/maincarParkController.v:19]
INFO: [Synth 8-638] synthesizing module 'binarytoSevenSeg' [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/sevensegCounter.v:3]
INFO: [Synth 8-256] done synthesizing module 'binarytoSevenSeg' (2#1) [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/sevensegCounter.v:3]
INFO: [Synth 8-638] synthesizing module 'SlowClock' [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/SlowClk.v:3]
INFO: [Synth 8-256] done synthesizing module 'SlowClock' (3#1) [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/SlowClk.v:3]
INFO: [Synth 8-638] synthesizing module 'twobitcounter' [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/twobitcounter.v:5]
INFO: [Synth 8-256] done synthesizing module 'twobitcounter' (4#1) [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/twobitcounter.v:5]
INFO: [Synth 8-638] synthesizing module 'FULL_OPEN' [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/FULLopen.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/FULLopen.v:12]
INFO: [Synth 8-256] done synthesizing module 'FULL_OPEN' (5#1) [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/FULLopen.v:3]
INFO: [Synth 8-256] done synthesizing module 'maincarParkController' (6#1) [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/maincarParkController.v:4]
WARNING: [Synth 8-3917] design maincarParkController has port an1[3] driven by constant 1
WARNING: [Synth 8-3917] design maincarParkController has port an1[2] driven by constant 1
WARNING: [Synth 8-3917] design maincarParkController has port an1[1] driven by constant 1
WARNING: [Synth 8-3917] design maincarParkController has port an1[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 391.188 ; gain = 152.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 391.188 ; gain = 152.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/fSMrought/fSMrought.srcs/constrs_1/new/rough.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'mclk' matched to 'port' objects. [C:/Users/lenovo/fSMrought/fSMrought.srcs/constrs_1/new/rough.xdc:82]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/lenovo/fSMrought/fSMrought.srcs/constrs_1/new/rough.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/fSMrought/fSMrought.srcs/constrs_1/new/rough.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/maincarParkController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/maincarParkController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 710.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 710.582 ; gain = 471.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 710.582 ; gain = 471.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 710.582 ; gain = 471.934
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/ParkingSystem.v:12]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/ParkingSystem.v:12]
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Seg_reg' [C:/Users/lenovo/fSMrought/fSMrought.srcs/sources_1/new/FULLopen.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 710.582 ; gain = 471.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	  15 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maincarParkController 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ParkingSystem 
Detailed RTL Component Info : 
+---Adders : 
	  15 Input      4 Bit       Adders := 1     
Module SlowClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module twobitcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module FULL_OPEN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U2/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design maincarParkController has port an1[3] driven by constant 1
WARNING: [Synth 8-3917] design maincarParkController has port an1[2] driven by constant 1
WARNING: [Synth 8-3917] design maincarParkController has port an1[1] driven by constant 1
WARNING: [Synth 8-3917] design maincarParkController has port an1[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U4/Seg_reg[4] )
WARNING: [Synth 8-3332] Sequential element (U4/Seg_reg[4]) is unused and will be removed from module maincarParkController.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 710.582 ; gain = 471.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 711.082 ; gain = 472.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 731.406 ; gain = 492.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 737.363 ; gain = 498.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 737.363 ; gain = 498.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 737.363 ; gain = 498.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 737.363 ; gain = 498.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 737.363 ; gain = 498.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 737.363 ; gain = 498.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 737.363 ; gain = 498.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |     7|
|5     |LUT3   |    14|
|6     |LUT4   |     4|
|7     |LUT5   |     6|
|8     |LUT6   |    18|
|9     |FDRE   |    31|
|10    |LD     |     6|
|11    |IBUF   |    17|
|12    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   138|
|2     |  U2     |SlowClock     |    35|
|3     |  U3     |twobitcounter |    11|
|4     |  U4     |FULL_OPEN     |    13|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 737.363 ; gain = 498.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 737.363 ; gain = 179.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 737.363 ; gain = 498.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 737.363 ; gain = 511.422
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/fSMrought/fSMrought.runs/synth_1/maincarParkController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file maincarParkController_utilization_synth.rpt -pb maincarParkController_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 737.363 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 12:27:58 2024...
