## Hi there, I'm Iram Shehzadi ğŸ‘‹

Electrical Engineering Student | Passionate about Digital Systems & RTL Design | ğŸ Python Enthusiast  

Welcome to my GitHub! I'm passionate about solving real-world problems using a combination of **data, code, and circuits**. I'm currently expanding my skills in **Python Programming** and **system design** â€” and always exploring new technologies.

---

## ğŸ”§ Tech Stack & Tools
- **Languages**: Python, C, SystemVerilog 
- **Hardware**: FPGA (Nexys A7)
- **Tools**: Git, GitHub, VS Code, Vivado   

---

## ğŸ§  Current Focus
- Mastering **Machine Learning** with Python    
- Creating **SystemVerilog RTL designs** for digital systems

---

## ğŸ“Œ Featured Projects
- ğŸ”„ **8-bit Restoring Division Algorithm in System Verilog** â€” Custom RTL design with FSM controller  

---

â­ï¸ *Always curious. Always learning. Let's build something amazing together!*

