<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/chandler/SSD2/repositories/msx-goauld-merge/fpga/Z80_goauld.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan  6 03:29:23 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>24167</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>13646</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>64</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>71</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>29</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_reset_n </td>
</tr>
<tr>
<td>clock_audio</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>vdp4/clk_audio </td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>VideoDLClk </td>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>psg1/env_reset </td>
</tr>
<tr>
<td>clock_108m</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_108m </td>
</tr>
<tr>
<td>uart0/rx_data_valid_0</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q </td>
</tr>
<tr>
<td>uart0/key_row[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>uart0/key_row_3_s0/Q </td>
</tr>
<tr>
<td>uart0/ppi/n99_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>uart0/ppi/n99_s0/F </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clk_main/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_audio</td>
<td>3.600(MHz)</td>
<td>455.896(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>69.753(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clock_env_reset</td>
<td>3.600(MHz)</td>
<td>317.135(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clock_108m</td>
<td>108.000(MHz)</td>
<td style="color: #FF0000;" class = "error">80.502(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>uart0/rx_data_valid_0</td>
<td>100.000(MHz)</td>
<td>1215.723(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock_reset!</h4>
<h4>No timing paths to get frequency of clock_VideoDLClk!</h4>
<h4>No timing paths to get frequency of uart0/key_row[3]!</h4>
<h4>No timing paths to get frequency of uart0/ppi/n99_3!</h4>
<h4>No timing paths to get frequency of clk_main/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Setup</td>
<td>-7.531</td>
<td>5</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart0/rx_data_valid_0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart0/rx_data_valid_0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart0/key_row[3]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart0/key_row[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart0/ppi/n99_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uart0/ppi/n99_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.714</td>
<td>uart0/ppi/row[0]_0_s1/Q</td>
<td>cpu1/u0/IR_0_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[R]</td>
<td>0.370</td>
<td>0.989</td>
<td>10.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.733</td>
<td>uart0/ppi/row[0]_0_s1/Q</td>
<td>cpu1/DI_Reg_0_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[F]</td>
<td>0.185</td>
<td>0.971</td>
<td>8.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.085</td>
<td>uart0/ppi/row[8]_6_s0/Q</td>
<td>cpu1/u0/IR_6_s0/D</td>
<td>uart0/key_row[3]:[F]</td>
<td>clock_108m:[R]</td>
<td>0.185</td>
<td>1.355</td>
<td>7.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.933</td>
<td>uart0/ppi/row[0]_4_s1/Q</td>
<td>cpu1/DI_Reg_4_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[F]</td>
<td>0.185</td>
<td>0.971</td>
<td>8.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.913</td>
<td>uart0/ppi/row[2]_5_s1/Q</td>
<td>cpu1/DI_Reg_5_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[F]</td>
<td>0.185</td>
<td>0.971</td>
<td>8.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.854</td>
<td>uart0/ppi/row[2]_5_s1/Q</td>
<td>cpu1/u0/IR_5_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[R]</td>
<td>0.370</td>
<td>0.989</td>
<td>8.166</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.779</td>
<td>uart0/ppi/row[0]_4_s1/Q</td>
<td>cpu1/u0/IR_4_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[R]</td>
<td>0.370</td>
<td>0.989</td>
<td>8.091</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.754</td>
<td>uart0/ppi/row[7]_6_s1/Q</td>
<td>cpu1/DI_Reg_6_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[F]</td>
<td>0.185</td>
<td>0.971</td>
<td>7.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.605</td>
<td>uart0/ppi/row[2]_7_s1/Q</td>
<td>cpu1/DI_Reg_7_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[F]</td>
<td>0.185</td>
<td>0.971</td>
<td>7.750</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.568</td>
<td>uart0/ppi/row[2]_2_s1/Q</td>
<td>cpu1/u0/IR_2_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[R]</td>
<td>0.370</td>
<td>0.989</td>
<td>7.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.533</td>
<td>uart0/ppi/row[2]_3_s1/Q</td>
<td>cpu1/DI_Reg_3_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[F]</td>
<td>0.185</td>
<td>0.971</td>
<td>7.678</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.380</td>
<td>uart0/ppi/row[8]_3_s0/Q</td>
<td>cpu1/u0/IR_3_s0/D</td>
<td>uart0/key_row[3]:[F]</td>
<td>clock_108m:[R]</td>
<td>0.185</td>
<td>1.355</td>
<td>7.140</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.376</td>
<td>uart0/ppi/row[2]_7_s1/Q</td>
<td>cpu1/u0/IR_7_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[R]</td>
<td>0.370</td>
<td>0.989</td>
<td>7.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.371</td>
<td>uart0/ppi/row[7]_1_s1/Q</td>
<td>cpu1/u0/IR_1_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[R]</td>
<td>0.370</td>
<td>0.989</td>
<td>7.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.254</td>
<td>uart0/ppi/row[7]_1_s1/Q</td>
<td>cpu1/DI_Reg_1_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[F]</td>
<td>0.185</td>
<td>0.971</td>
<td>7.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.723</td>
<td>uart0/ppi/row[2]_2_s1/Q</td>
<td>cpu1/DI_Reg_2_s0/D</td>
<td>uart0/ppi/n99_3:[R]</td>
<td>clock_108m:[F]</td>
<td>0.185</td>
<td>0.971</td>
<td>6.868</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.512</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/io_state_r_s5/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>14.353</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.415</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
<td>uart0/key_col_2_s0/SET</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>2.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.415</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
<td>uart0/key_col_0_s0/SET</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>2.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.415</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
<td>uart0/key_col_1_s0/SET</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>2.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.226</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
<td>uart0/key_row_0_s0/SET</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>2.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.226</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
<td>uart0/key_row_1_s0/SET</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>2.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.226</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
<td>uart0/key_row_2_s0/SET</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>2.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.226</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
<td>uart0/key_row_3_s0/SET</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>2.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.166</td>
<td>uart0/uart_rx_inst1/rx_data_6_s0/Q</td>
<td>uart0/SCANLINES_s2/CE</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>2.015</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>26</td>
<td>-3.166</td>
<td>uart0/uart_rx_inst1/rx_data_6_s0/Q</td>
<td>uart0/SHIFT_UP_s1/CE</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>2.015</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>27</td>
<td>-3.163</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/cart_ena_ff_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>12.387</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>28</td>
<td>-2.632</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>13.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>29</td>
<td>-2.562</td>
<td>uart0/uart_rx_inst1/rx_data_4_s0/Q</td>
<td>uart0/key_col_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>1.411</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>30</td>
<td>-2.512</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_0_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>13.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>31</td>
<td>-2.512</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_1_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>13.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>32</td>
<td>-2.412</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
<td>uart0/key_row_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>1.261</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>33</td>
<td>-2.294</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>13.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>34</td>
<td>-2.261</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>13.102</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>35</td>
<td>-2.243</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>xffl_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>11.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>36</td>
<td>-2.178</td>
<td>uart0/uart_rx_inst1/rx_data_3_s0/Q</td>
<td>uart0/key_row_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>1.027</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>37</td>
<td>-2.175</td>
<td>uart0/uart_rx_inst1/rx_data_0_s0/Q</td>
<td>uart0/key_row_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>1.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>38</td>
<td>-2.169</td>
<td>uart0/uart_rx_inst1/rx_data_6_s0/Q</td>
<td>uart0/key_col_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>1.018</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>39</td>
<td>-2.169</td>
<td>uart0/uart_rx_inst1/rx_data_5_s0/Q</td>
<td>uart0/key_col_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>1.018</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>40</td>
<td>-1.915</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_14_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>41</td>
<td>-1.915</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_18_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>42</td>
<td>-1.913</td>
<td>uart0/uart_rx_inst1/rx_data_1_s0/Q</td>
<td>uart0/key_row_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>0.763</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>43</td>
<td>-1.910</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_6_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.291</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>44</td>
<td>-1.910</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_11_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.291</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>45</td>
<td>-1.910</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_12_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.291</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>46</td>
<td>-1.910</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_13_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.291</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>47</td>
<td>-1.905</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
<td>uart0/key_row_0_s0/CE</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>0.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>48</td>
<td>-1.905</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
<td>uart0/key_row_1_s0/CE</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>0.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>49</td>
<td>-1.905</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
<td>uart0/key_row_2_s0/CE</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>0.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>50</td>
<td>-1.905</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
<td>uart0/key_row_3_s0/CE</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>0.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>51</td>
<td>-1.899</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_20_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>52</td>
<td>-1.899</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_21_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>53</td>
<td>-1.894</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_2_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.275</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>54</td>
<td>-1.894</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_19_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.275</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>55</td>
<td>-1.892</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_3_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.272</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>56</td>
<td>-1.892</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_15_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.272</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>57</td>
<td>-1.878</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_4_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.259</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>58</td>
<td>-1.878</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_5_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.259</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>59</td>
<td>-1.748</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
<td>uart0/key_col_2_s0/CE</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>0.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>60</td>
<td>-1.748</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
<td>uart0/key_col_0_s0/CE</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>0.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>61</td>
<td>-1.748</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
<td>uart0/key_col_1_s0/CE</td>
<td>clock_27m:[R]</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>0.001</td>
<td>1.082</td>
<td>0.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>62</td>
<td>-1.732</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_7_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>63</td>
<td>-1.732</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_10_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>3.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>64</td>
<td>-1.070</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_22_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>2.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>65</td>
<td>-1.070</td>
<td>uart0/SCANLINES_s2/Q</td>
<td>vdp4/hdmi_ntsc/video_data_23_s0/D</td>
<td>uart0/rx_data_valid_0:[R]</td>
<td>clock_27m:[R]</td>
<td>0.369</td>
<td>-1.082</td>
<td>2.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>66</td>
<td>-1.014</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.238</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>67</td>
<td>-0.621</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>xffh_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>68</td>
<td>-0.491</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/cart_ena_ff_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.715</td>
</tr>
<tr>
<td>69</td>
<td>0.193</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>7.202</td>
</tr>
<tr>
<td>70</td>
<td>0.313</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>7.088</td>
</tr>
<tr>
<td>71</td>
<td>0.342</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>7.053</td>
</tr>
<tr>
<td>72</td>
<td>0.367</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>10.474</td>
</tr>
<tr>
<td>73</td>
<td>0.415</td>
<td>config_enable_mapper0_s1/Q</td>
<td>memory_ctrl/enable_read_seq_1_s6/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.986</td>
</tr>
<tr>
<td>74</td>
<td>0.476</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.919</td>
</tr>
<tr>
<td>75</td>
<td>0.476</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.919</td>
</tr>
<tr>
<td>76</td>
<td>0.502</td>
<td>config_enable_mapper0_s1/Q</td>
<td>memory_ctrl/enable_read_seq_0_s3/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.899</td>
</tr>
<tr>
<td>77</td>
<td>0.561</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.834</td>
</tr>
<tr>
<td>78</td>
<td>0.562</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.833</td>
</tr>
<tr>
<td>79</td>
<td>0.571</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.824</td>
</tr>
<tr>
<td>80</td>
<td>0.712</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.683</td>
</tr>
<tr>
<td>81</td>
<td>0.760</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.641</td>
</tr>
<tr>
<td>82</td>
<td>0.798</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.603</td>
</tr>
<tr>
<td>83</td>
<td>0.798</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.603</td>
</tr>
<tr>
<td>84</td>
<td>0.814</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.587</td>
</tr>
<tr>
<td>85</td>
<td>0.855</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.540</td>
</tr>
<tr>
<td>86</td>
<td>0.867</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.535</td>
</tr>
<tr>
<td>87</td>
<td>0.868</td>
<td>config_enable_mapper0_s1/Q</td>
<td>memory_ctrl/enable_write_seq_0_s3/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.533</td>
</tr>
<tr>
<td>88</td>
<td>0.868</td>
<td>config_enable_mapper0_s1/Q</td>
<td>memory_ctrl/enable_write_seq_1_s7/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.533</td>
</tr>
<tr>
<td>89</td>
<td>0.981</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.420</td>
</tr>
<tr>
<td>90</td>
<td>1.109</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.286</td>
</tr>
<tr>
<td>91</td>
<td>1.109</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.286</td>
</tr>
<tr>
<td>92</td>
<td>1.117</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.278</td>
</tr>
<tr>
<td>93</td>
<td>1.117</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.278</td>
</tr>
<tr>
<td>94</td>
<td>1.194</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.201</td>
</tr>
<tr>
<td>95</td>
<td>1.194</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.201</td>
</tr>
<tr>
<td>96</td>
<td>1.262</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_2_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>6.139</td>
</tr>
<tr>
<td>97</td>
<td>1.266</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.129</td>
</tr>
<tr>
<td>98</td>
<td>1.266</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.129</td>
</tr>
<tr>
<td>99</td>
<td>1.275</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.120</td>
</tr>
<tr>
<td>100</td>
<td>1.275</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.120</td>
</tr>
<tr>
<td>101</td>
<td>1.275</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.120</td>
</tr>
<tr>
<td>102</td>
<td>1.275</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.120</td>
</tr>
<tr>
<td>103</td>
<td>1.275</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.120</td>
</tr>
<tr>
<td>104</td>
<td>1.292</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.103</td>
</tr>
<tr>
<td>105</td>
<td>1.292</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.103</td>
</tr>
<tr>
<td>106</td>
<td>1.307</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.088</td>
</tr>
<tr>
<td>107</td>
<td>1.307</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.088</td>
</tr>
<tr>
<td>108</td>
<td>1.365</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.030</td>
</tr>
<tr>
<td>109</td>
<td>1.365</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.030</td>
</tr>
<tr>
<td>110</td>
<td>1.380</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.015</td>
</tr>
<tr>
<td>111</td>
<td>1.380</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.015</td>
</tr>
<tr>
<td>112</td>
<td>1.380</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.015</td>
</tr>
<tr>
<td>113</td>
<td>1.380</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>6.015</td>
</tr>
<tr>
<td>114</td>
<td>1.401</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.994</td>
</tr>
<tr>
<td>115</td>
<td>1.401</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.994</td>
</tr>
<tr>
<td>116</td>
<td>1.401</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.994</td>
</tr>
<tr>
<td>117</td>
<td>1.412</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.983</td>
</tr>
<tr>
<td>118</td>
<td>1.433</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.962</td>
</tr>
<tr>
<td>119</td>
<td>1.433</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.962</td>
</tr>
<tr>
<td>120</td>
<td>1.433</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.962</td>
</tr>
<tr>
<td>121</td>
<td>1.433</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.962</td>
</tr>
<tr>
<td>122</td>
<td>1.433</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.962</td>
</tr>
<tr>
<td>123</td>
<td>1.433</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.962</td>
</tr>
<tr>
<td>124</td>
<td>1.433</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.962</td>
</tr>
<tr>
<td>125</td>
<td>1.433</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.962</td>
</tr>
<tr>
<td>126</td>
<td>1.433</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.962</td>
</tr>
<tr>
<td>127</td>
<td>1.438</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_6_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.963</td>
</tr>
<tr>
<td>128</td>
<td>1.467</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.928</td>
</tr>
<tr>
<td>129</td>
<td>1.467</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.928</td>
</tr>
<tr>
<td>130</td>
<td>1.467</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.928</td>
</tr>
<tr>
<td>131</td>
<td>1.467</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.928</td>
</tr>
<tr>
<td>132</td>
<td>1.490</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_4_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.911</td>
</tr>
<tr>
<td>133</td>
<td>1.541</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.854</td>
</tr>
<tr>
<td>134</td>
<td>1.541</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.854</td>
</tr>
<tr>
<td>135</td>
<td>1.541</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.854</td>
</tr>
<tr>
<td>136</td>
<td>1.541</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.854</td>
</tr>
<tr>
<td>137</td>
<td>1.556</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[5]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.845</td>
</tr>
<tr>
<td>138</td>
<td>1.580</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.815</td>
</tr>
<tr>
<td>139</td>
<td>1.580</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.815</td>
</tr>
<tr>
<td>140</td>
<td>1.580</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.815</td>
</tr>
<tr>
<td>141</td>
<td>1.580</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.815</td>
</tr>
<tr>
<td>142</td>
<td>1.581</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.820</td>
</tr>
<tr>
<td>143</td>
<td>1.590</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.805</td>
</tr>
<tr>
<td>144</td>
<td>1.590</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.805</td>
</tr>
<tr>
<td>145</td>
<td>1.590</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.805</td>
</tr>
<tr>
<td>146</td>
<td>1.597</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_1_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.804</td>
</tr>
<tr>
<td>147</td>
<td>1.610</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.785</td>
</tr>
<tr>
<td>148</td>
<td>1.610</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.785</td>
</tr>
<tr>
<td>149</td>
<td>1.624</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.771</td>
</tr>
<tr>
<td>150</td>
<td>1.645</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_0_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.756</td>
</tr>
<tr>
<td>151</td>
<td>1.659</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.736</td>
</tr>
<tr>
<td>152</td>
<td>1.659</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.736</td>
</tr>
<tr>
<td>153</td>
<td>0.833</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>state_iso_1_s5/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>3.743</td>
</tr>
<tr>
<td>154</td>
<td>1.671</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[9]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.730</td>
</tr>
<tr>
<td>155</td>
<td>1.677</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_5_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.724</td>
</tr>
<tr>
<td>156</td>
<td>1.752</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.785</td>
</tr>
<tr>
<td>157</td>
<td>1.759</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.636</td>
</tr>
<tr>
<td>158</td>
<td>1.760</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_3_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.640</td>
</tr>
<tr>
<td>159</td>
<td>1.788</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.607</td>
</tr>
<tr>
<td>160</td>
<td>1.788</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.607</td>
</tr>
<tr>
<td>161</td>
<td>1.788</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.607</td>
</tr>
<tr>
<td>162</td>
<td>1.788</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.607</td>
</tr>
<tr>
<td>163</td>
<td>1.794</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.601</td>
</tr>
<tr>
<td>164</td>
<td>1.794</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.601</td>
</tr>
<tr>
<td>165</td>
<td>1.802</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[4]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.599</td>
</tr>
<tr>
<td>166</td>
<td>1.816</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[6]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.585</td>
</tr>
<tr>
<td>167</td>
<td>1.843</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_7_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.558</td>
</tr>
<tr>
<td>168</td>
<td>1.852</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[7]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.549</td>
</tr>
<tr>
<td>169</td>
<td>1.988</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[3]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.413</td>
</tr>
<tr>
<td>170</td>
<td>2.048</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[10]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.353</td>
</tr>
<tr>
<td>171</td>
<td>2.048</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[8]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>5.353</td>
</tr>
<tr>
<td>172</td>
<td>2.145</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.250</td>
</tr>
<tr>
<td>173</td>
<td>2.170</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/flag_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.225</td>
</tr>
<tr>
<td>174</td>
<td>2.189</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.206</td>
</tr>
<tr>
<td>175</td>
<td>2.190</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.346</td>
</tr>
<tr>
<td>176</td>
<td>2.227</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.997</td>
</tr>
<tr>
<td>177</td>
<td>2.329</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.066</td>
</tr>
<tr>
<td>178</td>
<td>2.341</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.054</td>
</tr>
<tr>
<td>179</td>
<td>2.356</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.038</td>
</tr>
<tr>
<td>180</td>
<td>2.356</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.038</td>
</tr>
<tr>
<td>181</td>
<td>2.356</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.038</td>
</tr>
<tr>
<td>182</td>
<td>2.357</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.037</td>
</tr>
<tr>
<td>183</td>
<td>2.357</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.037</td>
</tr>
<tr>
<td>184</td>
<td>2.360</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.035</td>
</tr>
<tr>
<td>185</td>
<td>2.360</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.035</td>
</tr>
<tr>
<td>186</td>
<td>2.360</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.035</td>
</tr>
<tr>
<td>187</td>
<td>2.382</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.013</td>
</tr>
<tr>
<td>188</td>
<td>2.386</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.009</td>
</tr>
<tr>
<td>189</td>
<td>2.386</td>
<td>config_megaram_slot_0_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.794</td>
<td>5.009</td>
</tr>
<tr>
<td>190</td>
<td>2.411</td>
<td>opll/u_mmr/u_reg/ks_II_s0/Q</td>
<td>opll/u_eg/step_III_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.813</td>
</tr>
<tr>
<td>191</td>
<td>2.446</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.091</td>
</tr>
<tr>
<td>192</td>
<td>2.461</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.076</td>
</tr>
<tr>
<td>193</td>
<td>2.469</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CEA</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.788</td>
<td>4.880</td>
</tr>
<tr>
<td>194</td>
<td>2.495</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.383</td>
<td>5.311</td>
</tr>
<tr>
<td>195</td>
<td>2.495</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.383</td>
<td>5.311</td>
</tr>
<tr>
<td>196</td>
<td>2.521</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.016</td>
</tr>
<tr>
<td>197</td>
<td>1.348</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>state_iso_0_s3/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>3.228</td>
</tr>
<tr>
<td>198</td>
<td>1.526</td>
<td>cpu1/RD_s0/Q</td>
<td>ex_bus_rd_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>3.051</td>
</tr>
<tr>
<td>199</td>
<td>1.707</td>
<td>cpu1/RD_s0/Q</td>
<td>megaram1/ff_ram_ena_s0/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.869</td>
</tr>
<tr>
<td>200</td>
<td>2.467</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ex_bus_wr_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.110</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.293</td>
<td>vdp4/audioclkd/n126_s0/I3</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>clock_audio:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>0.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.833</td>
<td>uart0/ppi/n2766_s3/I3</td>
<td>uart0/ppi/row[8]_0_s0/D</td>
<td>uart0/ppi/n99_3:[F]</td>
<td>uart0/key_row[3]:[F]</td>
<td>0.000</td>
<td>-1.088</td>
<td>0.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.833</td>
<td>uart0/ppi/n2740_s3/I3</td>
<td>uart0/ppi/row[8]_1_s0/D</td>
<td>uart0/ppi/n99_3:[F]</td>
<td>uart0/key_row[3]:[F]</td>
<td>0.000</td>
<td>-1.088</td>
<td>0.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.747</td>
<td>config1_ff_6_s0/Q</td>
<td>config_megaram_slot_0_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.262</td>
<td>0.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.689</td>
<td>config1_ff_7_s0/Q</td>
<td>config_enable_megaram123_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.262</td>
<td>0.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.689</td>
<td>config1_ff_7_s0/Q</td>
<td>config_enable_megaram0_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.262</td>
<td>0.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.629</td>
<td>config1_ff_5_s0/Q</td>
<td>config_enable_mapper123_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.257</td>
<td>0.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.629</td>
<td>config1_ff_5_s0/Q</td>
<td>config_enable_mapper0_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.257</td>
<td>0.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.605</td>
<td>config1_ff_7_s0/Q</td>
<td>config_megaram_slot_1_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.257</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.457</td>
<td>config1_ff_1_s1/Q</td>
<td>config_enable_megaram_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.257</td>
<td>0.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.440</td>
<td>config1_ff_5_s0/Q</td>
<td>config_mapper_slot_1_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.257</td>
<td>0.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.429</td>
<td>config1_ff_2_s0/Q</td>
<td>config_enable_ghost_scc_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.257</td>
<td>0.875</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.329</td>
<td>config1_ff_4_s0/Q</td>
<td>config_mapper_slot_0_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.257</td>
<td>0.975</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.316</td>
<td>audio_sample_6_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.087</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.316</td>
<td>audio_sample_5_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.087</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.316</td>
<td>audio_sample_4_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.087</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.221</td>
<td>audio_sample_7_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.221</td>
<td>audio_sample_0_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.194</td>
<td>audio_sample_15_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.194</td>
<td>audio_sample_13_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.194</td>
<td>audio_sample_11_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.194</td>
<td>audio_sample_9_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.194</td>
<td>audio_sample_3_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.194</td>
<td>audio_sample_1_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.178</td>
<td>audio_sample_14_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.224</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.432</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>4.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.432</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>4.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.432</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>4.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.425</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>4.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.425</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>4.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.425</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>4.129</td>
</tr>
<tr>
<td>7</td>
<td>2.239</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/WR_n_i_s0/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>2.374</td>
</tr>
<tr>
<td>8</td>
<td>2.239</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MREQ_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>2.374</td>
</tr>
<tr>
<td>9</td>
<td>2.239</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/IORQ_n_i_s0/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>2.374</td>
</tr>
<tr>
<td>10</td>
<td>2.503</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/RD_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>2.110</td>
</tr>
<tr>
<td>11</td>
<td>2.653</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MReq_Inhibit_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.960</td>
</tr>
<tr>
<td>12</td>
<td>5.332</td>
<td>reset3_n_ff_s0/Q</td>
<td>cpu1/Reset_s_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.205</td>
</tr>
<tr>
<td>13</td>
<td>5.461</td>
<td>n57_s2/I0</td>
<td>megaram1/mega1/SccCh/add_816_s3/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>14</td>
<td>5.461</td>
<td>n57_s2/I0</td>
<td>scc2/SccCh/add_816_s3/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>15</td>
<td>5.461</td>
<td>n57_s2/I0</td>
<td>scc1/SccCh/add_816_s3/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>16</td>
<td>5.470</td>
<td>n57_s2/I0</td>
<td>megaram1/ff_scc_ram_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>17</td>
<td>5.470</td>
<td>n57_s2/I0</td>
<td>megaram1/ff_ram_ena_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>18</td>
<td>5.470</td>
<td>n57_s2/I0</td>
<td>megaram1/ff_memreg[3]_0_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>19</td>
<td>5.470</td>
<td>n57_s2/I0</td>
<td>megaram1/ff_memreg[3]_1_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>20</td>
<td>5.470</td>
<td>n57_s2/I0</td>
<td>megaram1/ff_memreg[3]_2_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>21</td>
<td>5.470</td>
<td>n57_s2/I0</td>
<td>megaram1/ff_memreg[3]_3_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>22</td>
<td>5.470</td>
<td>n57_s2/I0</td>
<td>megaram1/ff_memreg[3]_4_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.962</td>
</tr>
<tr>
<td>23</td>
<td>6.835</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>4.129</td>
</tr>
<tr>
<td>24</td>
<td>6.835</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>4.129</td>
</tr>
<tr>
<td>25</td>
<td>6.835</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>4.129</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.022</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>rst_seq_0_s3/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.423</td>
</tr>
<tr>
<td>2</td>
<td>0.149</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>rst_seq_1_s1/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.550</td>
</tr>
<tr>
<td>3</td>
<td>0.149</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>reset3_n_ff_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.550</td>
</tr>
<tr>
<td>4</td>
<td>0.369</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.562</td>
</tr>
<tr>
<td>5</td>
<td>0.369</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.562</td>
</tr>
<tr>
<td>6</td>
<td>0.369</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.562</td>
</tr>
<tr>
<td>7</td>
<td>0.372</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.562</td>
</tr>
<tr>
<td>8</td>
<td>0.372</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.562</td>
</tr>
<tr>
<td>9</td>
<td>0.372</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.562</td>
</tr>
<tr>
<td>10</td>
<td>0.802</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>clock_env_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>0.000</td>
<td>-0.184</td>
<td>1.032</td>
</tr>
<tr>
<td>11</td>
<td>0.835</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.562</td>
</tr>
<tr>
<td>12</td>
<td>0.835</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.562</td>
</tr>
<tr>
<td>13</td>
<td>0.835</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.562</td>
</tr>
<tr>
<td>14</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/bit_cnt_0_s3/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>15</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/bit_cnt_1_s3/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>16</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/bit_cnt_2_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>17</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/tx_data_ready_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>18</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/state_0_s0/PRESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>19</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/state_2_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>20</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/tx_reg_s0/PRESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>21</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/cycle_cnt_0_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>22</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/cycle_cnt_1_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>23</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/cycle_cnt_2_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>24</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/cycle_cnt_3_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
<tr>
<td>25</td>
<td>0.840</td>
<td>n57_s2/I0</td>
<td>uart0/uart_tx_inst0/cycle_cnt_4_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.425</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/u0/BusB_0_s29</td>
</tr>
<tr>
<td>3</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>psg1/noise_gen_cnt_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_slot_cnt/slot_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_inst[2]_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[3]_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/rhy_csr_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_lfo/cnt_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_lfo/cnt_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>131.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[0]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>121.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>uart0/ppi/row[0]_0_s1/G</td>
</tr>
<tr>
<td>121.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[0]_0_s1/Q</td>
</tr>
<tr>
<td>122.361</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>cpu_din_0_s34/I1</td>
</tr>
<tr>
<td>122.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s34/F</td>
</tr>
<tr>
<td>123.228</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>cpu_din_0_s26/I3</td>
</tr>
<tr>
<td>123.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s26/F</td>
</tr>
<tr>
<td>124.196</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>cpu_din_0_s22/I1</td>
</tr>
<tr>
<td>124.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s22/F</td>
</tr>
<tr>
<td>125.483</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[1][B]</td>
<td>cpu_din_0_s17/I2</td>
</tr>
<tr>
<td>126.038</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s17/F</td>
</tr>
<tr>
<td>126.285</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>cpu_din_0_s12/I0</td>
</tr>
<tr>
<td>126.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s12/F</td>
</tr>
<tr>
<td>128.131</td>
<td>1.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>cpu_din_0_s6/I1</td>
</tr>
<tr>
<td>128.701</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s6/F</td>
</tr>
<tr>
<td>128.702</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[1][B]</td>
<td>cpu_din_0_s2/I0</td>
</tr>
<tr>
<td>129.164</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>129.166</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[1][A]</td>
<td>cpu_din_0_s1/I0</td>
</tr>
<tr>
<td>129.721</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>130.708</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>cpu1/u0/n1143_s0/I0</td>
</tr>
<tr>
<td>131.257</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1143_s0/F</td>
</tr>
<tr>
<td>131.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>cpu1/u0/IR_0_s0/CLK</td>
</tr>
<tr>
<td>120.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td>120.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.989</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.707, 46.952%; route: 5.086, 50.734%; tC2Q: 0.232, 2.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[0]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>61.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>uart0/ppi/row[0]_0_s1/G</td>
</tr>
<tr>
<td>61.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[0]_0_s1/Q</td>
</tr>
<tr>
<td>62.361</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>cpu_din_0_s34/I1</td>
</tr>
<tr>
<td>62.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s34/F</td>
</tr>
<tr>
<td>63.228</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>cpu_din_0_s26/I3</td>
</tr>
<tr>
<td>63.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s26/F</td>
</tr>
<tr>
<td>64.196</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>cpu_din_0_s22/I1</td>
</tr>
<tr>
<td>64.649</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s22/F</td>
</tr>
<tr>
<td>65.483</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[1][B]</td>
<td>cpu_din_0_s17/I2</td>
</tr>
<tr>
<td>66.038</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s17/F</td>
</tr>
<tr>
<td>66.285</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>cpu_din_0_s12/I0</td>
</tr>
<tr>
<td>66.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s12/F</td>
</tr>
<tr>
<td>68.131</td>
<td>1.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td>cpu_din_0_s6/I1</td>
</tr>
<tr>
<td>68.701</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s6/F</td>
</tr>
<tr>
<td>68.702</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[1][B]</td>
<td>cpu_din_0_s2/I0</td>
</tr>
<tr>
<td>69.164</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>69.166</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[1][A]</td>
<td>cpu_din_0_s1/I0</td>
</tr>
<tr>
<td>69.736</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>69.738</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu_din_0_s0/I2</td>
</tr>
<tr>
<td>70.109</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>70.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.185</td>
<td>60.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>60.447</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>60.412</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>60.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.971</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.544, 51.186%; route: 4.101, 46.200%; tC2Q: 0.232, 2.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>185.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[8]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/key_row[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row[3]</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0/Q</td>
</tr>
<tr>
<td>186.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>uart0/ppi/row[8]_6_s0/G</td>
</tr>
<tr>
<td>186.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" font-weight:bold;">uart0/ppi/row[8]_6_s0/Q</td>
</tr>
<tr>
<td>187.590</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][B]</td>
<td>cpu_din_6_s24/I0</td>
</tr>
<tr>
<td>188.052</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C23[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s24/F</td>
</tr>
<tr>
<td>188.053</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>cpu_din_6_s22/I0</td>
</tr>
<tr>
<td>188.608</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s22/F</td>
</tr>
<tr>
<td>189.264</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>cpu_din_6_s20/I2</td>
</tr>
<tr>
<td>189.781</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s20/F</td>
</tr>
<tr>
<td>190.542</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td>cpu_din_6_s17/I0</td>
</tr>
<tr>
<td>190.995</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s17/F</td>
</tr>
<tr>
<td>191.242</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[2][A]</td>
<td>cpu_din_6_s12/I2</td>
</tr>
<tr>
<td>191.812</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s12/F</td>
</tr>
<tr>
<td>191.813</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>cpu_din_6_s6/I1</td>
</tr>
<tr>
<td>192.275</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s6/F</td>
</tr>
<tr>
<td>192.277</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>cpu_din_6_s1/I2</td>
</tr>
<tr>
<td>192.648</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>194.072</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][A]</td>
<td>cpu1/u0/n1137_s0/I1</td>
</tr>
<tr>
<td>194.443</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1137_s0/F</td>
</tr>
<tr>
<td>194.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.428</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[1][A]</td>
<td>cpu1/u0/IR_6_s0/CLK</td>
</tr>
<tr>
<td>185.393</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td>185.358</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C10[1][A]</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.761, 47.943%; route: 3.852, 49.100%; tC2Q: 0.232, 2.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[0]_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>61.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>uart0/ppi/row[0]_4_s1/G</td>
</tr>
<tr>
<td>61.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[0]_4_s1/Q</td>
</tr>
<tr>
<td>62.269</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>cpu_din_4_s23/I1</td>
</tr>
<tr>
<td>62.818</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s23/F</td>
</tr>
<tr>
<td>62.819</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cpu_din_4_s21/I3</td>
</tr>
<tr>
<td>63.336</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s21/F</td>
</tr>
<tr>
<td>63.992</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>cpu_din_4_s20/I0</td>
</tr>
<tr>
<td>64.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s20/F</td>
</tr>
<tr>
<td>65.129</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td>cpu_din_4_s17/I0</td>
</tr>
<tr>
<td>65.500</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s17/F</td>
</tr>
<tr>
<td>65.504</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>cpu_din_4_s12/I2</td>
</tr>
<tr>
<td>65.957</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s12/F</td>
</tr>
<tr>
<td>66.354</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>cpu_din_4_s6/I1</td>
</tr>
<tr>
<td>66.903</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s6/F</td>
</tr>
<tr>
<td>67.076</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>cpu_din_4_s1/I2</td>
</tr>
<tr>
<td>67.631</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R33C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>68.740</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>69.310</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>69.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.185</td>
<td>60.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>60.447</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>60.412</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>60.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.971</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.017, 49.728%; route: 3.829, 47.400%; tC2Q: 0.232, 2.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[2]_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>61.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>uart0/ppi/row[2]_5_s1/G</td>
</tr>
<tr>
<td>61.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">uart0/ppi/row[2]_5_s1/Q</td>
</tr>
<tr>
<td>61.876</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>cpu_din_5_s24/I0</td>
</tr>
<tr>
<td>62.431</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s24/F</td>
</tr>
<tr>
<td>63.237</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>cpu_din_5_s22/I3</td>
</tr>
<tr>
<td>63.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s22/F</td>
</tr>
<tr>
<td>64.205</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>cpu_din_5_s20/I0</td>
</tr>
<tr>
<td>64.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s20/F</td>
</tr>
<tr>
<td>65.240</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[1][B]</td>
<td>cpu_din_5_s17/I0</td>
</tr>
<tr>
<td>65.757</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C23[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s17/F</td>
</tr>
<tr>
<td>66.154</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td>cpu_din_5_s12/I2</td>
</tr>
<tr>
<td>66.709</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s12/F</td>
</tr>
<tr>
<td>67.122</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td>cpu_din_5_s6/I1</td>
</tr>
<tr>
<td>67.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s6/F</td>
</tr>
<tr>
<td>67.497</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>cpu_din_5_s1/I2</td>
</tr>
<tr>
<td>67.868</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>68.828</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>69.290</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>69.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.185</td>
<td>60.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>60.447</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>60.412</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>60.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.971</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.903, 48.437%; route: 3.923, 48.683%; tC2Q: 0.232, 2.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>129.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[2]_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>121.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>uart0/ppi/row[2]_5_s1/G</td>
</tr>
<tr>
<td>121.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">uart0/ppi/row[2]_5_s1/Q</td>
</tr>
<tr>
<td>121.876</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>cpu_din_5_s24/I0</td>
</tr>
<tr>
<td>122.431</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s24/F</td>
</tr>
<tr>
<td>123.237</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>cpu_din_5_s22/I3</td>
</tr>
<tr>
<td>123.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s22/F</td>
</tr>
<tr>
<td>124.205</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>cpu_din_5_s20/I0</td>
</tr>
<tr>
<td>124.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s20/F</td>
</tr>
<tr>
<td>125.240</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[1][B]</td>
<td>cpu_din_5_s17/I0</td>
</tr>
<tr>
<td>125.757</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C23[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s17/F</td>
</tr>
<tr>
<td>126.154</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td>cpu_din_5_s12/I2</td>
</tr>
<tr>
<td>126.709</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s12/F</td>
</tr>
<tr>
<td>127.122</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td>cpu_din_5_s6/I1</td>
</tr>
<tr>
<td>127.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s6/F</td>
</tr>
<tr>
<td>127.497</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>cpu_din_5_s1/I2</td>
</tr>
<tr>
<td>127.868</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>128.828</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>cpu1/u0/n1138_s0/I1</td>
</tr>
<tr>
<td>129.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1138_s0/F</td>
</tr>
<tr>
<td>129.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>cpu1/u0/IR_5_s0/CLK</td>
</tr>
<tr>
<td>120.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td>120.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.989</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.011, 49.119%; route: 3.923, 48.039%; tC2Q: 0.232, 2.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>129.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[0]_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>121.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>uart0/ppi/row[0]_4_s1/G</td>
</tr>
<tr>
<td>121.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[0]_4_s1/Q</td>
</tr>
<tr>
<td>122.269</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>cpu_din_4_s23/I1</td>
</tr>
<tr>
<td>122.818</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s23/F</td>
</tr>
<tr>
<td>122.819</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>cpu_din_4_s21/I3</td>
</tr>
<tr>
<td>123.336</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s21/F</td>
</tr>
<tr>
<td>123.992</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>cpu_din_4_s20/I0</td>
</tr>
<tr>
<td>124.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s20/F</td>
</tr>
<tr>
<td>125.129</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td>cpu_din_4_s17/I0</td>
</tr>
<tr>
<td>125.500</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s17/F</td>
</tr>
<tr>
<td>125.504</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>cpu_din_4_s12/I2</td>
</tr>
<tr>
<td>125.957</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s12/F</td>
</tr>
<tr>
<td>126.354</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>cpu_din_4_s6/I1</td>
</tr>
<tr>
<td>126.903</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s6/F</td>
</tr>
<tr>
<td>127.076</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>cpu_din_4_s1/I2</td>
</tr>
<tr>
<td>127.631</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R33C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>128.861</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td>cpu1/u0/n1139_s0/I1</td>
</tr>
<tr>
<td>129.323</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1139_s0/F</td>
</tr>
<tr>
<td>129.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td>cpu1/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>120.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td>120.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C5[2][A]</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.989</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.909, 48.313%; route: 3.950, 48.820%; tC2Q: 0.232, 2.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>69.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[7]_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>61.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td>uart0/ppi/row[7]_6_s1/G</td>
</tr>
<tr>
<td>61.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[7]_6_s1/Q</td>
</tr>
<tr>
<td>61.860</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>cpu_din_6_s25/I2</td>
</tr>
<tr>
<td>62.415</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s25/F</td>
</tr>
<tr>
<td>63.313</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>cpu_din_6_s22/I1</td>
</tr>
<tr>
<td>63.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s22/F</td>
</tr>
<tr>
<td>64.340</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>cpu_din_6_s20/I2</td>
</tr>
<tr>
<td>64.857</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s20/F</td>
</tr>
<tr>
<td>65.618</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td>cpu_din_6_s17/I0</td>
</tr>
<tr>
<td>66.071</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s17/F</td>
</tr>
<tr>
<td>66.318</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[2][A]</td>
<td>cpu_din_6_s12/I2</td>
</tr>
<tr>
<td>66.888</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s12/F</td>
</tr>
<tr>
<td>66.889</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>cpu_din_6_s6/I1</td>
</tr>
<tr>
<td>67.351</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s6/F</td>
</tr>
<tr>
<td>67.353</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>cpu_din_6_s1/I2</td>
</tr>
<tr>
<td>67.724</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>68.760</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>69.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>69.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.185</td>
<td>60.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>60.447</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>60.412</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>60.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.971</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.670, 46.462%; route: 3.997, 50.601%; tC2Q: 0.232, 2.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[2]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>61.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>uart0/ppi/row[2]_7_s1/G</td>
</tr>
<tr>
<td>61.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[2]_7_s1/Q</td>
</tr>
<tr>
<td>61.876</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][B]</td>
<td>cpu_din_7_s44/I1</td>
</tr>
<tr>
<td>62.329</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s44/F</td>
</tr>
<tr>
<td>62.985</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>cpu_din_7_s41/I3</td>
</tr>
<tr>
<td>63.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s41/F</td>
</tr>
<tr>
<td>64.400</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td>cpu_din_7_s38/I0</td>
</tr>
<tr>
<td>64.853</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s38/F</td>
</tr>
<tr>
<td>65.461</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][A]</td>
<td>cpu_din_7_s29/I0</td>
</tr>
<tr>
<td>65.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s29/F</td>
</tr>
<tr>
<td>65.836</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>cpu_din_7_s16/I2</td>
</tr>
<tr>
<td>66.298</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s16/F</td>
</tr>
<tr>
<td>66.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_7_s6/I1</td>
</tr>
<tr>
<td>66.762</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s6/F</td>
</tr>
<tr>
<td>66.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>cpu_din_7_s1/I2</td>
</tr>
<tr>
<td>67.318</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>68.520</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>68.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>68.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.185</td>
<td>60.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>60.447</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>60.412</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>60.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.971</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.735, 48.193%; route: 3.783, 48.813%; tC2Q: 0.232, 2.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>129.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[2]_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>121.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>uart0/ppi/row[2]_2_s1/G</td>
</tr>
<tr>
<td>121.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[2]_2_s1/Q</td>
</tr>
<tr>
<td>121.860</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>cpu_din_2_s47/I1</td>
</tr>
<tr>
<td>122.415</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s47/F</td>
</tr>
<tr>
<td>123.071</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>cpu_din_2_s38/I3</td>
</tr>
<tr>
<td>123.626</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s38/F</td>
</tr>
<tr>
<td>124.067</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_din_2_s56/I0</td>
</tr>
<tr>
<td>124.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s56/F</td>
</tr>
<tr>
<td>124.442</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>cpu_din_2_s19/I2</td>
</tr>
<tr>
<td>124.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s19/F</td>
</tr>
<tr>
<td>124.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>cpu_din_2_s9/I2</td>
</tr>
<tr>
<td>125.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s9/F</td>
</tr>
<tr>
<td>126.226</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[2][B]</td>
<td>cpu_din_2_s3/I0</td>
</tr>
<tr>
<td>126.688</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>126.689</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[0][A]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>127.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>128.542</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/n1141_s0/I0</td>
</tr>
<tr>
<td>129.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1141_s0/F</td>
</tr>
<tr>
<td>129.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/IR_2_s0/CLK</td>
</tr>
<tr>
<td>120.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td>120.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.989</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.854, 48.911%; route: 3.794, 48.145%; tC2Q: 0.232, 2.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[2]_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>61.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>uart0/ppi/row[2]_3_s1/G</td>
</tr>
<tr>
<td>61.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">uart0/ppi/row[2]_3_s1/Q</td>
</tr>
<tr>
<td>61.876</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>cpu_din_3_s38/I0</td>
</tr>
<tr>
<td>62.329</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s38/F</td>
</tr>
<tr>
<td>62.576</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>cpu_din_3_s30/I3</td>
</tr>
<tr>
<td>63.131</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s30/F</td>
</tr>
<tr>
<td>63.528</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>cpu_din_3_s27/I1</td>
</tr>
<tr>
<td>63.899</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s27/F</td>
</tr>
<tr>
<td>64.854</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td>cpu_din_3_s23/I2</td>
</tr>
<tr>
<td>65.403</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s23/F</td>
</tr>
<tr>
<td>65.404</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>cpu_din_3_s17/I0</td>
</tr>
<tr>
<td>65.974</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s17/F</td>
</tr>
<tr>
<td>65.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][B]</td>
<td>cpu_din_3_s10/I0</td>
</tr>
<tr>
<td>66.525</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s10/F</td>
</tr>
<tr>
<td>66.526</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>cpu_din_3_s6/I0</td>
</tr>
<tr>
<td>67.075</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s6/F</td>
</tr>
<tr>
<td>67.247</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>cpu_din_3_s2/I0</td>
</tr>
<tr>
<td>67.700</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s2/F</td>
</tr>
<tr>
<td>68.361</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu_din_3_s0/I2</td>
</tr>
<tr>
<td>68.910</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>68.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.185</td>
<td>60.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>60.447</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>60.412</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>60.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.971</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.598, 59.886%; route: 2.848, 37.092%; tC2Q: 0.232, 3.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>185.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[8]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/key_row[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row[3]</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0/Q</td>
</tr>
<tr>
<td>186.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>uart0/ppi/row[8]_3_s0/G</td>
</tr>
<tr>
<td>186.830</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">uart0/ppi/row[8]_3_s0/Q</td>
</tr>
<tr>
<td>186.983</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>cpu_din_3_s39/I0</td>
</tr>
<tr>
<td>187.436</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s39/F</td>
</tr>
<tr>
<td>187.850</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][B]</td>
<td>cpu_din_3_s32/I3</td>
</tr>
<tr>
<td>188.221</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s32/F</td>
</tr>
<tr>
<td>188.391</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>cpu_din_3_s27/I3</td>
</tr>
<tr>
<td>188.844</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s27/F</td>
</tr>
<tr>
<td>189.799</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td>cpu_din_3_s23/I2</td>
</tr>
<tr>
<td>190.348</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s23/F</td>
</tr>
<tr>
<td>190.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>cpu_din_3_s17/I0</td>
</tr>
<tr>
<td>190.919</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s17/F</td>
</tr>
<tr>
<td>190.921</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][B]</td>
<td>cpu_din_3_s10/I0</td>
</tr>
<tr>
<td>191.470</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s10/F</td>
</tr>
<tr>
<td>191.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>cpu_din_3_s6/I0</td>
</tr>
<tr>
<td>192.020</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s6/F</td>
</tr>
<tr>
<td>192.193</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>cpu_din_3_s2/I0</td>
</tr>
<tr>
<td>192.646</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s2/F</td>
</tr>
<tr>
<td>193.168</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/n1140_s0/I0</td>
</tr>
<tr>
<td>193.738</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1140_s0/F</td>
</tr>
<tr>
<td>193.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>185.428</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/IR_3_s0/CLK</td>
</tr>
<tr>
<td>185.393</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td>185.358</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C20[2][B]</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.355</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.517, 63.267%; route: 2.391, 33.483%; tC2Q: 0.232, 3.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>128.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[2]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>121.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>uart0/ppi/row[2]_7_s1/G</td>
</tr>
<tr>
<td>121.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[2]_7_s1/Q</td>
</tr>
<tr>
<td>121.876</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][B]</td>
<td>cpu_din_7_s44/I1</td>
</tr>
<tr>
<td>122.329</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s44/F</td>
</tr>
<tr>
<td>122.985</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>cpu_din_7_s41/I3</td>
</tr>
<tr>
<td>123.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s41/F</td>
</tr>
<tr>
<td>124.400</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td>cpu_din_7_s38/I0</td>
</tr>
<tr>
<td>124.853</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s38/F</td>
</tr>
<tr>
<td>125.461</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][A]</td>
<td>cpu_din_7_s29/I0</td>
</tr>
<tr>
<td>125.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s29/F</td>
</tr>
<tr>
<td>125.836</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>cpu_din_7_s16/I2</td>
</tr>
<tr>
<td>126.298</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s16/F</td>
</tr>
<tr>
<td>126.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_7_s6/I1</td>
</tr>
<tr>
<td>126.762</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s6/F</td>
</tr>
<tr>
<td>126.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>cpu_din_7_s1/I2</td>
</tr>
<tr>
<td>127.318</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>128.548</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>cpu1/u0/n1136_s0/I0</td>
</tr>
<tr>
<td>128.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1136_s0/F</td>
</tr>
<tr>
<td>128.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>cpu1/u0/IR_7_s0/CLK</td>
</tr>
<tr>
<td>120.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td>120.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.989</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.644, 47.403%; route: 3.811, 49.579%; tC2Q: 0.232, 3.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>128.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[7]_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>121.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>uart0/ppi/row[7]_1_s1/G</td>
</tr>
<tr>
<td>121.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" font-weight:bold;">uart0/ppi/row[7]_1_s1/Q</td>
</tr>
<tr>
<td>122.147</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cpu_din_1_s34/I2</td>
</tr>
<tr>
<td>122.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s34/F</td>
</tr>
<tr>
<td>123.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td>cpu_din_1_s29/I2</td>
</tr>
<tr>
<td>123.583</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s29/F</td>
</tr>
<tr>
<td>123.584</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>cpu_din_1_s23/I2</td>
</tr>
<tr>
<td>124.037</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s23/F</td>
</tr>
<tr>
<td>124.721</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>cpu_din_1_s16/I1</td>
</tr>
<tr>
<td>125.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s16/F</td>
</tr>
<tr>
<td>125.588</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>cpu_din_1_s7/I2</td>
</tr>
<tr>
<td>126.041</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s7/F</td>
</tr>
<tr>
<td>126.559</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>cpu_din_1_s3/I0</td>
</tr>
<tr>
<td>127.108</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s3/F</td>
</tr>
<tr>
<td>127.109</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>cpu_din_1_s1/I1</td>
</tr>
<tr>
<td>127.480</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>128.544</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>cpu1/u0/n1142_s0/I0</td>
</tr>
<tr>
<td>128.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s0/F</td>
</tr>
<tr>
<td>128.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>cpu1/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>120.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td>120.544</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.989</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.673, 47.806%; route: 3.778, 49.175%; tC2Q: 0.232, 3.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[7]_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>61.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>uart0/ppi/row[7]_1_s1/G</td>
</tr>
<tr>
<td>61.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" font-weight:bold;">uart0/ppi/row[7]_1_s1/Q</td>
</tr>
<tr>
<td>62.147</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>cpu_din_1_s34/I2</td>
</tr>
<tr>
<td>62.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s34/F</td>
</tr>
<tr>
<td>63.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td>cpu_din_1_s29/I2</td>
</tr>
<tr>
<td>63.583</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s29/F</td>
</tr>
<tr>
<td>63.584</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>cpu_din_1_s23/I2</td>
</tr>
<tr>
<td>64.037</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s23/F</td>
</tr>
<tr>
<td>64.721</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>cpu_din_1_s16/I1</td>
</tr>
<tr>
<td>65.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s16/F</td>
</tr>
<tr>
<td>65.588</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td>cpu_din_1_s7/I2</td>
</tr>
<tr>
<td>66.041</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s7/F</td>
</tr>
<tr>
<td>66.559</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>cpu_din_1_s3/I0</td>
</tr>
<tr>
<td>67.108</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s3/F</td>
</tr>
<tr>
<td>67.109</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>cpu_din_1_s1/I1</td>
</tr>
<tr>
<td>67.480</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>68.168</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu_din_1_s0/I2</td>
</tr>
<tr>
<td>68.630</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>68.630</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.185</td>
<td>60.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>60.447</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>60.412</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>60.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.971</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.764, 50.876%; route: 3.402, 45.989%; tC2Q: 0.232, 3.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>68.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/row[2]_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>61.232</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>uart0/ppi/row[2]_2_s1/G</td>
</tr>
<tr>
<td>61.464</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[2]_2_s1/Q</td>
</tr>
<tr>
<td>61.860</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>cpu_din_2_s47/I1</td>
</tr>
<tr>
<td>62.415</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s47/F</td>
</tr>
<tr>
<td>63.071</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>cpu_din_2_s38/I3</td>
</tr>
<tr>
<td>63.626</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s38/F</td>
</tr>
<tr>
<td>64.067</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>cpu_din_2_s56/I0</td>
</tr>
<tr>
<td>64.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s56/F</td>
</tr>
<tr>
<td>64.442</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>cpu_din_2_s19/I2</td>
</tr>
<tr>
<td>64.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s19/F</td>
</tr>
<tr>
<td>64.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>cpu_din_2_s9/I2</td>
</tr>
<tr>
<td>65.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s9/F</td>
</tr>
<tr>
<td>66.226</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[2][B]</td>
<td>cpu_din_2_s3/I0</td>
</tr>
<tr>
<td>66.688</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>66.689</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[0][A]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>67.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>67.729</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>68.100</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>68.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.185</td>
<td>60.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>60.185</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>60.447</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>60.412</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>60.377</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.971</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.655, 53.218%; route: 2.981, 43.404%; tC2Q: 0.232, 3.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>32.330</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>32.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>33.857</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>34.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>34.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>35.169</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>35.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>35.897</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>36.144</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>36.597</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>37.618</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][A]</td>
<td>ppi_req_w_port_a_s5/I1</td>
</tr>
<tr>
<td>38.135</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C6[1][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s5/F</td>
</tr>
<tr>
<td>39.508</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>vdp4/n77_s3/I2</td>
</tr>
<tr>
<td>40.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>40.769</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>vdp_csw_n_s3/I1</td>
</tr>
<tr>
<td>41.339</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C30[0][B]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s3/F</td>
</tr>
<tr>
<td>41.341</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[3][A]</td>
<td>vdp4/io_state_r_s6/I3</td>
</tr>
<tr>
<td>41.911</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C30[3][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s6/F</td>
</tr>
<tr>
<td>41.913</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>vdp4/CpuDbo_7_s4/I0</td>
</tr>
<tr>
<td>42.375</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>42.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>vdp4/io_state_r_s5/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s5</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>vdp4/io_state_r_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.339, 37.197%; route: 6.754, 47.058%; tC2Q: 2.260, 15.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1004.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_col_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
</tr>
<tr>
<td>1002.785</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>uart0/n10_s2/I2</td>
</tr>
<tr>
<td>1003.355</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s2/F</td>
</tr>
<tr>
<td>1003.356</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][A]</td>
<td>uart0/n10_s1/I0</td>
</tr>
<tr>
<td>1003.818</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R22C24[3][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s1/F</td>
</tr>
<tr>
<td>1004.159</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">uart0/key_col_2_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>uart0/key_col_2_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_col_2_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>uart0/key_col_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 45.576%; route: 1.000, 44.179%; tC2Q: 0.232, 10.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1004.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_col_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
</tr>
<tr>
<td>1002.785</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>uart0/n10_s2/I2</td>
</tr>
<tr>
<td>1003.355</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s2/F</td>
</tr>
<tr>
<td>1003.356</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][A]</td>
<td>uart0/n10_s1/I0</td>
</tr>
<tr>
<td>1003.818</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R22C24[3][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s1/F</td>
</tr>
<tr>
<td>1004.159</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" font-weight:bold;">uart0/key_col_0_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td>uart0/key_col_0_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_col_0_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[2][B]</td>
<td>uart0/key_col_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 45.576%; route: 1.000, 44.179%; tC2Q: 0.232, 10.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1004.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_col_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
</tr>
<tr>
<td>1002.785</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>uart0/n10_s2/I2</td>
</tr>
<tr>
<td>1003.355</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s2/F</td>
</tr>
<tr>
<td>1003.356</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][A]</td>
<td>uart0/n10_s1/I0</td>
</tr>
<tr>
<td>1003.818</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R22C24[3][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s1/F</td>
</tr>
<tr>
<td>1004.159</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart0/key_col_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart0/key_col_1_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_col_1_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart0/key_col_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 45.576%; route: 1.000, 44.179%; tC2Q: 0.232, 10.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
</tr>
<tr>
<td>1002.785</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>uart0/n10_s2/I2</td>
</tr>
<tr>
<td>1003.355</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s2/F</td>
</tr>
<tr>
<td>1003.356</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][A]</td>
<td>uart0/n10_s1/I0</td>
</tr>
<tr>
<td>1003.818</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R22C24[3][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s1/F</td>
</tr>
<tr>
<td>1003.970</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">uart0/key_row_0_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>uart0/key_row_0_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_0_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>uart0/key_row_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 49.739%; route: 0.811, 39.079%; tC2Q: 0.232, 11.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
</tr>
<tr>
<td>1002.785</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>uart0/n10_s2/I2</td>
</tr>
<tr>
<td>1003.355</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s2/F</td>
</tr>
<tr>
<td>1003.356</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][A]</td>
<td>uart0/n10_s1/I0</td>
</tr>
<tr>
<td>1003.818</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R22C24[3][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s1/F</td>
</tr>
<tr>
<td>1003.970</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">uart0/key_row_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>uart0/key_row_1_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_1_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>uart0/key_row_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 49.739%; route: 0.811, 39.079%; tC2Q: 0.232, 11.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
</tr>
<tr>
<td>1002.785</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>uart0/n10_s2/I2</td>
</tr>
<tr>
<td>1003.355</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s2/F</td>
</tr>
<tr>
<td>1003.356</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][A]</td>
<td>uart0/n10_s1/I0</td>
</tr>
<tr>
<td>1003.818</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R22C24[3][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s1/F</td>
</tr>
<tr>
<td>1003.970</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" font-weight:bold;">uart0/key_row_2_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>uart0/key_row_2_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_2_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>uart0/key_row_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 49.739%; route: 0.811, 39.079%; tC2Q: 0.232, 11.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
</tr>
<tr>
<td>1002.785</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>uart0/n10_s2/I2</td>
</tr>
<tr>
<td>1003.355</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s2/F</td>
</tr>
<tr>
<td>1003.356</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[3][A]</td>
<td>uart0/n10_s1/I0</td>
</tr>
<tr>
<td>1003.818</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R22C24[3][A]</td>
<td style=" background: #97FFFF;">uart0/n10_s1/F</td>
</tr>
<tr>
<td>1003.970</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">uart0/key_row_3_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_3_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 49.739%; route: 0.811, 39.079%; tC2Q: 0.232, 11.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>uart0/uart_rx_inst1/rx_data_6_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_6_s0/Q</td>
</tr>
<tr>
<td>1002.376</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>uart0/n362_s3/I1</td>
</tr>
<tr>
<td>1002.838</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" background: #97FFFF;">uart0/n362_s3/F</td>
</tr>
<tr>
<td>1002.839</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>uart0/n362_s2/I3</td>
</tr>
<tr>
<td>1003.301</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">uart0/n362_s2/F</td>
</tr>
<tr>
<td>1003.304</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>uart0/n362_s1/I2</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">uart0/n362_s1/F</td>
</tr>
<tr>
<td>1003.910</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.386, 68.767%; route: 0.397, 19.722%; tC2Q: 0.232, 11.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path26</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/SHIFT_UP_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>uart0/uart_rx_inst1/rx_data_6_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_6_s0/Q</td>
</tr>
<tr>
<td>1002.376</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>uart0/n362_s3/I1</td>
</tr>
<tr>
<td>1002.838</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" background: #97FFFF;">uart0/n362_s3/F</td>
</tr>
<tr>
<td>1002.839</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>uart0/n362_s2/I3</td>
</tr>
<tr>
<td>1003.301</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">uart0/n362_s2/F</td>
</tr>
<tr>
<td>1003.304</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>uart0/n358_s1/I3</td>
</tr>
<tr>
<td>1003.766</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td style=" background: #97FFFF;">uart0/n358_s1/F</td>
</tr>
<tr>
<td>1003.910</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td style=" font-weight:bold;">uart0/SHIFT_UP_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>uart0/SHIFT_UP_s1/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/SHIFT_UP_s1</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>uart0/SHIFT_UP_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.386, 68.767%; route: 0.397, 19.722%; tC2Q: 0.232, 11.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path27</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][A]</td>
<td>megaram1/cart_ena_ff_s4/I2</td>
</tr>
<tr>
<td>12.485</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C21[0][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s4/F</td>
</tr>
<tr>
<td>12.630</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.544, 28.611%; route: 6.583, 53.144%; tC2Q: 2.260, 18.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path28</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>32.330</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>32.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>33.774</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>34.236</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>34.409</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>34.871</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>34.872</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>35.421</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>35.423</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>35.876</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>41.495</td>
<td>5.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>vdp4/CpuAdr_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 18.131%; route: 8.771, 65.095%; tC2Q: 2.260, 16.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path29</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_col_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>uart0/uart_rx_inst1/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_4_s0/Q</td>
</tr>
<tr>
<td>1003.306</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" font-weight:bold;">uart0/key_col_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td>uart0/key_col_0_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_col_0_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[2][B]</td>
<td>uart0/key_col_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.179, 83.557%; tC2Q: 0.232, 16.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path30</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>32.330</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>32.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>33.857</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>34.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>34.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>35.169</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>35.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>35.897</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>36.144</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>36.597</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>37.618</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][A]</td>
<td>ppi_req_w_port_a_s5/I1</td>
</tr>
<tr>
<td>38.135</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C6[1][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s5/F</td>
</tr>
<tr>
<td>39.508</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>vdp4/n77_s3/I2</td>
</tr>
<tr>
<td>40.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>40.769</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][B]</td>
<td>vdp_csw_n_s4/I1</td>
</tr>
<tr>
<td>41.231</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[3][B]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s4/F</td>
</tr>
<tr>
<td>41.375</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.199, 31.445%; route: 6.895, 51.631%; tC2Q: 2.260, 16.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path31</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>32.330</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>32.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>33.857</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>34.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>34.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>35.169</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>35.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>35.897</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>36.144</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>36.597</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>37.618</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][A]</td>
<td>ppi_req_w_port_a_s5/I1</td>
</tr>
<tr>
<td>38.135</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C6[1][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s5/F</td>
</tr>
<tr>
<td>39.508</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>vdp4/n77_s3/I2</td>
</tr>
<tr>
<td>40.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>40.769</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>vdp_csr_n_s5/I2</td>
</tr>
<tr>
<td>41.231</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s5/F</td>
</tr>
<tr>
<td>41.375</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.199, 31.445%; route: 6.895, 51.631%; tC2Q: 2.260, 16.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path32</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>uart0/uart_rx_inst1/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_2_s0/Q</td>
</tr>
<tr>
<td>1003.156</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" font-weight:bold;">uart0/key_row_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>uart0/key_row_2_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_2_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>uart0/key_row_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 81.603%; tC2Q: 0.232, 18.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path33</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>32.330</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>32.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>33.857</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>34.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>34.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>35.169</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>35.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>35.897</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>36.144</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>36.597</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>37.618</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][A]</td>
<td>ppi_req_w_port_a_s5/I1</td>
</tr>
<tr>
<td>38.135</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C6[1][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s5/F</td>
</tr>
<tr>
<td>39.508</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>vdp4/n77_s3/I2</td>
</tr>
<tr>
<td>40.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>40.607</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>vdp4/n78_s3/I2</td>
</tr>
<tr>
<td>41.156</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" background: #97FFFF;">vdp4/n78_s3/F</td>
</tr>
<tr>
<td>41.156</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.286, 32.630%; route: 6.589, 50.165%; tC2Q: 2.260, 17.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path34</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>32.330</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>32.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>33.857</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>34.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>34.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>35.169</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>35.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>35.897</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>36.144</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>36.597</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>37.618</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][A]</td>
<td>ppi_req_w_port_a_s5/I1</td>
</tr>
<tr>
<td>38.135</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C6[1][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s5/F</td>
</tr>
<tr>
<td>39.508</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>vdp4/n77_s3/I2</td>
</tr>
<tr>
<td>40.063</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>40.574</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>vdp4/n77_s2/I3</td>
</tr>
<tr>
<td>41.123</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s2/F</td>
</tr>
<tr>
<td>41.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.286, 32.712%; route: 6.556, 50.039%; tC2Q: 2.260, 17.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path35</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>xffl_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.171</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>6.542</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>6.546</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I1</td>
</tr>
<tr>
<td>6.917</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[3][A]</td>
<td>cpu1/u0/A_i_2_s8/I0</td>
</tr>
<tr>
<td>7.492</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s8/F</td>
</tr>
<tr>
<td>7.664</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>cpu1/u0/A_i_2_s7/I1</td>
</tr>
<tr>
<td>8.219</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>50</td>
<td>R41C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td>n663_s12/I1</td>
</tr>
<tr>
<td>9.907</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td style=" background: #97FFFF;">n663_s12/F</td>
</tr>
<tr>
<td>10.079</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[3][A]</td>
<td>n663_s9/I3</td>
</tr>
<tr>
<td>10.634</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R29C25[3][A]</td>
<td style=" background: #97FFFF;">n663_s9/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>n663_s13/I0</td>
</tr>
<tr>
<td>11.710</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td style=" background: #97FFFF;">n663_s13/F</td>
</tr>
<tr>
<td>11.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">xffl_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>xffl_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>xffl_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.058, 35.389%; route: 5.149, 44.902%; tC2Q: 2.260, 19.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path36</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>uart0/uart_rx_inst1/rx_data_3_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_3_s0/Q</td>
</tr>
<tr>
<td>1002.922</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">uart0/key_row_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_3_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 77.418%; tC2Q: 0.232, 22.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path37</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C24[0][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_0_s0/Q</td>
</tr>
<tr>
<td>1002.919</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">uart0/key_row_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>uart0/key_row_0_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_0_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>uart0/key_row_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 77.345%; tC2Q: 0.232, 22.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path38</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_col_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>uart0/uart_rx_inst1/rx_data_6_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_6_s0/Q</td>
</tr>
<tr>
<td>1002.913</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">uart0/key_col_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>uart0/key_col_2_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_col_2_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>uart0/key_col_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 77.218%; tC2Q: 0.232, 22.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path39</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_col_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>uart0/uart_rx_inst1/rx_data_5_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_5_s0/Q</td>
</tr>
<tr>
<td>1002.913</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart0/key_col_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart0/key_col_1_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_col_1_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart0/key_col_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 77.218%; tC2Q: 0.232, 22.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path40</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.540</td>
<td>1.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[1][B]</td>
<td>vdp4/dvi_g_6_s0/I2</td>
</tr>
<tr>
<td>1374.110</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C42[1][B]</td>
<td style=" background: #97FFFF;">vdp4/dvi_g_6_s0/F</td>
</tr>
<tr>
<td>1374.110</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_14_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_14_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C42[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 32.981%; route: 1.977, 59.980%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path41</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.540</td>
<td>1.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>vdp4/dvi_r_2_s1/I0</td>
</tr>
<tr>
<td>1374.110</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_2_s1/F</td>
</tr>
<tr>
<td>1374.110</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_18_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_18_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 32.981%; route: 1.977, 59.980%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path42</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td>uart0/uart_rx_inst1/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>1002.127</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C24[2][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_1_s0/Q</td>
</tr>
<tr>
<td>1002.657</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">uart0/key_row_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>uart0/key_row_1_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_1_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>uart0/key_row_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.531, 69.581%; tC2Q: 0.232, 30.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path43</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.555</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td>vdp4/dvi_b_6_s0/I2</td>
</tr>
<tr>
<td>1374.104</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_b_6_s0/F</td>
</tr>
<tr>
<td>1374.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_6_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_6_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 32.396%; route: 1.993, 60.553%; tC2Q: 0.232, 7.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path44</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.555</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>vdp4/dvi_g_3_s0/I2</td>
</tr>
<tr>
<td>1374.104</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">vdp4/dvi_g_3_s0/F</td>
</tr>
<tr>
<td>1374.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_11_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_11_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 32.396%; route: 1.993, 60.553%; tC2Q: 0.232, 7.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path45</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.555</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[0][A]</td>
<td>vdp4/dvi_g_4_s0/I2</td>
</tr>
<tr>
<td>1374.104</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C40[0][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_g_4_s0/F</td>
</tr>
<tr>
<td>1374.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_12_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_12_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 32.396%; route: 1.993, 60.553%; tC2Q: 0.232, 7.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path46</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.555</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[0][B]</td>
<td>vdp4/dvi_g_5_s0/I2</td>
</tr>
<tr>
<td>1374.104</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C40[0][B]</td>
<td style=" background: #97FFFF;">vdp4/dvi_g_5_s0/F</td>
</tr>
<tr>
<td>1374.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_13_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_13_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 32.396%; route: 1.993, 60.553%; tC2Q: 0.232, 7.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path47</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>1002.126</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
</tr>
<tr>
<td>1002.649</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">uart0/key_row_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>uart0/key_row_0_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_0_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>uart0/key_row_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 69.384%; tC2Q: 0.231, 30.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path48</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>1002.126</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
</tr>
<tr>
<td>1002.649</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">uart0/key_row_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>uart0/key_row_1_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_1_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>uart0/key_row_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 69.384%; tC2Q: 0.231, 30.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path49</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>1002.126</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
</tr>
<tr>
<td>1002.649</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" font-weight:bold;">uart0/key_row_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>uart0/key_row_2_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_2_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>uart0/key_row_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 69.384%; tC2Q: 0.231, 30.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path50</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_row_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>1002.126</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
</tr>
<tr>
<td>1002.649</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">uart0/key_row_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row_3_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 69.384%; tC2Q: 0.231, 30.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path51</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.524</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td>vdp4/dvi_r_4_s0/I2</td>
</tr>
<tr>
<td>1374.094</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_4_s0/F</td>
</tr>
<tr>
<td>1374.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_20_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_20_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 33.139%; route: 1.961, 59.788%; tC2Q: 0.232, 7.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path52</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.524</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td>vdp4/dvi_r_5_s0/I2</td>
</tr>
<tr>
<td>1374.094</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_5_s0/F</td>
</tr>
<tr>
<td>1374.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_21_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_21_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 33.139%; route: 1.961, 59.788%; tC2Q: 0.232, 7.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path53</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.540</td>
<td>1.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[0][A]</td>
<td>vdp4/dvi_b_2_s1/I0</td>
</tr>
<tr>
<td>1374.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C42[0][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_b_2_s1/F</td>
</tr>
<tr>
<td>1374.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_2_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_2_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C42[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 32.551%; route: 1.977, 60.364%; tC2Q: 0.232, 7.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path54</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.540</td>
<td>1.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[0][B]</td>
<td>vdp4/dvi_r_3_s0/I2</td>
</tr>
<tr>
<td>1374.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C42[0][B]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_3_s0/F</td>
</tr>
<tr>
<td>1374.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_19_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_19_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C42[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 32.551%; route: 1.977, 60.364%; tC2Q: 0.232, 7.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path55</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.516</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[1][B]</td>
<td>vdp4/dvi_b_3_s0/I2</td>
</tr>
<tr>
<td>1374.086</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C41[1][B]</td>
<td style=" background: #97FFFF;">vdp4/dvi_b_3_s0/F</td>
</tr>
<tr>
<td>1374.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C41[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C41[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_3_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_3_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C41[1][B]</td>
<td>vdp4/hdmi_ntsc/video_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 33.219%; route: 1.953, 59.692%; tC2Q: 0.232, 7.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path56</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.516</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[2][B]</td>
<td>vdp4/dvi_g_7_s2/I0</td>
</tr>
<tr>
<td>1374.086</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/dvi_g_7_s2/F</td>
</tr>
<tr>
<td>1374.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_15_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_15_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C43[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 33.219%; route: 1.953, 59.692%; tC2Q: 0.232, 7.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path57</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.524</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td>vdp4/dvi_b_4_s0/I2</td>
</tr>
<tr>
<td>1374.073</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td style=" background: #97FFFF;">vdp4/dvi_b_4_s0/F</td>
</tr>
<tr>
<td>1374.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_4_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_4_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C40[0][B]</td>
<td>vdp4/hdmi_ntsc/video_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 32.708%; route: 1.961, 60.173%; tC2Q: 0.232, 7.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path58</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1374.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.524</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>vdp4/dvi_b_5_s0/I2</td>
</tr>
<tr>
<td>1374.073</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_b_5_s0/F</td>
</tr>
<tr>
<td>1374.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_5_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_5_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>vdp4/hdmi_ntsc/video_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 32.708%; route: 1.961, 60.173%; tC2Q: 0.232, 7.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path59</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_col_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>1002.126</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
</tr>
<tr>
<td>1002.492</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">uart0/key_col_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>uart0/key_col_2_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_col_2_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>uart0/key_col_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 61.301%; tC2Q: 0.231, 38.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path60</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_col_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>1002.126</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
</tr>
<tr>
<td>1002.492</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" font-weight:bold;">uart0/key_col_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td>uart0/key_col_0_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_col_0_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[2][B]</td>
<td>uart0/key_col_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 61.301%; tC2Q: 0.231, 38.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path61</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/key_col_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.895</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>uart0/uart_rx_inst1/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>1002.126</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">uart0/uart_rx_inst1/rx_data_7_s0/Q</td>
</tr>
<tr>
<td>1002.492</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">uart0/key_col_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1000.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart0/key_col_1_s0/CLK</td>
</tr>
<tr>
<td>1000.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_col_1_s0</td>
</tr>
<tr>
<td>1000.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>uart0/key_col_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 61.301%; tC2Q: 0.231, 38.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path62</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1373.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.555</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td>vdp4/dvi_b_7_s2/I0</td>
</tr>
<tr>
<td>1373.926</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_b_7_s2/F</td>
</tr>
<tr>
<td>1373.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_7_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_7_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 28.530%; route: 1.993, 64.016%; tC2Q: 0.232, 7.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path63</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1373.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1373.555</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[2][B]</td>
<td>vdp4/dvi_g_2_s1/I0</td>
</tr>
<tr>
<td>1373.926</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C40[2][B]</td>
<td style=" background: #97FFFF;">vdp4/dvi_g_2_s1/F</td>
</tr>
<tr>
<td>1373.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_10_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_10_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C40[2][B]</td>
<td>vdp4/hdmi_ntsc/video_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 28.530%; route: 1.993, 64.016%; tC2Q: 0.232, 7.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path64</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1373.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1372.695</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>vdp4/dvi_r_6_s0/I2</td>
</tr>
<tr>
<td>1373.265</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s0/F</td>
</tr>
<tr>
<td>1373.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_22_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_22_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>vdp4/hdmi_ntsc/video_data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 44.350%; route: 1.132, 46.184%; tC2Q: 0.232, 9.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path65</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1373.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/SCANLINES_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/video_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/rx_data_valid_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/rx_data_valid_0</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C25[0][B]</td>
<td>uart0/uart_rx_inst1/rx_data_valid_s1/Q</td>
</tr>
<tr>
<td>1370.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>uart0/SCANLINES_s2/CLK</td>
</tr>
<tr>
<td>1371.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">uart0/SCANLINES_s2/Q</td>
</tr>
<tr>
<td>1371.760</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>vdp4/dvi_r_6_s3/I3</td>
</tr>
<tr>
<td>1372.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_6_s3/F</td>
</tr>
<tr>
<td>1372.695</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>vdp4/dvi_r_7_s2/I0</td>
</tr>
<tr>
<td>1373.265</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" background: #97FFFF;">vdp4/dvi_r_7_s2/F</td>
</tr>
<tr>
<td>1373.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/video_data_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1371.051</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1372.265</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_23_s0/CLK</td>
</tr>
<tr>
<td>1372.230</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/video_data_23_s0</td>
</tr>
<tr>
<td>1372.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>vdp4/hdmi_ntsc/video_data_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 44.350%; route: 1.132, 46.184%; tC2Q: 0.232, 9.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path66</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.481</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">bios1/mem_r_ADAREG_G[14]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.940, 18.949%; route: 6.038, 58.976%; tC2Q: 2.260, 22.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path67</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.829</td>
<td>2.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td>cpu1/u0/n1104_s3/I3</td>
</tr>
<tr>
<td>5.378</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s3/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[1][A]</td>
<td>cpu1/u0/n1104_s1/I1</td>
</tr>
<tr>
<td>5.896</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s1/F</td>
</tr>
<tr>
<td>6.752</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[1][B]</td>
<td>cpu1/u0/A_i_8_s9/I0</td>
</tr>
<tr>
<td>7.307</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s9/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>n654_s15/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">n654_s15/F</td>
</tr>
<tr>
<td>9.145</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>n654_s11/I2</td>
</tr>
<tr>
<td>9.715</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">n654_s11/F</td>
</tr>
<tr>
<td>9.717</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>n654_s8/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td style=" background: #97FFFF;">n654_s8/F</td>
</tr>
<tr>
<td>10.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">xffh_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>xffh_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.079, 31.275%; route: 4.506, 45.769%; tC2Q: 2.260, 22.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path68</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[1][B]</td>
<td>n968_s2/I0</td>
</tr>
<tr>
<td>8.316</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R32C20[1][B]</td>
<td style=" background: #97FFFF;">n968_s2/F</td>
</tr>
<tr>
<td>9.588</td>
<td>1.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>megaram1/n506_s4/I0</td>
</tr>
<tr>
<td>9.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n506_s4/F</td>
</tr>
<tr>
<td>9.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.229, 22.943%; route: 5.226, 53.795%; tC2Q: 2.260, 23.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path69</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>7.625</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C28[3][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_5_s3/I3</td>
</tr>
<tr>
<td>8.180</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C28[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>9.240</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.553, 35.448%; route: 4.417, 61.330%; tC2Q: 0.232, 3.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path70</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.924</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>scc1/n12_s11/I1</td>
</tr>
<tr>
<td>3.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s11/F</td>
</tr>
<tr>
<td>3.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td>scc1/n12_s12/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s12/F</td>
</tr>
<tr>
<td>3.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I2</td>
</tr>
<tr>
<td>4.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>5.340</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>5.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>6.328</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[3][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s4/I3</td>
</tr>
<tr>
<td>6.845</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R49C13[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>7.357</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C16[3][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s3/I3</td>
</tr>
<tr>
<td>7.728</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C16[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>9.120</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.653, 37.429%; route: 4.203, 59.298%; tC2Q: 0.232, 3.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path71</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>7.591</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s3/I3</td>
</tr>
<tr>
<td>8.108</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>9.091</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.515, 35.656%; route: 4.306, 61.055%; tC2Q: 0.232, 3.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path72</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>32.330</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>32.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>33.949</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[3][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>34.411</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>34.412</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][B]</td>
<td>cpu1/u0/A_i_1_s9/I1</td>
</tr>
<tr>
<td>34.961</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s9/F</td>
</tr>
<tr>
<td>35.133</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>35.682</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>35.684</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>36.137</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>61</td>
<td>R41C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>38.495</td>
<td>2.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>vdp4/CpuAdr_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.530, 24.155%; route: 5.684, 54.269%; tC2Q: 2.260, 21.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path73</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/Q</td>
</tr>
<tr>
<td>2.995</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>cpu_din_3_s3/I3</td>
</tr>
<tr>
<td>3.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>4.709</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>5.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>5.909</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>6.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[0][B]</td>
<td>memory_ctrl/n180_s13/I3</td>
</tr>
<tr>
<td>9.018</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][B]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C53[0][B]</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.992, 28.513%; route: 4.762, 68.166%; tC2Q: 0.232, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path74</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>7.281</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[3][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_4_s3/I2</td>
</tr>
<tr>
<td>7.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C29[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_4_s3/F</td>
</tr>
<tr>
<td>8.957</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.553, 36.897%; route: 4.134, 59.750%; tC2Q: 0.232, 3.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path75</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>7.281</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[1][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_3_s3/I2</td>
</tr>
<tr>
<td>7.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C29[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_3_s3/F</td>
</tr>
<tr>
<td>8.957</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.553, 36.897%; route: 4.134, 59.750%; tC2Q: 0.232, 3.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path76</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/Q</td>
</tr>
<tr>
<td>2.995</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>cpu_din_3_s3/I3</td>
</tr>
<tr>
<td>3.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>4.709</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>5.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>5.909</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>6.426</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/n181_s12/I3</td>
</tr>
<tr>
<td>8.931</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 27.612%; route: 4.762, 69.026%; tC2Q: 0.232, 3.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path77</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>7.469</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_7_s3/I3</td>
</tr>
<tr>
<td>7.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C28[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_7_s3/F</td>
</tr>
<tr>
<td>8.872</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.369, 34.663%; route: 4.233, 61.942%; tC2Q: 0.232, 3.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path78</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_1_s3/I2</td>
</tr>
<tr>
<td>7.766</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C29[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_1_s3/F</td>
</tr>
<tr>
<td>8.871</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 35.869%; route: 4.150, 60.736%; tC2Q: 0.232, 3.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path79</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C29[3][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_2_s3/I2</td>
</tr>
<tr>
<td>7.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C29[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_2_s3/F</td>
</tr>
<tr>
<td>8.862</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.515, 36.855%; route: 4.077, 59.745%; tC2Q: 0.232, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path80</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>7.313</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_0_s3/I2</td>
</tr>
<tr>
<td>7.766</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C29[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_0_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 36.673%; route: 4.000, 59.855%; tC2Q: 0.232, 3.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path81</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.924</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>scc1/n12_s11/I1</td>
</tr>
<tr>
<td>3.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s11/F</td>
</tr>
<tr>
<td>3.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td>scc1/n12_s12/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s12/F</td>
</tr>
<tr>
<td>3.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I2</td>
</tr>
<tr>
<td>4.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>5.340</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>5.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>6.621</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[1][B]</td>
<td>scc1/SccCh/w_wave_adr_0_s3/I2</td>
</tr>
<tr>
<td>7.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C17[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_0_s3/F</td>
</tr>
<tr>
<td>8.673</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 34.933%; route: 4.089, 61.573%; tC2Q: 0.232, 3.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path82</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.924</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>scc1/n12_s11/I1</td>
</tr>
<tr>
<td>3.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s11/F</td>
</tr>
<tr>
<td>3.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td>scc1/n12_s12/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s12/F</td>
</tr>
<tr>
<td>3.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I2</td>
</tr>
<tr>
<td>4.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>5.340</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>5.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>6.621</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[2][B]</td>
<td>scc1/SccCh/w_wave_adr_2_s3/I2</td>
</tr>
<tr>
<td>7.138</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C17[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_2_s3/F</td>
</tr>
<tr>
<td>8.635</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.282, 34.559%; route: 4.089, 61.928%; tC2Q: 0.232, 3.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path83</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.924</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>scc1/n12_s11/I1</td>
</tr>
<tr>
<td>3.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s11/F</td>
</tr>
<tr>
<td>3.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td>scc1/n12_s12/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s12/F</td>
</tr>
<tr>
<td>3.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I2</td>
</tr>
<tr>
<td>4.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>5.340</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>5.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>6.621</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[2][A]</td>
<td>scc1/SccCh/w_wave_adr_1_s3/I2</td>
</tr>
<tr>
<td>7.138</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C17[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_1_s3/F</td>
</tr>
<tr>
<td>8.635</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.282, 34.559%; route: 4.089, 61.928%; tC2Q: 0.232, 3.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path84</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.924</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>scc1/n12_s11/I1</td>
</tr>
<tr>
<td>3.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s11/F</td>
</tr>
<tr>
<td>3.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td>scc1/n12_s12/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s12/F</td>
</tr>
<tr>
<td>3.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I2</td>
</tr>
<tr>
<td>4.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>5.340</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>5.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>6.621</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[3][A]</td>
<td>scc1/SccCh/w_wave_adr_3_s3/I2</td>
</tr>
<tr>
<td>7.138</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C17[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_3_s3/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.282, 34.644%; route: 4.073, 61.834%; tC2Q: 0.232, 3.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path85</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>8.578</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 37.385%; route: 3.863, 59.067%; tC2Q: 0.232, 3.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path86</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.924</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>scc1/n12_s11/I1</td>
</tr>
<tr>
<td>3.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s11/F</td>
</tr>
<tr>
<td>3.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td>scc1/n12_s12/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s12/F</td>
</tr>
<tr>
<td>3.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I2</td>
</tr>
<tr>
<td>4.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>5.340</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>5.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>6.300</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[1][B]</td>
<td>scc1/SccCh/w_wave_adr_6_s3/I3</td>
</tr>
<tr>
<td>6.855</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C13[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>8.566</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 35.503%; route: 3.983, 60.947%; tC2Q: 0.232, 3.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path87</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/Q</td>
</tr>
<tr>
<td>2.995</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>cpu_din_3_s3/I3</td>
</tr>
<tr>
<td>3.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>4.559</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5/I0</td>
</tr>
<tr>
<td>5.129</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s5/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>memory_ctrl/enable_write_seq_1_s6/I3</td>
</tr>
<tr>
<td>5.503</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s6/F</td>
</tr>
<tr>
<td>8.016</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/n202_s12/I3</td>
</tr>
<tr>
<td>8.565</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 31.303%; route: 4.256, 65.146%; tC2Q: 0.232, 3.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path88</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/Q</td>
</tr>
<tr>
<td>2.995</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>cpu_din_3_s3/I3</td>
</tr>
<tr>
<td>3.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>4.559</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5/I0</td>
</tr>
<tr>
<td>5.129</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s5/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>memory_ctrl/enable_write_seq_1_s6/I3</td>
</tr>
<tr>
<td>5.503</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s6/F</td>
</tr>
<tr>
<td>8.016</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td>memory_ctrl/n201_s13/I3</td>
</tr>
<tr>
<td>8.565</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>8.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s7/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/enable_write_seq_1_s7</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C53[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 31.303%; route: 4.256, 65.146%; tC2Q: 0.232, 3.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path89</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.924</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>scc1/n12_s11/I1</td>
</tr>
<tr>
<td>3.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s11/F</td>
</tr>
<tr>
<td>3.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td>scc1/n12_s12/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s12/F</td>
</tr>
<tr>
<td>3.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I2</td>
</tr>
<tr>
<td>4.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>5.340</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>5.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[0][B]</td>
<td>scc1/SccCh/w_wave_adr_7_s3/I3</td>
</tr>
<tr>
<td>6.983</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C14[0][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s3/F</td>
</tr>
<tr>
<td>8.452</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.282, 35.545%; route: 3.906, 60.841%; tC2Q: 0.232, 3.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path90</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>8.323</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 38.899%; route: 3.609, 57.410%; tC2Q: 0.232, 3.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path91</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>8.323</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C22[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 38.899%; route: 3.609, 57.410%; tC2Q: 0.232, 3.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path92</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[1][A]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>7.736</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>8.315</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 35.412%; route: 3.823, 60.893%; tC2Q: 0.232, 3.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path93</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[1][A]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>7.736</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>8.315</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 35.412%; route: 3.823, 60.893%; tC2Q: 0.232, 3.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path94</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[1][A]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>7.736</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>8.239</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C20[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 35.849%; route: 3.746, 60.410%; tC2Q: 0.232, 3.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path95</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[1][A]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>7.736</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>8.239</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C20[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 35.849%; route: 3.746, 60.410%; tC2Q: 0.232, 3.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path96</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.473</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_2_s2/I2</td>
</tr>
<tr>
<td>6.028</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_2_s2/F</td>
</tr>
<tr>
<td>8.171</td>
<td>2.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 24.124%; route: 4.426, 72.097%; tC2Q: 0.232, 3.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path97</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[3][B]</td>
<td>megaram1/mega1/SccCh/n143_s1/I2</td>
</tr>
<tr>
<td>7.980</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n143_s1/F</td>
</tr>
<tr>
<td>8.166</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C21[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 39.894%; route: 3.452, 56.321%; tC2Q: 0.232, 3.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path98</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[3][B]</td>
<td>megaram1/mega1/SccCh/n143_s1/I2</td>
</tr>
<tr>
<td>7.980</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n143_s1/F</td>
</tr>
<tr>
<td>8.166</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C21[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 39.894%; route: 3.452, 56.321%; tC2Q: 0.232, 3.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path99</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>8.158</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C23[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 39.949%; route: 3.443, 56.260%; tC2Q: 0.232, 3.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path100</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>8.158</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C23[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 39.949%; route: 3.443, 56.260%; tC2Q: 0.232, 3.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path101</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>8.158</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C23[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 39.949%; route: 3.443, 56.260%; tC2Q: 0.232, 3.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path102</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>8.158</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C23[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 39.949%; route: 3.443, 56.260%; tC2Q: 0.232, 3.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path103</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>8.158</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C23[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 39.949%; route: 3.443, 56.260%; tC2Q: 0.232, 3.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path104</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[1][A]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>7.736</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>8.140</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C20[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C20[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C20[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 36.426%; route: 3.648, 59.772%; tC2Q: 0.232, 3.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path105</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[1][A]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>7.736</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>8.140</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C20[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 36.426%; route: 3.648, 59.772%; tC2Q: 0.232, 3.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path106</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[3][B]</td>
<td>megaram1/mega1/SccCh/n143_s1/I2</td>
</tr>
<tr>
<td>7.980</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n143_s1/F</td>
</tr>
<tr>
<td>8.126</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 40.161%; route: 3.411, 56.028%; tC2Q: 0.232, 3.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path107</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[3][B]</td>
<td>megaram1/mega1/SccCh/n143_s1/I2</td>
</tr>
<tr>
<td>7.980</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n143_s1/F</td>
</tr>
<tr>
<td>8.126</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C20[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 40.161%; route: 3.411, 56.028%; tC2Q: 0.232, 3.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path108</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[1][A]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>7.736</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>8.068</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 36.866%; route: 3.575, 59.286%; tC2Q: 0.232, 3.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path109</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[1][A]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>7.736</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>8.068</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C20[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 36.866%; route: 3.575, 59.286%; tC2Q: 0.232, 3.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path110</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>7.690</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>8.052</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.204%; route: 3.425, 56.939%; tC2Q: 0.232, 3.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path111</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>7.690</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>8.052</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.204%; route: 3.425, 56.939%; tC2Q: 0.232, 3.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path112</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>7.690</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>8.052</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.204%; route: 3.425, 56.939%; tC2Q: 0.232, 3.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path113</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>7.690</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>8.052</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.204%; route: 3.425, 56.939%; tC2Q: 0.232, 3.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path114</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C24[3][B]</td>
<td>megaram1/mega1/SccCh/n175_s2/I3</td>
</tr>
<tr>
<td>7.487</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n175_s2/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C24[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C24[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.085%; route: 3.539, 59.045%; tC2Q: 0.232, 3.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path115</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C24[3][B]</td>
<td>megaram1/mega1/SccCh/n175_s2/I3</td>
</tr>
<tr>
<td>7.487</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n175_s2/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C24[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C24[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C24[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.085%; route: 3.539, 59.045%; tC2Q: 0.232, 3.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path116</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C24[3][B]</td>
<td>megaram1/mega1/SccCh/n175_s2/I3</td>
</tr>
<tr>
<td>7.487</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n175_s2/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C24[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_b_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C24[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C24[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.085%; route: 3.539, 59.045%; tC2Q: 0.232, 3.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path117</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>7.690</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>8.020</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C25[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.413%; route: 3.393, 56.709%; tC2Q: 0.232, 3.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path118</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>7.622</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C20[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.551%; route: 3.372, 56.558%; tC2Q: 0.232, 3.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path119</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>7.622</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.551%; route: 3.372, 56.558%; tC2Q: 0.232, 3.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path120</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>7.622</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.551%; route: 3.372, 56.558%; tC2Q: 0.232, 3.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path121</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>7.622</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C20[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.551%; route: 3.372, 56.558%; tC2Q: 0.232, 3.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path122</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>7.622</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C20[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 39.551%; route: 3.372, 56.558%; tC2Q: 0.232, 3.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path123</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][B]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>7.999</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C24[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.289%; route: 3.507, 58.820%; tC2Q: 0.232, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path124</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][B]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>7.999</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C24[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.289%; route: 3.507, 58.820%; tC2Q: 0.232, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path125</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][B]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>7.999</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C24[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.289%; route: 3.507, 58.820%; tC2Q: 0.232, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path126</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][B]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>7.999</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C24[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C24[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.289%; route: 3.507, 58.820%; tC2Q: 0.232, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path127</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C2[2][A]</td>
<td>scc2/SccCh/w_wave_adr_6_s2/I3</td>
</tr>
<tr>
<td>5.747</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C2[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_6_s2/F</td>
</tr>
<tr>
<td>7.995</td>
<td>2.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>scc2/SccCh/wavemem/iadr_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 24.198%; route: 4.288, 71.912%; tC2Q: 0.232, 3.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path128</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][B]</td>
<td>megaram1/mega1/SccCh/n115_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C22[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n115_s1/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 41.244%; route: 3.251, 54.842%; tC2Q: 0.232, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path129</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][B]</td>
<td>megaram1/mega1/SccCh/n115_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C22[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n115_s1/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 41.244%; route: 3.251, 54.842%; tC2Q: 0.232, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path130</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][B]</td>
<td>megaram1/mega1/SccCh/n115_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C22[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n115_s1/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 41.244%; route: 3.251, 54.842%; tC2Q: 0.232, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path131</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][B]</td>
<td>megaram1/mega1/SccCh/n115_s1/I2</td>
</tr>
<tr>
<td>7.816</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C22[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n115_s1/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 41.244%; route: 3.251, 54.842%; tC2Q: 0.232, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path132</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.326</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_4_s2/I2</td>
</tr>
<tr>
<td>5.881</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_4_s2/F</td>
</tr>
<tr>
<td>7.943</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 25.054%; route: 4.198, 71.021%; tC2Q: 0.232, 3.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path133</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C25[0][B]</td>
<td>megaram1/mega1/SccCh/n101_s1/I2</td>
</tr>
<tr>
<td>7.487</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n101_s1/F</td>
</tr>
<tr>
<td>7.892</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C25[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.974%; route: 3.399, 58.063%; tC2Q: 0.232, 3.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path134</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C25[0][B]</td>
<td>megaram1/mega1/SccCh/n101_s1/I2</td>
</tr>
<tr>
<td>7.487</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n101_s1/F</td>
</tr>
<tr>
<td>7.892</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C25[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.974%; route: 3.399, 58.063%; tC2Q: 0.232, 3.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path135</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C25[0][B]</td>
<td>megaram1/mega1/SccCh/n101_s1/I2</td>
</tr>
<tr>
<td>7.487</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n101_s1/F</td>
</tr>
<tr>
<td>7.892</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C25[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.974%; route: 3.399, 58.063%; tC2Q: 0.232, 3.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path136</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C25[0][B]</td>
<td>megaram1/mega1/SccCh/n101_s1/I2</td>
</tr>
<tr>
<td>7.487</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n101_s1/F</td>
</tr>
<tr>
<td>7.892</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 37.974%; route: 3.399, 58.063%; tC2Q: 0.232, 3.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path137</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.473</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_2_s2/I2</td>
</tr>
<tr>
<td>6.028</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_2_s2/F</td>
</tr>
<tr>
<td>7.877</td>
<td>1.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 25.338%; route: 4.132, 70.692%; tC2Q: 0.232, 3.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path138</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C20[0][A]</td>
<td>megaram1/mega1/SccCh/n157_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C20[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C20[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 38.228%; route: 3.360, 57.783%; tC2Q: 0.232, 3.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path139</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C20[0][A]</td>
<td>megaram1/mega1/SccCh/n157_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C20[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C20[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 38.228%; route: 3.360, 57.783%; tC2Q: 0.232, 3.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path140</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C20[0][A]</td>
<td>megaram1/mega1/SccCh/n157_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C20[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 38.228%; route: 3.360, 57.783%; tC2Q: 0.232, 3.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path141</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C20[0][A]</td>
<td>megaram1/mega1/SccCh/n157_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C20[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>7.853</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C20[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 38.228%; route: 3.360, 57.783%; tC2Q: 0.232, 3.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path142</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.924</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>scc1/n12_s11/I1</td>
</tr>
<tr>
<td>3.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s11/F</td>
</tr>
<tr>
<td>3.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td>scc1/n12_s12/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s12/F</td>
</tr>
<tr>
<td>3.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I2</td>
</tr>
<tr>
<td>4.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>5.340</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>5.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>6.339</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td>scc1/SccCh/w_wave_adr_4_s3/I2</td>
</tr>
<tr>
<td>6.792</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C17[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_4_s3/F</td>
</tr>
<tr>
<td>7.852</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.218, 38.111%; route: 3.370, 57.903%; tC2Q: 0.232, 3.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path143</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>7.690</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>7.843</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 40.620%; route: 3.215, 55.383%; tC2Q: 0.232, 3.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path144</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>7.690</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>7.843</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 40.620%; route: 3.215, 55.383%; tC2Q: 0.232, 3.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path145</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C25[0][A]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>7.690</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>7.843</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C25[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C25[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 40.620%; route: 3.215, 55.383%; tC2Q: 0.232, 3.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path146</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_1_s2/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_1_s2/F</td>
</tr>
<tr>
<td>7.836</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>scc2/SccCh/wavemem/iadr_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 25.516%; route: 4.091, 70.487%; tC2Q: 0.232, 3.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path147</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][A]</td>
<td>megaram1/mega1/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>7.822</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C23[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C23[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C23[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 38.430%; route: 3.330, 57.559%; tC2Q: 0.232, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path148</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][A]</td>
<td>megaram1/mega1/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>7.822</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C22[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C22[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C22[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 38.430%; route: 3.330, 57.559%; tC2Q: 0.232, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path149</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>7.622</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>7.809</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C21[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C21[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C21[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 40.860%; route: 3.181, 55.120%; tC2Q: 0.232, 4.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path150</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C2[2][B]</td>
<td>scc2/SccCh/w_wave_adr_0_s2/I2</td>
</tr>
<tr>
<td>5.572</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C2[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_0_s2/F</td>
</tr>
<tr>
<td>7.787</td>
<td>2.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 25.071%; route: 4.081, 70.898%; tC2Q: 0.232, 4.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path151</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>7.622</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>7.774</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C21[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 41.109%; route: 3.146, 54.847%; tC2Q: 0.232, 4.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path152</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C21[0][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>7.622</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>7.774</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C21[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 41.109%; route: 3.146, 54.847%; tC2Q: 0.232, 4.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path153</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R34C2[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>6.500</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[0][B]</td>
<td>megaram1/ff_ram_ena_s6/I2</td>
</tr>
<tr>
<td>7.017</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C20[0][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s6/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>n478_s19/I1</td>
</tr>
<tr>
<td>8.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">n478_s19/F</td>
</tr>
<tr>
<td>8.263</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td>n478_s21/I2</td>
</tr>
<tr>
<td>8.634</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td style=" background: #97FFFF;">n478_s21/F</td>
</tr>
<tr>
<td>8.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td style=" font-weight:bold;">state_iso_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td>state_iso_1_s5/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C26[1][B]</td>
<td>state_iso_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 38.948%; route: 2.053, 54.855%; tC2Q: 0.232, 6.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path154</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C2[2][A]</td>
<td>scc2/SccCh/w_wave_adr_6_s2/I3</td>
</tr>
<tr>
<td>5.747</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C2[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_6_s2/F</td>
</tr>
<tr>
<td>7.762</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 25.182%; route: 4.055, 70.769%; tC2Q: 0.232, 4.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path155</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.242</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C3[3][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s2/I3</td>
</tr>
<tr>
<td>5.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C3[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s2/F</td>
</tr>
<tr>
<td>7.756</td>
<td>2.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 22.659%; route: 4.195, 73.288%; tC2Q: 0.232, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path156</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_7_s1/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][B]</td>
<td>memory_ctrl/sdram_address_7_s0/I1</td>
</tr>
<tr>
<td>3.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C41[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_7_s0/F</td>
</tr>
<tr>
<td>4.001</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C44[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n359_s15/I0</td>
</tr>
<tr>
<td>4.518</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C44[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s15/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I0</td>
</tr>
<tr>
<td>5.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>7.681</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.487, 25.705%; route: 4.066, 70.284%; tC2Q: 0.232, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path157</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.160</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C24[3][B]</td>
<td>megaram1/mega1/SccCh/n175_s2/I3</td>
</tr>
<tr>
<td>7.487</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n175_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C25[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_b_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 39.443%; route: 3.181, 56.440%; tC2Q: 0.232, 4.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path158</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.242</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C3[0][A]</td>
<td>scc2/SccCh/w_wave_adr_3_s2/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C3[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_3_s2/F</td>
</tr>
<tr>
<td>7.672</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 24.449%; route: 4.029, 71.438%; tC2Q: 0.232, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path159</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][B]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C24[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 39.649%; route: 3.152, 56.213%; tC2Q: 0.232, 4.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path160</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][B]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C24[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 39.649%; route: 3.152, 56.213%; tC2Q: 0.232, 4.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path161</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][B]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C24[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 39.649%; route: 3.152, 56.213%; tC2Q: 0.232, 4.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path162</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][B]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>7.644</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C24[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 39.649%; route: 3.152, 56.213%; tC2Q: 0.232, 4.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path163</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][A]</td>
<td>megaram1/mega1/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C24[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 39.690%; route: 3.146, 56.167%; tC2Q: 0.232, 4.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path164</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.166</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C24[3][A]</td>
<td>megaram1/mega1/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>7.493</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>7.638</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C24[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 39.690%; route: 3.146, 56.167%; tC2Q: 0.232, 4.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path165</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.304</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_1_s2/I2</td>
</tr>
<tr>
<td>5.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_1_s2/F</td>
</tr>
<tr>
<td>7.631</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 26.449%; route: 3.886, 69.407%; tC2Q: 0.232, 4.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path166</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.242</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C3[0][A]</td>
<td>scc2/SccCh/w_wave_adr_3_s2/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C3[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_3_s2/F</td>
</tr>
<tr>
<td>7.617</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 24.690%; route: 3.974, 71.156%; tC2Q: 0.232, 4.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path167</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.242</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C3[2][A]</td>
<td>scc2/SccCh/w_wave_adr_7_s2/I3</td>
</tr>
<tr>
<td>5.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C3[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_7_s2/F</td>
</tr>
<tr>
<td>7.590</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td>scc2/SccCh/wavemem/iadr_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[0][B]</td>
<td>scc2/SccCh/wavemem/iadr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 23.336%; route: 4.029, 72.490%; tC2Q: 0.232, 4.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path168</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.326</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_4_s2/I2</td>
</tr>
<tr>
<td>5.881</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_4_s2/F</td>
</tr>
<tr>
<td>7.581</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 26.688%; route: 3.836, 69.131%; tC2Q: 0.232, 4.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path169</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C2[2][B]</td>
<td>scc2/SccCh/w_wave_adr_0_s2/I2</td>
</tr>
<tr>
<td>5.572</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C2[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_0_s2/F</td>
</tr>
<tr>
<td>7.445</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 26.659%; route: 3.738, 69.055%; tC2Q: 0.232, 4.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path170</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.242</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C3[2][A]</td>
<td>scc2/SccCh/w_wave_adr_7_s2/I3</td>
</tr>
<tr>
<td>5.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C3[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_7_s2/F</td>
</tr>
<tr>
<td>7.385</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 24.230%; route: 3.824, 71.436%; tC2Q: 0.232, 4.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path171</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.242</td>
<td>0.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C3[3][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s2/I3</td>
</tr>
<tr>
<td>5.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C3[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s2/F</td>
</tr>
<tr>
<td>7.385</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 24.230%; route: 3.824, 71.436%; tC2Q: 0.232, 4.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path172</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.172</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C22[1][A]</td>
<td>megaram1/mega1/SccCh/n187_s2/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C22[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n187_s2/F</td>
</tr>
<tr>
<td>7.288</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C25[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_e_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C25[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 38.343%; route: 3.005, 57.237%; tC2Q: 0.232, 4.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path173</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[2][A]</td>
<td>megaram1/mega1/WavReq_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[0][B]</td>
<td>megaram1/mega1/n4_s0/I1</td>
</tr>
<tr>
<td>6.539</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C20[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n4_s0/F</td>
</tr>
<tr>
<td>7.263</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 38.524%; route: 2.980, 57.036%; tC2Q: 0.232, 4.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path174</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.172</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C22[1][A]</td>
<td>megaram1/mega1/SccCh/n187_s2/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C22[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n187_s2/F</td>
</tr>
<tr>
<td>7.244</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_e_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C23[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 38.667%; route: 2.961, 56.876%; tC2Q: 0.232, 4.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path175</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>memory_ctrl/sdram_address_0_s0/I0</td>
</tr>
<tr>
<td>3.236</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C43[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>3.640</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.011</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C43[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n386_s5/I1</td>
</tr>
<tr>
<td>5.370</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n386_s5/F</td>
</tr>
<tr>
<td>7.242</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 25.793%; route: 3.735, 69.868%; tC2Q: 0.232, 4.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path176</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>0.889</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s3/I3</td>
</tr>
<tr>
<td>1.459</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s3/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s2/I0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s2/F</td>
</tr>
<tr>
<td>2.032</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I2</td>
</tr>
<tr>
<td>2.485</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R3C36[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>2.907</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I2</td>
</tr>
<tr>
<td>3.278</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R2C35[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>3.717</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I1</td>
</tr>
<tr>
<td>4.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C34[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>4.493</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[3][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.010</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C35[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>5.688</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/I2</td>
</tr>
<tr>
<td>6.237</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/F</td>
</tr>
<tr>
<td>7.241</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.401, 48.605%; route: 3.364, 48.079%; tC2Q: 0.232, 3.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path177</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.172</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C22[1][A]</td>
<td>megaram1/mega1/SccCh/n187_s2/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C22[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n187_s2/F</td>
</tr>
<tr>
<td>7.104</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_e_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C23[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 39.734%; route: 2.821, 55.687%; tC2Q: 0.232, 4.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path178</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.220</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C22[1][B]</td>
<td>megaram1/mega1/SccCh/n183_s2/I2</td>
</tr>
<tr>
<td>6.547</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C22[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n183_s2/F</td>
</tr>
<tr>
<td>7.091</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C25[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C25[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.770, 35.024%; route: 3.052, 60.385%; tC2Q: 0.232, 4.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path179</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C24[0][A]</td>
<td>megaram1/mega1/SccCh/n191_s2/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R52C24[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>7.076</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C26[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C26[2][B]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C26[2][B]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 37.809%; route: 2.901, 57.587%; tC2Q: 0.232, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path180</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C24[0][A]</td>
<td>megaram1/mega1/SccCh/n191_s2/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R52C24[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>7.076</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C26[0][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C26[0][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 37.809%; route: 2.901, 57.587%; tC2Q: 0.232, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path181</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C24[0][A]</td>
<td>megaram1/mega1/SccCh/n191_s2/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R52C24[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>7.076</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C26[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C26[2][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C26[2][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 37.809%; route: 2.901, 57.587%; tC2Q: 0.232, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path182</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C24[1][B]</td>
<td>megaram1/mega1/SccCh/n171_s2/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>7.075</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C23[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 37.816%; route: 2.900, 57.578%; tC2Q: 0.232, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path183</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C24[1][B]</td>
<td>megaram1/mega1/SccCh/n171_s2/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>7.075</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C23[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 37.816%; route: 2.900, 57.578%; tC2Q: 0.232, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path184</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C24[0][A]</td>
<td>megaram1/mega1/SccCh/n191_s2/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R52C24[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>7.072</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C25[0][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C25[0][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 37.836%; route: 2.898, 57.556%; tC2Q: 0.232, 4.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path185</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C24[0][A]</td>
<td>megaram1/mega1/SccCh/n191_s2/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R52C24[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>7.072</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C25[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C25[0][B]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C25[0][B]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 37.836%; route: 2.898, 57.556%; tC2Q: 0.232, 4.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path186</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.172</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C22[1][A]</td>
<td>megaram1/mega1/SccCh/n187_s2/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C22[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n187_s2/F</td>
</tr>
<tr>
<td>7.072</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_e_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C22[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 39.982%; route: 2.790, 55.410%; tC2Q: 0.232, 4.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path187</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.220</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C22[1][B]</td>
<td>megaram1/mega1/SccCh/n183_s2/I2</td>
</tr>
<tr>
<td>6.547</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C22[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n183_s2/F</td>
</tr>
<tr>
<td>7.050</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_d_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[0][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C23[0][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.770, 35.309%; route: 3.011, 60.062%; tC2Q: 0.232, 4.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path188</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C24[1][B]</td>
<td>megaram1/mega1/SccCh/n171_s2/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>7.047</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C25[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C25[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 38.030%; route: 2.872, 57.339%; tC2Q: 0.232, 4.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path189</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C24[1][B]</td>
<td>megaram1/mega1/SccCh/n171_s2/I2</td>
</tr>
<tr>
<td>6.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>7.047</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C24[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C24[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C24[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 38.030%; route: 2.872, 57.339%; tC2Q: 0.232, 4.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path190</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>opll/u_mmr/u_reg/ks_II_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll/u_eg/step_III_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>opll/u_mmr/u_reg/ks_II_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C17[2][A]</td>
<td style=" font-weight:bold;">opll/u_mmr/u_reg/ks_II_s0/Q</td>
</tr>
<tr>
<td>1.786</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td>opll/u_eg/u_comb/u_step/n12_s/I0</td>
</tr>
<tr>
<td>2.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[3][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n12_s/F</td>
</tr>
<tr>
<td>2.554</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][A]</td>
<td>opll/u_eg/u_comb/u_step/n20_s/I1</td>
</tr>
<tr>
<td>2.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C3[0][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n20_s/COUT</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C3[0][B]</td>
<td>opll/u_eg/u_comb/u_step/n19_s/CIN</td>
</tr>
<tr>
<td>3.395</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C3[0][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n19_s/SUM</td>
</tr>
<tr>
<td>4.335</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][B]</td>
<td>opll/u_eg/u_comb/u_step/rate_5_s4/I0</td>
</tr>
<tr>
<td>4.884</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C10[3][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/rate_5_s4/F</td>
</tr>
<tr>
<td>5.060</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>opll/u_eg/u_comb/u_step/rate_5_s3/I1</td>
</tr>
<tr>
<td>5.431</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/rate_5_s3/F</td>
</tr>
<tr>
<td>5.688</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][B]</td>
<td>opll/u_eg/u_comb/u_step/step_s7/I0</td>
</tr>
<tr>
<td>6.141</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C11[1][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/step_s7/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>opll/u_eg/u_comb/u_step/step_s1/I3</td>
</tr>
<tr>
<td>6.728</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/step_s1/F</td>
</tr>
<tr>
<td>7.056</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">opll/u_eg/step_III_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>opll/u_eg/step_III_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>opll/u_eg/step_III_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.155, 46.309%; route: 3.426, 50.286%; tC2Q: 0.232, 3.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path191</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_5_s1/Q</td>
</tr>
<tr>
<td>2.734</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>memory_ctrl/sdram_address_5_s0/I0</td>
</tr>
<tr>
<td>3.187</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_5_s0/F</td>
</tr>
<tr>
<td>3.875</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s15/I0</td>
</tr>
<tr>
<td>4.424</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s15/F</td>
</tr>
<tr>
<td>4.597</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I1</td>
</tr>
<tr>
<td>5.114</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>6.986</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.519, 29.839%; route: 3.340, 65.604%; tC2Q: 0.232, 4.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path192</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>memory_ctrl/sdram_address_0_s0/I0</td>
</tr>
<tr>
<td>3.236</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C43[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>3.640</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.011</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C43[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n390_s5/I1</td>
</tr>
<tr>
<td>5.370</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n390_s5/F</td>
</tr>
<tr>
<td>6.971</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 27.169%; route: 3.465, 68.260%; tC2Q: 0.232, 4.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path193</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>3.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>4.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[1][B]</td>
<td>scc2/SccCh/wavemem/blkram_s3/I1</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C5[1][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/wavemem/blkram_s3/F</td>
</tr>
<tr>
<td>6.911</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.381</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.388, 28.445%; route: 3.260, 66.800%; tC2Q: 0.232, 4.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path194</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R4C10[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.516</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.747</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.158</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>141.713</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.148</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>142.610</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>142.784</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.333</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>143.507</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>144.077</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>144.080</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[2][B]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>144.533</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>144.780</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>psg1/n1369_s4/I0</td>
</tr>
<tr>
<td>145.297</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>145.826</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.106, 58.483%; route: 1.973, 37.149%; tC2Q: 0.232, 4.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path195</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R4C10[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.516</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.747</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.158</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>141.713</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.148</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>142.610</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C19[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>142.784</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.333</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>143.507</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>144.077</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>144.080</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[2][B]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>144.533</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>144.780</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>psg1/n1369_s4/I0</td>
</tr>
<tr>
<td>145.297</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>145.826</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.106, 58.483%; route: 1.973, 37.149%; tC2Q: 0.232, 4.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path196</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_8_s1/Q</td>
</tr>
<tr>
<td>2.645</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>memory_ctrl/sdram_address_8_s0/I1</td>
</tr>
<tr>
<td>3.016</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C40[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_8_s0/F</td>
</tr>
<tr>
<td>3.462</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s16/I0</td>
</tr>
<tr>
<td>3.915</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s16/F</td>
</tr>
<tr>
<td>4.433</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s14/I2</td>
</tr>
<tr>
<td>4.950</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s14/F</td>
</tr>
<tr>
<td>6.912</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 26.735%; route: 3.443, 68.640%; tC2Q: 0.232, 4.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path197</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R34C2[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>6.500</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[0][B]</td>
<td>megaram1/ff_ram_ena_s6/I2</td>
</tr>
<tr>
<td>7.017</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C20[0][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s6/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>n479_s16/I2</td>
</tr>
<tr>
<td>8.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" background: #97FFFF;">n479_s16/F</td>
</tr>
<tr>
<td>8.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" font-weight:bold;">state_iso_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>state_iso_0_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>state_iso_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 33.672%; route: 1.909, 59.142%; tC2Q: 0.232, 7.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path198</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C3[0][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R33C3[0][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>6.340</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>megaram1/n51_s2/I1</td>
</tr>
<tr>
<td>6.711</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C23[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n51_s2/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>n469_s9/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">n469_s9/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td style=" font-weight:bold;">ex_bus_rd_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>ex_bus_rd_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 30.845%; route: 1.878, 61.551%; tC2Q: 0.232, 7.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path199</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C3[0][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R33C3[0][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>6.340</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>megaram1/n51_s2/I1</td>
</tr>
<tr>
<td>6.711</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C23[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n51_s2/F</td>
</tr>
<tr>
<td>7.760</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.931%; route: 2.266, 78.983%; tC2Q: 0.232, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path200</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R34C2[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>6.539</td>
<td>1.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td>n471_s7/I2</td>
</tr>
<tr>
<td>7.001</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" background: #97FFFF;">n471_s7/F</td>
</tr>
<tr>
<td>7.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" font-weight:bold;">ex_bus_wr_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td>ex_bus_wr_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C27[0][A]</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 21.901%; route: 1.416, 67.101%; tC2Q: 0.232, 10.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R42C43[2][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[2][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I3</td>
</tr>
<tr>
<td>0.292</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C43[2][A]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>0.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[2][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[2][A]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C43[2][A]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 99.164%; route: 0.000, 0.000%; tC2Q: 0.002, 0.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/n2766_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/ppi/row[8]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/key_row[3]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>5.011</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" font-weight:bold;">uart0/ppi/n2766_s3/I3</td>
</tr>
<tr>
<td>5.301</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">uart0/ppi/n2766_s3/F</td>
</tr>
<tr>
<td>5.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" font-weight:bold;">uart0/ppi/row[8]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row[3]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0/Q</td>
</tr>
<tr>
<td>6.088</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td>uart0/ppi/row[8]_0_s0/G</td>
</tr>
<tr>
<td>6.123</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/row[8]_0_s0</td>
</tr>
<tr>
<td>6.134</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[0][B]</td>
<td>uart0/ppi/row[8]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 96.501%; route: 0.000, 0.000%; tC2Q: 0.011, 3.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.088, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/ppi/n2740_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/ppi/row[8]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uart0/ppi/n99_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uart0/key_row[3]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/n99_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>72</td>
<td>R21C22[3][A]</td>
<td>uart0/ppi/n99_s0/F</td>
</tr>
<tr>
<td>5.011</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" font-weight:bold;">uart0/ppi/n2740_s3/I3</td>
</tr>
<tr>
<td>5.301</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" background: #97FFFF;">uart0/ppi/n2740_s3/F</td>
</tr>
<tr>
<td>5.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td style=" font-weight:bold;">uart0/ppi/row[8]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uart0/key_row[3]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>R22C24[0][A]</td>
<td>uart0/key_row_3_s0/Q</td>
</tr>
<tr>
<td>6.088</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>uart0/ppi/row[8]_1_s0/G</td>
</tr>
<tr>
<td>6.123</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/ppi/row[8]_1_s0</td>
</tr>
<tr>
<td>6.134</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>uart0/ppi/row[8]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 96.501%; route: 0.000, 0.000%; tC2Q: 0.011, 3.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.088, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>config1_ff_6_s0/CLK</td>
</tr>
<tr>
<td>278.163</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">config1_ff_6_s0/Q</td>
</tr>
<tr>
<td>278.523</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.225</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>279.260</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td>279.271</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][B]</td>
<td>config1_ff_7_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C25[1][B]</td>
<td style=" font-weight:bold;">config1_ff_7_s0/Q</td>
</tr>
<tr>
<td>278.291</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>n2122_s0/I0</td>
</tr>
<tr>
<td>278.581</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td style=" background: #97FFFF;">n2122_s0/F</td>
</tr>
<tr>
<td>278.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.225</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>279.260</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td>279.271</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.816%; route: 0.127, 20.574%; tC2Q: 0.202, 32.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_megaram0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][B]</td>
<td>config1_ff_7_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C25[1][B]</td>
<td style=" font-weight:bold;">config1_ff_7_s0/Q</td>
</tr>
<tr>
<td>278.291</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][B]</td>
<td>n2119_s0/I1</td>
</tr>
<tr>
<td>278.581</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C25[0][B]</td>
<td style=" background: #97FFFF;">n2119_s0/F</td>
</tr>
<tr>
<td>278.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.225</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][B]</td>
<td>config_enable_megaram0_s1/G</td>
</tr>
<tr>
<td>279.260</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_megaram0_s1</td>
</tr>
<tr>
<td>279.271</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C25[0][B]</td>
<td>config_enable_megaram0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.816%; route: 0.127, 20.574%; tC2Q: 0.202, 32.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>config1_ff_5_s0/CLK</td>
</tr>
<tr>
<td>278.163</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">config1_ff_5_s0/Q</td>
</tr>
<tr>
<td>278.293</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>n2116_s0/I0</td>
</tr>
<tr>
<td>278.637</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" background: #97FFFF;">n2116_s0/F</td>
</tr>
<tr>
<td>278.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.220</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>279.255</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td>279.266</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>config_enable_mapper123_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.946%; route: 0.130, 19.286%; tC2Q: 0.201, 29.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>config1_ff_5_s0/CLK</td>
</tr>
<tr>
<td>278.163</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">config1_ff_5_s0/Q</td>
</tr>
<tr>
<td>278.293</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>n2113_s0/I1</td>
</tr>
<tr>
<td>278.637</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">n2113_s0/F</td>
</tr>
<tr>
<td>278.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.220</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>279.255</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td>279.266</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>config_enable_mapper0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.946%; route: 0.130, 19.286%; tC2Q: 0.201, 29.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][B]</td>
<td>config1_ff_7_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C25[1][B]</td>
<td style=" font-weight:bold;">config1_ff_7_s0/Q</td>
</tr>
<tr>
<td>278.660</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.220</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>279.255</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td>279.266</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>config_megaram_slot_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td>config1_ff_1_s1/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C21[1][B]</td>
<td style=" font-weight:bold;">config1_ff_1_s1/Q</td>
</tr>
<tr>
<td>278.808</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.220</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>279.255</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td>279.266</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 76.141%; tC2Q: 0.202, 23.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_mapper_slot_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>config1_ff_5_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">config1_ff_5_s0/Q</td>
</tr>
<tr>
<td>278.826</td>
<td>0.662</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[1][A]</td>
<td style=" font-weight:bold;">config_mapper_slot_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.220</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[1][A]</td>
<td>config_mapper_slot_1_s1/G</td>
</tr>
<tr>
<td>279.255</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_mapper_slot_1_s1</td>
</tr>
<tr>
<td>279.266</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C21[1][A]</td>
<td>config_mapper_slot_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.662, 76.627%; tC2Q: 0.202, 23.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[1][B]</td>
<td>config1_ff_2_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C21[1][B]</td>
<td style=" font-weight:bold;">config1_ff_2_s0/Q</td>
</tr>
<tr>
<td>278.837</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.220</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>279.255</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td>279.266</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 76.917%; tC2Q: 0.202, 23.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_mapper_slot_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[1][A]</td>
<td>config1_ff_4_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C21[1][A]</td>
<td style=" font-weight:bold;">config1_ff_4_s0/Q</td>
</tr>
<tr>
<td>278.937</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[1][B]</td>
<td style=" font-weight:bold;">config_mapper_slot_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.220</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[1][B]</td>
<td>config_mapper_slot_0_s1/G</td>
</tr>
<tr>
<td>279.255</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_mapper_slot_0_s1</td>
</tr>
<tr>
<td>279.266</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C21[1][B]</td>
<td>config_mapper_slot_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.773, 79.283%; tC2Q: 0.202, 20.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>audio_sample_6_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">audio_sample_6_s0/Q</td>
</tr>
<tr>
<td>38.308</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 81.411%; tC2Q: 0.202, 18.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>audio_sample_5_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">audio_sample_5_s0/Q</td>
</tr>
<tr>
<td>38.308</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 81.411%; tC2Q: 0.202, 18.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>audio_sample_4_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" font-weight:bold;">audio_sample_4_s0/Q</td>
</tr>
<tr>
<td>38.308</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 81.411%; tC2Q: 0.202, 18.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>audio_sample_7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" font-weight:bold;">audio_sample_7_s0/Q</td>
</tr>
<tr>
<td>38.403</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.979, 82.902%; tC2Q: 0.202, 17.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td>audio_sample_0_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C21[2][B]</td>
<td style=" font-weight:bold;">audio_sample_0_s0/Q</td>
</tr>
<tr>
<td>38.403</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C48</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.979, 82.902%; tC2Q: 0.202, 17.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>audio_sample_15_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" font-weight:bold;">audio_sample_15_s0/Q</td>
</tr>
<tr>
<td>38.430</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C50</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.007, 83.287%; tC2Q: 0.202, 16.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td>audio_sample_13_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" font-weight:bold;">audio_sample_13_s0/Q</td>
</tr>
<tr>
<td>38.430</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C50</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.007, 83.287%; tC2Q: 0.202, 16.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td>audio_sample_11_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" font-weight:bold;">audio_sample_11_s0/Q</td>
</tr>
<tr>
<td>38.430</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C49</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.007, 83.287%; tC2Q: 0.202, 16.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>audio_sample_9_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">audio_sample_9_s0/Q</td>
</tr>
<tr>
<td>38.430</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C49</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.007, 83.287%; tC2Q: 0.202, 16.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>audio_sample_3_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" font-weight:bold;">audio_sample_3_s0/Q</td>
</tr>
<tr>
<td>38.430</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C48</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.007, 83.287%; tC2Q: 0.202, 16.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>audio_sample_1_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">audio_sample_1_s0/Q</td>
</tr>
<tr>
<td>38.430</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C48</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.007, 83.287%; tC2Q: 0.202, 16.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>audio_sample_14_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" font-weight:bold;">audio_sample_14_s0/Q</td>
</tr>
<tr>
<td>38.445</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C50</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 83.494%; tC2Q: 0.202, 16.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>143.018</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.443%; route: 1.329, 32.180%; tC2Q: 2.245, 54.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>143.018</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.443%; route: 1.329, 32.180%; tC2Q: 2.245, 54.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>143.018</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.443%; route: 1.329, 32.180%; tC2Q: 2.245, 54.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.912</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>419.467</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.796</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.443%; route: 1.329, 32.180%; tC2Q: 2.245, 54.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.912</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>419.467</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.796</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.443%; route: 1.329, 32.180%; tC2Q: 2.245, 54.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.912</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>419.467</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.796</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.443%; route: 1.329, 32.180%; tC2Q: 2.245, 54.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 90.227%; tC2Q: 0.232, 9.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[2][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[2][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C2[2][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 90.227%; tC2Q: 0.232, 9.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.142, 90.227%; tC2Q: 0.232, 9.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.353</td>
<td>1.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C3[0][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C3[0][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C3[0][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.878, 89.003%; tC2Q: 0.232, 10.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.203</td>
<td>1.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C2[1][A]</td>
<td style=" font-weight:bold;">cpu1/MReq_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C2[1][A]</td>
<td>cpu1/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C2[1][A]</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.728, 88.163%; tC2Q: 0.232, 11.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>reset3_n_ff_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">reset3_n_ff_s0/Q</td>
</tr>
<tr>
<td>3.429</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C3[3][A]</td>
<td>cpu1/n119_s1/I1</td>
</tr>
<tr>
<td>3.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C3[3][A]</td>
<td style=" background: #97FFFF;">cpu1/n119_s1/F</td>
</tr>
<tr>
<td>4.100</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.451%; route: 1.456, 66.026%; tC2Q: 0.232, 10.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/add_816_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>megaram1/mega1/SccCh/add_816_s3/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
<tr>
<td>148.312</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/add_816_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/add_816_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[0][A]</td>
<td>scc2/SccCh/add_816_s3/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/add_816_s3</td>
</tr>
<tr>
<td>148.312</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[0][A]</td>
<td>scc2/SccCh/add_816_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/add_816_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/add_816_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>scc1/SccCh/add_816_s3/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/add_816_s3</td>
</tr>
<tr>
<td>148.312</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>scc1/SccCh/add_816_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[2][A]</td>
<td>megaram1/ff_memreg[3]_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[2][A]</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[2][B]</td>
<td>megaram1/ff_memreg[3]_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[2][B]</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>megaram1/ff_memreg[3]_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[2][A]</td>
<td>megaram1/ff_memreg[3]_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C23[2][A]</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.134</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>141.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>142.851</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>megaram1/ff_memreg[3]_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.006%; route: 1.163, 29.338%; tC2Q: 2.245, 56.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1809.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.802</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1808.357</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1809.686</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.443%; route: 1.329, 32.180%; tC2Q: 2.245, 54.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1809.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.802</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1808.357</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1809.686</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.443%; route: 1.329, 32.180%; tC2Q: 2.245, 54.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1809.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.802</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1808.357</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1809.686</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.443%; route: 1.329, 32.180%; tC2Q: 2.245, 54.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>38.281</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>n114_s1/I0</td>
</tr>
<tr>
<td>38.516</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">n114_s1/F</td>
</tr>
<tr>
<td>38.644</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">rst_seq_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>rst_seq_0_s3/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>rst_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.515%; route: 0.986, 69.288%; tC2Q: 0.202, 14.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_seq_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>38.281</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>n114_s1/I0</td>
</tr>
<tr>
<td>38.516</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">n114_s1/F</td>
</tr>
<tr>
<td>38.771</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td style=" font-weight:bold;">rst_seq_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>rst_seq_1_s1/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_seq_1_s1</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>rst_seq_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.162%; route: 1.113, 71.804%; tC2Q: 0.202, 13.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>38.281</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>n114_s1/I0</td>
</tr>
<tr>
<td>38.516</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">n114_s1/F</td>
</tr>
<tr>
<td>38.771</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">reset3_n_ff_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>reset3_n_ff_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>reset3_n_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.162%; route: 1.113, 71.804%; tC2Q: 0.202, 13.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.094</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.485</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.340</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.259%; route: 0.856, 33.398%; tC2Q: 1.316, 51.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.094</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.485</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.340</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.259%; route: 0.856, 33.398%; tC2Q: 1.316, 51.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.094</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.485</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.340</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.259%; route: 0.856, 33.398%; tC2Q: 1.316, 51.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.562</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.259%; route: 0.856, 33.398%; tC2Q: 1.316, 51.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.562</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.259%; route: 0.856, 33.398%; tC2Q: 1.316, 51.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.562</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.259%; route: 0.856, 33.398%; tC2Q: 1.316, 51.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R4C10[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.032</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.032, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.562</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.259%; route: 0.856, 33.398%; tC2Q: 1.316, 51.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.562</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.259%; route: 0.856, 33.398%; tC2Q: 1.316, 51.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.562</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.259%; route: 0.856, 33.398%; tC2Q: 1.316, 51.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/bit_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/bit_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>uart0/uart_tx_inst0/bit_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/bit_cnt_0_s3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>uart0/uart_tx_inst0/bit_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/bit_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/bit_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>uart0/uart_tx_inst0/bit_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/bit_cnt_1_s3</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>uart0/uart_tx_inst0/bit_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>uart0/uart_tx_inst0/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/bit_cnt_2_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>uart0/uart_tx_inst0/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>uart0/uart_tx_inst0/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/tx_data_ready_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>uart0/uart_tx_inst0/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td>uart0/uart_tx_inst0/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/state_0_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29[2][A]</td>
<td>uart0/uart_tx_inst0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>uart0/uart_tx_inst0/state_2_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/state_2_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>uart0/uart_tx_inst0/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>uart0/uart_tx_inst0/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/tx_reg_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT27[B]</td>
<td>uart0/uart_tx_inst0/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][B]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/cycle_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][B]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/cycle_cnt_0_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C29[1][B]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/cycle_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/cycle_cnt_1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/cycle_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/cycle_cnt_2_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/cycle_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/cycle_cnt_3_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n57_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/uart_tx_inst0/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">n57_s2/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1528</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>2.425</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">uart0/uart_tx_inst0/cycle_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart0/uart_tx_inst0/cycle_cnt_4_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>uart0/uart_tx_inst0/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 16.123%; route: 0.719, 29.631%; tC2Q: 1.316, 54.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/u0/BusB_0_s29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/u0/BusB_0_s29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/u0/BusB_0_s29/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/noise_gen_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/noise_gen_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/noise_gen_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_slot_cnt/slot_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_slot_cnt/slot_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_slot_cnt/slot_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_fnum[4]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_inst[2]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_inst[2]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_inst[2]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[3]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[3]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[3]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/rhy_csr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/rhy_csr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/rhy_csr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_lfo/cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_lfo/cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_lfo/cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_lfo/cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_lfo/cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_lfo/cnt_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2753</td>
<td>clk_108m</td>
<td>-3.512</td>
<td>0.261</td>
</tr>
<tr>
<td>2609</td>
<td>ex_clk_27m_d</td>
<td>-3.415</td>
<td>1.621</td>
</tr>
<tr>
<td>1528</td>
<td>n57_6</td>
<td>5.461</td>
<td>1.163</td>
</tr>
<tr>
<td>979</td>
<td>reset_w</td>
<td>-0.432</td>
<td>1.329</td>
</tr>
<tr>
<td>494</td>
<td>cenop_Z</td>
<td>6.362</td>
<td>2.662</td>
</tr>
<tr>
<td>297</td>
<td>clk_enable_3m6</td>
<td>6.430</td>
<td>4.070</td>
</tr>
<tr>
<td>274</td>
<td>Reset_s</td>
<td>2.617</td>
<td>2.570</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.281</td>
<td>2.140</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.692</td>
<td>1.242</td>
</tr>
<tr>
<td>128</td>
<td>n4054_5</td>
<td>4.034</td>
<td>1.333</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R40C33</td>
<td>93.06%</td>
</tr>
<tr>
<td>R11C34</td>
<td>91.67%</td>
</tr>
<tr>
<td>R33C10</td>
<td>90.28%</td>
</tr>
<tr>
<td>R47C49</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C24</td>
<td>90.28%</td>
</tr>
<tr>
<td>R40C51</td>
<td>90.28%</td>
</tr>
<tr>
<td>R36C13</td>
<td>88.89%</td>
</tr>
<tr>
<td>R30C18</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C37</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C47</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>ppi_req_w_port_a_s8/I3</td>
</tr>
<tr>
<td>10.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s8/F</td>
</tr>
<tr>
<td>12.447</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[2][A]</td>
<td>cpu_din_7_s37/I0</td>
</tr>
<tr>
<td>12.818</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R36C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s37/F</td>
</tr>
<tr>
<td>13.770</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>cpu_din_4_s20/I3</td>
</tr>
<tr>
<td>14.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s20/F</td>
</tr>
<tr>
<td>14.825</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td>cpu_din_4_s17/I0</td>
</tr>
<tr>
<td>15.196</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s17/F</td>
</tr>
<tr>
<td>15.200</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>cpu_din_4_s12/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s12/F</td>
</tr>
<tr>
<td>16.050</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>cpu_din_4_s6/I1</td>
</tr>
<tr>
<td>16.599</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s6/F</td>
</tr>
<tr>
<td>16.772</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>cpu_din_4_s1/I2</td>
</tr>
<tr>
<td>17.327</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R33C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>18.436</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>19.006</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>19.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.460, 34.430%; route: 10.043, 53.525%; tC2Q: 2.260, 12.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>ppi_req_w_port_a_s8/I3</td>
</tr>
<tr>
<td>10.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s8/F</td>
</tr>
<tr>
<td>12.447</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[2][A]</td>
<td>cpu_din_7_s37/I0</td>
</tr>
<tr>
<td>12.818</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R36C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s37/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>cpu_din_6_s20/I3</td>
</tr>
<tr>
<td>14.175</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s20/F</td>
</tr>
<tr>
<td>14.936</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td>cpu_din_6_s17/I0</td>
</tr>
<tr>
<td>15.389</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s17/F</td>
</tr>
<tr>
<td>15.636</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[2][A]</td>
<td>cpu_din_6_s12/I2</td>
</tr>
<tr>
<td>16.206</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s12/F</td>
</tr>
<tr>
<td>16.207</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>cpu_din_6_s6/I1</td>
</tr>
<tr>
<td>16.669</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s6/F</td>
</tr>
<tr>
<td>16.671</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>cpu_din_6_s1/I2</td>
</tr>
<tr>
<td>17.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>18.078</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>18.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.373, 35.006%; route: 9.572, 52.579%; tC2Q: 2.260, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>ppi_req_w_port_a_s8/I3</td>
</tr>
<tr>
<td>10.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s8/F</td>
</tr>
<tr>
<td>12.447</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[2][A]</td>
<td>cpu_din_7_s37/I0</td>
</tr>
<tr>
<td>12.818</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R36C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s37/F</td>
</tr>
<tr>
<td>13.262</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[3][B]</td>
<td>cpu_din_3_s47/I0</td>
</tr>
<tr>
<td>13.633</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s47/F</td>
</tr>
<tr>
<td>14.038</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][B]</td>
<td>cpu_din_3_s18/I3</td>
</tr>
<tr>
<td>14.555</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s18/F</td>
</tr>
<tr>
<td>15.360</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[3][B]</td>
<td>cpu_din_3_s10/I1</td>
</tr>
<tr>
<td>15.930</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s10/F</td>
</tr>
<tr>
<td>15.932</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>cpu_din_3_s6/I0</td>
</tr>
<tr>
<td>16.481</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s6/F</td>
</tr>
<tr>
<td>16.653</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>cpu_din_3_s2/I0</td>
</tr>
<tr>
<td>17.106</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s2/F</td>
</tr>
<tr>
<td>17.766</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu_din_3_s0/I2</td>
</tr>
<tr>
<td>18.315</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>18.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.600, 36.520%; route: 9.212, 50.974%; tC2Q: 2.260, 12.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>ppi_req_w_port_a_s8/I3</td>
</tr>
<tr>
<td>10.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s8/F</td>
</tr>
<tr>
<td>12.447</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[2][A]</td>
<td>cpu_din_7_s37/I0</td>
</tr>
<tr>
<td>12.818</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R36C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s37/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>cpu_din_5_s20/I3</td>
</tr>
<tr>
<td>13.743</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s20/F</td>
</tr>
<tr>
<td>14.261</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[1][B]</td>
<td>cpu_din_5_s17/I0</td>
</tr>
<tr>
<td>14.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C23[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s17/F</td>
</tr>
<tr>
<td>15.175</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td>cpu_din_5_s12/I2</td>
</tr>
<tr>
<td>15.730</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s12/F</td>
</tr>
<tr>
<td>16.143</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td>cpu_din_5_s6/I1</td>
</tr>
<tr>
<td>16.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s6/F</td>
</tr>
<tr>
<td>16.518</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>cpu_din_5_s1/I2</td>
</tr>
<tr>
<td>16.889</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>17.848</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>18.310</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>18.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.238, 34.527%; route: 9.569, 52.964%; tC2Q: 2.260, 12.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>9.840</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][A]</td>
<td>ppi_req_w_port_a_s5/I1</td>
</tr>
<tr>
<td>10.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C6[1][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s5/F</td>
</tr>
<tr>
<td>11.868</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C23[0][A]</td>
<td>rtc1/n156_s3/I2</td>
</tr>
<tr>
<td>12.239</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R47C23[0][A]</td>
<td style=" background: #97FFFF;">rtc1/n156_s3/F</td>
</tr>
<tr>
<td>13.134</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[2][A]</td>
<td>ex_bus_rd_n_d_s3/I1</td>
</tr>
<tr>
<td>13.505</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R40C26[2][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s3/F</td>
</tr>
<tr>
<td>14.162</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[0][B]</td>
<td>cpu_din_1_s19/I3</td>
</tr>
<tr>
<td>14.717</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s19/F</td>
</tr>
<tr>
<td>14.968</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td>cpu_din_1_s11/I3</td>
</tr>
<tr>
<td>15.538</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s11/F</td>
</tr>
<tr>
<td>15.540</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>cpu_din_1_s5/I0</td>
</tr>
<tr>
<td>16.095</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s5/F</td>
</tr>
<tr>
<td>16.508</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>cpu_din_1_s1/I3</td>
</tr>
<tr>
<td>17.025</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>17.713</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu_din_1_s0/I2</td>
</tr>
<tr>
<td>18.175</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>18.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.583, 36.711%; route: 9.089, 50.686%; tC2Q: 2.260, 12.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>68.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.706</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.467</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[2][A]</td>
<td>cpu1/u0/n1481_s5/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s5/F</td>
</tr>
<tr>
<td>18.943</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>cpu1/u0/n1481_s2/I0</td>
</tr>
<tr>
<td>19.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C4[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s2/F</td>
</tr>
<tr>
<td>19.713</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td>cpu1/u0/n1473_s5/I1</td>
</tr>
<tr>
<td>20.283</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s5/F</td>
</tr>
<tr>
<td>20.284</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>cpu1/u0/n1473_s4/I1</td>
</tr>
<tr>
<td>20.839</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s4/F</td>
</tr>
<tr>
<td>22.088</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>cpu1/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>22.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>22.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td>cpu1/u0/RegDIH_4_s1/I1</td>
</tr>
<tr>
<td>23.386</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>23.783</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][B]</td>
<td>cpu1/u0/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>24.338</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>24.755</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C11</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.365, 42.284%; route: 11.887, 48.496%; tC2Q: 2.260, 9.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>68.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.706</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.467</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[2][A]</td>
<td>cpu1/u0/n1481_s5/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s5/F</td>
</tr>
<tr>
<td>18.943</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>cpu1/u0/n1481_s2/I0</td>
</tr>
<tr>
<td>19.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C4[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s2/F</td>
</tr>
<tr>
<td>19.713</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td>cpu1/u0/n1473_s5/I1</td>
</tr>
<tr>
<td>20.283</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s5/F</td>
</tr>
<tr>
<td>20.284</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>cpu1/u0/n1473_s4/I1</td>
</tr>
<tr>
<td>20.839</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s4/F</td>
</tr>
<tr>
<td>22.088</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>cpu1/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>22.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>22.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td>cpu1/u0/RegDIH_4_s1/I1</td>
</tr>
<tr>
<td>23.386</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>23.783</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][B]</td>
<td>cpu1/u0/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>24.338</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>24.755</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C12</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.365, 42.284%; route: 11.887, 48.496%; tC2Q: 2.260, 9.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>68.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.706</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.467</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[2][A]</td>
<td>cpu1/u0/n1481_s5/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s5/F</td>
</tr>
<tr>
<td>18.943</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>cpu1/u0/n1481_s2/I0</td>
</tr>
<tr>
<td>19.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C4[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s2/F</td>
</tr>
<tr>
<td>19.713</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td>cpu1/u0/n1473_s5/I1</td>
</tr>
<tr>
<td>20.283</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s5/F</td>
</tr>
<tr>
<td>20.284</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>cpu1/u0/n1473_s4/I1</td>
</tr>
<tr>
<td>20.839</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s4/F</td>
</tr>
<tr>
<td>22.088</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>cpu1/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>22.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>22.831</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td>cpu1/u0/RegDIH_4_s1/I1</td>
</tr>
<tr>
<td>23.386</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>23.783</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][B]</td>
<td>cpu1/u0/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>24.353</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>24.355</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.380, 43.047%; route: 11.472, 47.580%; tC2Q: 2.260, 9.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>68.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.706</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.467</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[2][A]</td>
<td>cpu1/u0/n1481_s5/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s5/F</td>
</tr>
<tr>
<td>18.943</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>cpu1/u0/n1481_s2/I0</td>
</tr>
<tr>
<td>19.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C4[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s2/F</td>
</tr>
<tr>
<td>19.713</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td>cpu1/u0/n1473_s5/I1</td>
</tr>
<tr>
<td>20.283</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s5/F</td>
</tr>
<tr>
<td>20.284</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>cpu1/u0/n1473_s4/I1</td>
</tr>
<tr>
<td>20.839</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s4/F</td>
</tr>
<tr>
<td>21.841</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C9[3][A]</td>
<td>cpu1/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>22.303</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>22.475</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C9[3][B]</td>
<td>cpu1/u0/RegDIL_4_s1/I1</td>
</tr>
<tr>
<td>22.846</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>22.850</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[3][A]</td>
<td>cpu1/u0/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>23.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>24.037</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C13</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.035, 42.174%; route: 11.499, 48.328%; tC2Q: 2.260, 9.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.706</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.467</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[2][A]</td>
<td>cpu1/u0/n1481_s5/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s5/F</td>
</tr>
<tr>
<td>18.943</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>cpu1/u0/n1481_s2/I0</td>
</tr>
<tr>
<td>19.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C4[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s2/F</td>
</tr>
<tr>
<td>19.713</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td>cpu1/u0/n1473_s5/I1</td>
</tr>
<tr>
<td>20.283</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s5/F</td>
</tr>
<tr>
<td>20.284</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>cpu1/u0/n1473_s4/I1</td>
</tr>
<tr>
<td>20.839</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s4/F</td>
</tr>
<tr>
<td>21.841</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C9[3][A]</td>
<td>cpu1/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>22.303</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>22.475</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C9[3][B]</td>
<td>cpu1/u0/RegDIL_4_s1/I1</td>
</tr>
<tr>
<td>22.846</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>22.850</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[3][A]</td>
<td>cpu1/u0/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>23.399</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>23.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.067, 43.143%; route: 11.007, 47.171%; tC2Q: 2.260, 9.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/ACC_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.706</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.467</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[2][A]</td>
<td>cpu1/u0/n1481_s5/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s5/F</td>
</tr>
<tr>
<td>18.943</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>cpu1/u0/n1481_s2/I0</td>
</tr>
<tr>
<td>19.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C4[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s2/F</td>
</tr>
<tr>
<td>19.713</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td>cpu1/u0/n1473_s5/I1</td>
</tr>
<tr>
<td>20.283</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s5/F</td>
</tr>
<tr>
<td>20.284</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>cpu1/u0/n1473_s4/I1</td>
</tr>
<tr>
<td>20.839</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s4/F</td>
</tr>
<tr>
<td>22.431</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>cpu1/u0/n1473_s3/I0</td>
</tr>
<tr>
<td>22.980</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s3/F</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ACC_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>cpu1/u0/ACC_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>cpu1/u0/ACC_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.234, 40.611%; route: 11.243, 49.449%; tC2Q: 2.260, 9.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/ACC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>16.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>16.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C7[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>17.675</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[2][B]</td>
<td>cpu1/u0/n1478_s18/I1</td>
</tr>
<tr>
<td>18.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s18/F</td>
</tr>
<tr>
<td>18.051</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[2][A]</td>
<td>cpu1/u0/n1478_s10/I2</td>
</tr>
<tr>
<td>18.600</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C4[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>18.602</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/u0/n1478_s3/I2</td>
</tr>
<tr>
<td>19.055</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s3/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][B]</td>
<td>cpu1/u0/n1470_s6/I0</td>
</tr>
<tr>
<td>20.465</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>20.722</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[2][A]</td>
<td>cpu1/u0/n1470_s4/I2</td>
</tr>
<tr>
<td>21.277</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>22.516</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>cpu1/u0/n1470_s3/I0</td>
</tr>
<tr>
<td>22.978</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s3/F</td>
</tr>
<tr>
<td>22.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ACC_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>cpu1/u0/ACC_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>cpu1/u0/ACC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.106, 40.054%; route: 11.369, 50.005%; tC2Q: 2.260, 9.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>16.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>16.741</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>17.591</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C4[2][A]</td>
<td>cpu1/u0/n1480_s4/I0</td>
</tr>
<tr>
<td>18.108</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C4[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1480_s4/F</td>
</tr>
<tr>
<td>18.689</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/u0/n1852_s13/I0</td>
</tr>
<tr>
<td>19.206</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s13/F</td>
</tr>
<tr>
<td>20.376</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[0][B]</td>
<td>cpu1/u0/n1852_s7/I2</td>
</tr>
<tr>
<td>20.747</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s7/F</td>
</tr>
<tr>
<td>21.164</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][B]</td>
<td>cpu1/u0/n1852_s3/I0</td>
</tr>
<tr>
<td>21.681</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s3/F</td>
</tr>
<tr>
<td>22.580</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td>cpu1/u0/n1852_s0/I2</td>
</tr>
<tr>
<td>22.951</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s0/F</td>
</tr>
<tr>
<td>22.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td>cpu1/u0/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C11[1][B]</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.854, 38.990%; route: 11.594, 51.057%; tC2Q: 2.260, 9.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.706</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>17.467</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[2][A]</td>
<td>cpu1/u0/n1481_s5/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s5/F</td>
</tr>
<tr>
<td>18.943</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>cpu1/u0/n1481_s2/I0</td>
</tr>
<tr>
<td>19.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C4[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1481_s2/F</td>
</tr>
<tr>
<td>19.713</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td>cpu1/u0/n1473_s5/I1</td>
</tr>
<tr>
<td>20.283</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s5/F</td>
</tr>
<tr>
<td>20.284</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>cpu1/u0/n1473_s4/I1</td>
</tr>
<tr>
<td>20.839</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1473_s4/F</td>
</tr>
<tr>
<td>21.967</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1505_s6/I2</td>
</tr>
<tr>
<td>22.516</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1505_s6/F</td>
</tr>
<tr>
<td>22.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/F_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/F_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.234, 41.457%; route: 10.779, 48.396%; tC2Q: 2.260, 10.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.541</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>5.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>5.682</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>5.855</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>6.308</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.729</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>7.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s23/I2</td>
</tr>
<tr>
<td>8.063</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s23/F</td>
</tr>
<tr>
<td>8.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.166</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.071</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>cpu1/u0/BusB_0_s330/I1</td>
</tr>
<tr>
<td>9.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s330/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>cpu1/u0/BusB_0_s328/I2</td>
</tr>
<tr>
<td>10.095</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s328/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td>cpu1/u0/BusB_0_s322/I3</td>
</tr>
<tr>
<td>10.859</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s322/F</td>
</tr>
<tr>
<td>11.256</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>11.773</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>12.616</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>13.620</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>14.169</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>14.342</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C8[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>14.713</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>14.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>14.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>14.783</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>14.783</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C8[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>14.818</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>16.236</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C7[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>16.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C7[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>16.741</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>17.591</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C4[2][A]</td>
<td>cpu1/u0/n1480_s4/I0</td>
</tr>
<tr>
<td>18.108</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C4[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1480_s4/F</td>
</tr>
<tr>
<td>18.689</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/u0/n1852_s13/I0</td>
</tr>
<tr>
<td>19.206</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s13/F</td>
</tr>
<tr>
<td>20.376</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[0][B]</td>
<td>cpu1/u0/n1852_s7/I2</td>
</tr>
<tr>
<td>20.747</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s7/F</td>
</tr>
<tr>
<td>20.922</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[3][A]</td>
<td>cpu1/u0/n1359_s6/I1</td>
</tr>
<tr>
<td>21.492</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s6/F</td>
</tr>
<tr>
<td>21.493</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[3][B]</td>
<td>cpu1/u0/n1359_s2/I0</td>
</tr>
<tr>
<td>21.955</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s2/F</td>
</tr>
<tr>
<td>21.956</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[1][A]</td>
<td>cpu1/u0/n1359_s1/I0</td>
</tr>
<tr>
<td>22.505</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s1/F</td>
</tr>
<tr>
<td>22.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[1][A]</td>
<td>cpu1/u0/F_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C5[1][A]</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.547, 42.884%; route: 10.455, 46.964%; tC2Q: 2.260, 10.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>4.826</td>
<td>2.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>cpu1/u0/n1145_s2/I0</td>
</tr>
<tr>
<td>5.279</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s2/F</td>
</tr>
<tr>
<td>6.396</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n1145_s0/I1</td>
</tr>
<tr>
<td>6.767</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s0/F</td>
</tr>
<tr>
<td>7.290</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>7.661</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>10.127</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C7[3][B]</td>
<td>cpu1/u0/mcode/Set_Addr_To_0_s4/I1</td>
</tr>
<tr>
<td>10.644</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_Addr_To_0_s4/F</td>
</tr>
<tr>
<td>11.332</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C2[2][B]</td>
<td>cpu1/IORQ_n_i_s4/I0</td>
</tr>
<tr>
<td>11.794</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C2[2][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>11.797</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C2[0][B]</td>
<td>cpu1/IORQ_n_i_s10/I0</td>
</tr>
<tr>
<td>12.346</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C2[0][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s10/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C3[2][B]</td>
<td>cpu1/RD_s3/I3</td>
</tr>
<tr>
<td>12.982</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>13.126</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C3[0][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C3[0][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C3[0][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.185, 24.724%; route: 7.437, 57.733%; tC2Q: 2.260, 17.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>4.826</td>
<td>2.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>cpu1/u0/n1145_s2/I0</td>
</tr>
<tr>
<td>5.279</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s2/F</td>
</tr>
<tr>
<td>6.396</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n1145_s0/I1</td>
</tr>
<tr>
<td>6.767</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s0/F</td>
</tr>
<tr>
<td>7.290</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>7.661</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>10.127</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C7[3][B]</td>
<td>cpu1/u0/mcode/Set_Addr_To_0_s4/I1</td>
</tr>
<tr>
<td>10.644</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_Addr_To_0_s4/F</td>
</tr>
<tr>
<td>11.332</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C2[2][B]</td>
<td>cpu1/IORQ_n_i_s4/I0</td>
</tr>
<tr>
<td>11.794</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C2[2][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>11.968</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[3][B]</td>
<td>cpu1/MREQ_s5/I0</td>
</tr>
<tr>
<td>12.538</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C2[3][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s5/F</td>
</tr>
<tr>
<td>12.682</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[2][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[2][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C2[2][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.744, 22.060%; route: 7.435, 59.771%; tC2Q: 2.260, 18.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>4.826</td>
<td>2.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>cpu1/u0/n1145_s2/I0</td>
</tr>
<tr>
<td>5.279</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s2/F</td>
</tr>
<tr>
<td>6.396</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n1145_s0/I1</td>
</tr>
<tr>
<td>6.767</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s0/F</td>
</tr>
<tr>
<td>7.290</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>7.661</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>10.127</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C7[3][B]</td>
<td>cpu1/u0/mcode/Set_Addr_To_0_s4/I1</td>
</tr>
<tr>
<td>10.644</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_Addr_To_0_s4/F</td>
</tr>
<tr>
<td>11.332</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C2[2][B]</td>
<td>cpu1/IORQ_n_i_s4/I0</td>
</tr>
<tr>
<td>11.794</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C2[2][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>11.797</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C2[0][B]</td>
<td>cpu1/IORQ_n_i_s10/I0</td>
</tr>
<tr>
<td>12.346</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C2[0][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s10/F</td>
</tr>
<tr>
<td>12.532</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.723, 22.159%; route: 7.306, 59.451%; tC2Q: 2.260, 18.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>4.826</td>
<td>2.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[2][A]</td>
<td>cpu1/u0/n1145_s2/I0</td>
</tr>
<tr>
<td>5.279</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s2/F</td>
</tr>
<tr>
<td>6.396</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>cpu1/u0/n1145_s0/I1</td>
</tr>
<tr>
<td>6.767</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1145_s0/F</td>
</tr>
<tr>
<td>7.290</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I0</td>
</tr>
<tr>
<td>7.661</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R22C19[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>9.409</td>
<td>1.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C3[2][B]</td>
<td>cpu1/n216_s1/I0</td>
</tr>
<tr>
<td>9.862</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/n216_s1/F</td>
</tr>
<tr>
<td>10.059</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C3[2][A]</td>
<td>cpu1/WR_n_i_s3/I3</td>
</tr>
<tr>
<td>10.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C3[2][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>11.138</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[3][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>11.708</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C2[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>11.852</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.773, 23.887%; route: 6.576, 56.645%; tC2Q: 2.260, 19.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[1][B]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R33C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>0.746</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[1][B]</td>
<td>cpu1/u0/n1223_s2/I1</td>
</tr>
<tr>
<td>1.301</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R33C14[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1223_s2/F</td>
</tr>
<tr>
<td>2.079</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C8[0][A]</td>
<td>cpu1/n328_s1/I2</td>
</tr>
<tr>
<td>2.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/n328_s1/F</td>
</tr>
<tr>
<td>3.811</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 31.534%; route: 2.211, 61.963%; tC2Q: 0.232, 6.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.628</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][B]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>5.999</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][B]</td>
<td>mapper_addr_20_s5/I0</td>
</tr>
<tr>
<td>7.291</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R34C19[2][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s5/F</td>
</tr>
<tr>
<td>8.111</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>9.638</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[2][B]</td>
<td>megaram1/page_select_w_1_s2/I2</td>
</tr>
<tr>
<td>10.009</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C28[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_1_s2/F</td>
</tr>
<tr>
<td>10.431</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>megaram1/page_w_2_s5/S0</td>
</tr>
<tr>
<td>10.682</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s5/O</td>
</tr>
<tr>
<td>12.703</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>memory_ctrl/sdram_address_15_s3/I0</td>
</tr>
<tr>
<td>13.165</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s3/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][B]</td>
<td>memory_ctrl/sdram_address_15_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s1/F</td>
</tr>
<tr>
<td>14.205</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>memory_ctrl/sdram_address_15_s0/I0</td>
</tr>
<tr>
<td>14.754</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>14.928</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s16/I0</td>
</tr>
<tr>
<td>15.498</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s16/F</td>
</tr>
<tr>
<td>15.499</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I2</td>
</tr>
<tr>
<td>15.870</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>17.832</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.803, 27.307%; route: 10.526, 59.844%; tC2Q: 2.260, 12.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.628</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][B]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>5.999</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][B]</td>
<td>mapper_addr_20_s5/I0</td>
</tr>
<tr>
<td>7.291</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R34C19[2][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s5/F</td>
</tr>
<tr>
<td>8.111</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>9.638</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[2][B]</td>
<td>megaram1/page_select_w_1_s2/I2</td>
</tr>
<tr>
<td>10.009</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C28[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_1_s2/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>megaram1/page_w_4_s5/S0</td>
</tr>
<tr>
<td>10.688</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_4_s5/O</td>
</tr>
<tr>
<td>11.653</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td>sdram_addr_17_s2/I1</td>
</tr>
<tr>
<td>12.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">sdram_addr_17_s2/F</td>
</tr>
<tr>
<td>12.567</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>sdram_addr_17_s0/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">sdram_addr_17_s0/F</td>
</tr>
<tr>
<td>14.459</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s15/I1</td>
</tr>
<tr>
<td>14.921</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s15/F</td>
</tr>
<tr>
<td>15.093</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s14/I0</td>
</tr>
<tr>
<td>15.648</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s14/F</td>
</tr>
<tr>
<td>17.610</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.569, 26.309%; route: 10.538, 60.677%; tC2Q: 2.260, 13.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.447</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>5.002</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>5.249</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][A]</td>
<td>cpu1/u0/n1099_s1/I0</td>
</tr>
<tr>
<td>5.804</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>6.687</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[0][B]</td>
<td>cpu1/u0/A_i_13_s9/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s9/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[3][A]</td>
<td>cpu1/u0/A_i_13_s10/I3</td>
</tr>
<tr>
<td>7.815</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>50</td>
<td>R38C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s10/F</td>
</tr>
<tr>
<td>8.755</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[0][B]</td>
<td>megaram1/page_select_w_0_s1/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R45C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>10.218</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[3][A]</td>
<td>megaram1/page_w_1_s6/I2</td>
</tr>
<tr>
<td>10.671</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s6/F</td>
</tr>
<tr>
<td>10.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[3][A]</td>
<td>megaram1/page_w_1_s5/I0</td>
</tr>
<tr>
<td>10.774</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s5/O</td>
</tr>
<tr>
<td>12.718</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td>memory_ctrl/sdram_address_13_s3/I0</td>
</tr>
<tr>
<td>13.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s3/F</td>
</tr>
<tr>
<td>13.268</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td>memory_ctrl/sdram_address_13_s1/I1</td>
</tr>
<tr>
<td>13.639</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s1/F</td>
</tr>
<tr>
<td>14.052</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][B]</td>
<td>memory_ctrl/sdram_address_13_s0/I0</td>
</tr>
<tr>
<td>14.622</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C32[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>14.798</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s16/I0</td>
</tr>
<tr>
<td>15.169</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s16/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I2</td>
</tr>
<tr>
<td>15.626</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>17.499</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.660, 32.801%; route: 9.336, 54.102%; tC2Q: 2.260, 13.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>13.893</td>
<td>5.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n384_s6/I1</td>
</tr>
<tr>
<td>14.346</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n384_s6/F</td>
</tr>
<tr>
<td>14.971</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n386_s5/I0</td>
</tr>
<tr>
<td>15.424</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n386_s5/F</td>
</tr>
<tr>
<td>17.296</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 19.639%; route: 11.444, 67.109%; tC2Q: 2.260, 13.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.447</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>5.002</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>5.249</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][A]</td>
<td>cpu1/u0/n1099_s1/I0</td>
</tr>
<tr>
<td>5.804</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>6.687</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[0][B]</td>
<td>cpu1/u0/A_i_13_s9/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s9/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[3][A]</td>
<td>cpu1/u0/A_i_13_s10/I3</td>
</tr>
<tr>
<td>7.815</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>50</td>
<td>R38C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s10/F</td>
</tr>
<tr>
<td>8.755</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[0][B]</td>
<td>megaram1/page_select_w_0_s1/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R45C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>10.232</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[3][A]</td>
<td>megaram1/page_w_0_s6/I2</td>
</tr>
<tr>
<td>10.603</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C28[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s6/F</td>
</tr>
<tr>
<td>10.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[3][A]</td>
<td>megaram1/page_w_0_s5/I0</td>
</tr>
<tr>
<td>10.706</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C28[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s5/O</td>
</tr>
<tr>
<td>12.213</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>memory_ctrl/sdram_address_12_s1/I0</td>
</tr>
<tr>
<td>12.730</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s1/F</td>
</tr>
<tr>
<td>13.248</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>memory_ctrl/sdram_address_12_s0/I1</td>
</tr>
<tr>
<td>13.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s0/F</td>
</tr>
<tr>
<td>14.520</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n368_s16/I0</td>
</tr>
<tr>
<td>15.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s16/F</td>
</tr>
<tr>
<td>15.472</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n368_s14/I2</td>
</tr>
<tr>
<td>15.989</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C44[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s14/F</td>
</tr>
<tr>
<td>17.243</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.408, 31.813%; route: 9.331, 54.892%; tC2Q: 2.260, 13.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>scc1/n319_s7/I0</td>
</tr>
<tr>
<td>9.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s7/F</td>
</tr>
<tr>
<td>9.843</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>scc1/n319_s5/I0</td>
</tr>
<tr>
<td>10.360</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C19[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s5/F</td>
</tr>
<tr>
<td>11.067</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>cpu_din_3_s3/I2</td>
</tr>
<tr>
<td>11.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>12.743</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>13.114</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>14.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>16.503</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[0][B]</td>
<td>memory_ctrl/n180_s13/I3</td>
</tr>
<tr>
<td>17.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>17.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][B]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C53[0][B]</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.475, 26.623%; route: 10.074, 59.932%; tC2Q: 2.260, 13.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>scc1/n319_s7/I0</td>
</tr>
<tr>
<td>9.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s7/F</td>
</tr>
<tr>
<td>9.843</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>scc1/n319_s5/I0</td>
</tr>
<tr>
<td>10.360</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C19[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s5/F</td>
</tr>
<tr>
<td>11.067</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>cpu_din_3_s3/I2</td>
</tr>
<tr>
<td>11.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>12.743</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>13.114</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>14.460</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>16.503</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/n181_s12/I3</td>
</tr>
<tr>
<td>16.965</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>16.965</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.388, 26.241%; route: 10.074, 60.243%; tC2Q: 2.260, 13.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>scc1/n319_s7/I0</td>
</tr>
<tr>
<td>9.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s7/F</td>
</tr>
<tr>
<td>9.843</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>scc1/n319_s5/I0</td>
</tr>
<tr>
<td>10.360</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C19[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s5/F</td>
</tr>
<tr>
<td>11.067</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>cpu_din_3_s3/I2</td>
</tr>
<tr>
<td>11.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>12.593</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5/I0</td>
</tr>
<tr>
<td>13.163</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s5/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>memory_ctrl/enable_write_seq_1_s6/I3</td>
</tr>
<tr>
<td>13.537</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s6/F</td>
</tr>
<tr>
<td>16.050</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/n202_s12/I3</td>
</tr>
<tr>
<td>16.599</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.528, 27.685%; route: 9.567, 58.497%; tC2Q: 2.260, 13.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>scc1/n319_s7/I0</td>
</tr>
<tr>
<td>9.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s7/F</td>
</tr>
<tr>
<td>9.843</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>scc1/n319_s5/I0</td>
</tr>
<tr>
<td>10.360</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C19[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s5/F</td>
</tr>
<tr>
<td>11.067</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>cpu_din_3_s3/I2</td>
</tr>
<tr>
<td>11.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>12.593</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5/I0</td>
</tr>
<tr>
<td>13.163</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s5/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>memory_ctrl/enable_write_seq_1_s6/I3</td>
</tr>
<tr>
<td>13.537</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s6/F</td>
</tr>
<tr>
<td>16.050</td>
<td>2.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td>memory_ctrl/n201_s13/I3</td>
</tr>
<tr>
<td>16.599</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s7/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C53[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.528, 27.685%; route: 9.567, 58.497%; tC2Q: 2.260, 13.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>88.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RFSH_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/RFSH_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R34C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RFSH_n_s0/Q</td>
</tr>
<tr>
<td>3.262</td>
<td>2.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>memory_ctrl/n223_s12/I3</td>
</tr>
<tr>
<td>3.811</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n223_s12/F</td>
</tr>
<tr>
<td>3.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 15.389%; route: 2.786, 78.107%; tC2Q: 0.232, 6.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.447</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>5.002</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>5.249</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][A]</td>
<td>cpu1/u0/n1099_s1/I0</td>
</tr>
<tr>
<td>5.804</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>6.687</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[0][B]</td>
<td>cpu1/u0/A_i_13_s9/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s9/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[3][A]</td>
<td>cpu1/u0/A_i_13_s10/I3</td>
</tr>
<tr>
<td>7.815</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>50</td>
<td>R38C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s10/F</td>
</tr>
<tr>
<td>8.755</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[0][B]</td>
<td>megaram1/page_select_w_0_s1/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R45C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>10.218</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[3][A]</td>
<td>megaram1/page_w_1_s6/I2</td>
</tr>
<tr>
<td>10.671</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s6/F</td>
</tr>
<tr>
<td>10.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[3][A]</td>
<td>megaram1/page_w_1_s5/I0</td>
</tr>
<tr>
<td>10.774</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s5/O</td>
</tr>
<tr>
<td>12.718</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>memory_ctrl/sdram_address_14_s3/I0</td>
</tr>
<tr>
<td>13.288</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s3/F</td>
</tr>
<tr>
<td>13.289</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][B]</td>
<td>memory_ctrl/sdram_address_14_s1/I1</td>
</tr>
<tr>
<td>13.844</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C29[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s1/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>memory_ctrl/sdram_address_14_s0/I0</td>
</tr>
<tr>
<td>14.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C33[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s0/F</td>
</tr>
<tr>
<td>15.333</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][B]</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[0][B]</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.924, 32.632%; route: 7.906, 52.391%; tC2Q: 2.260, 14.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.628</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][B]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>5.999</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][B]</td>
<td>mapper_addr_20_s5/I0</td>
</tr>
<tr>
<td>7.291</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R34C19[2][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s5/F</td>
</tr>
<tr>
<td>8.111</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>9.638</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[2][B]</td>
<td>megaram1/page_select_w_1_s2/I2</td>
</tr>
<tr>
<td>10.009</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C28[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_1_s2/F</td>
</tr>
<tr>
<td>10.431</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[3][A]</td>
<td>megaram1/page_w_2_s5/S0</td>
</tr>
<tr>
<td>10.682</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s5/O</td>
</tr>
<tr>
<td>12.703</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td>memory_ctrl/sdram_address_15_s3/I0</td>
</tr>
<tr>
<td>13.165</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s3/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][B]</td>
<td>memory_ctrl/sdram_address_15_s1/I1</td>
</tr>
<tr>
<td>13.537</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s1/F</td>
</tr>
<tr>
<td>14.205</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>memory_ctrl/sdram_address_15_s0/I0</td>
</tr>
<tr>
<td>14.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>15.268</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.830, 25.491%; route: 8.935, 59.467%; tC2Q: 2.260, 15.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.628</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][B]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>5.999</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][B]</td>
<td>mapper_addr_20_s5/I0</td>
</tr>
<tr>
<td>7.291</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R34C19[2][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s5/F</td>
</tr>
<tr>
<td>8.111</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>9.638</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[2][B]</td>
<td>megaram1/page_select_w_1_s2/I2</td>
</tr>
<tr>
<td>10.009</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C28[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_1_s2/F</td>
</tr>
<tr>
<td>10.430</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C27[3][A]</td>
<td>megaram1/page_w_6_s5/S0</td>
</tr>
<tr>
<td>10.681</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C27[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_6_s5/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>sdram_addr_20_s1/I0</td>
</tr>
<tr>
<td>12.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s1/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>sdram_addr_20_s0/I1</td>
</tr>
<tr>
<td>13.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s0/F</td>
</tr>
<tr>
<td>15.247</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[2][A]</td>
<td>memory_ctrl/vram/MemAddr_19_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C40[2][A]</td>
<td>memory_ctrl/vram/MemAddr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.304, 22.021%; route: 9.440, 62.916%; tC2Q: 2.260, 15.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.447</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>cpu1/u0/n1099_s2/I2</td>
</tr>
<tr>
<td>5.002</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>5.249</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][A]</td>
<td>cpu1/u0/n1099_s1/I0</td>
</tr>
<tr>
<td>5.804</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>6.687</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[0][B]</td>
<td>cpu1/u0/A_i_13_s9/I0</td>
</tr>
<tr>
<td>7.257</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R38C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s9/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[3][A]</td>
<td>cpu1/u0/A_i_13_s10/I3</td>
</tr>
<tr>
<td>7.815</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>50</td>
<td>R38C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s10/F</td>
</tr>
<tr>
<td>8.755</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C25[0][B]</td>
<td>megaram1/page_select_w_0_s1/I0</td>
</tr>
<tr>
<td>9.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R45C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>10.218</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[3][A]</td>
<td>megaram1/page_w_1_s6/I2</td>
</tr>
<tr>
<td>10.671</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s6/F</td>
</tr>
<tr>
<td>10.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[3][A]</td>
<td>megaram1/page_w_1_s5/I0</td>
</tr>
<tr>
<td>10.774</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s5/O</td>
</tr>
<tr>
<td>12.718</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td>memory_ctrl/sdram_address_13_s3/I0</td>
</tr>
<tr>
<td>13.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s3/F</td>
</tr>
<tr>
<td>13.268</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td>memory_ctrl/sdram_address_13_s1/I1</td>
</tr>
<tr>
<td>13.639</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s1/F</td>
</tr>
<tr>
<td>14.052</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][B]</td>
<td>memory_ctrl/sdram_address_13_s0/I0</td>
</tr>
<tr>
<td>14.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C32[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.821, 32.324%; route: 7.834, 52.523%; tC2Q: 2.260, 15.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.628</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][B]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>5.999</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][B]</td>
<td>mapper_addr_20_s5/I0</td>
</tr>
<tr>
<td>7.291</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R34C19[2][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s5/F</td>
</tr>
<tr>
<td>8.111</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>8.628</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>9.638</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C28[2][B]</td>
<td>megaram1/page_select_w_1_s2/I2</td>
</tr>
<tr>
<td>10.009</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R45C28[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_1_s2/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>megaram1/page_w_4_s5/S0</td>
</tr>
<tr>
<td>10.688</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C26[1][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_4_s5/O</td>
</tr>
<tr>
<td>11.653</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td>sdram_addr_17_s2/I1</td>
</tr>
<tr>
<td>12.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">sdram_addr_17_s2/F</td>
</tr>
<tr>
<td>12.567</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>sdram_addr_17_s0/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">sdram_addr_17_s0/F</td>
</tr>
<tr>
<td>14.979</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>memory_ctrl/vram/MemAddr_16_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>memory_ctrl/vram/MemAddr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.552, 24.104%; route: 8.924, 60.560%; tC2Q: 2.260, 15.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>ppi_req_w_port_a_s8/I3</td>
</tr>
<tr>
<td>10.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s8/F</td>
</tr>
<tr>
<td>12.613</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I1</td>
</tr>
<tr>
<td>13.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>13.801</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[1][A]</td>
<td>ppi_port_a_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[1][A]</td>
<td>ppi_port_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.682, 27.158%; route: 7.616, 56.173%; tC2Q: 2.260, 16.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>ppi_req_w_port_a_s8/I3</td>
</tr>
<tr>
<td>10.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s8/F</td>
</tr>
<tr>
<td>12.613</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I1</td>
</tr>
<tr>
<td>13.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>ppi_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>ppi_port_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.682, 27.233%; route: 7.578, 56.051%; tC2Q: 2.260, 16.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>ppi_req_w_port_a_s8/I3</td>
</tr>
<tr>
<td>10.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s8/F</td>
</tr>
<tr>
<td>12.613</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I1</td>
</tr>
<tr>
<td>13.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.682, 27.524%; route: 7.435, 55.582%; tC2Q: 2.260, 16.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>ppi_req_w_port_a_s8/I3</td>
</tr>
<tr>
<td>10.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s8/F</td>
</tr>
<tr>
<td>12.613</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I1</td>
</tr>
<tr>
<td>13.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>ppi_port_a_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>ppi_port_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.682, 27.524%; route: 7.435, 55.582%; tC2Q: 2.260, 16.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>ppi_req_w_port_a_s8/I3</td>
</tr>
<tr>
<td>10.937</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s8/F</td>
</tr>
<tr>
<td>12.613</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I1</td>
</tr>
<tr>
<td>13.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td style=" font-weight:bold;">ppi_port_a_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[2][B]</td>
<td>ppi_port_a_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C22[2][B]</td>
<td>ppi_port_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.682, 27.524%; route: 7.435, 55.582%; tC2Q: 2.260, 16.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>cpu_din_3_s21/I0</td>
</tr>
<tr>
<td>4.099</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s21/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[3][B]</td>
<td>cpu_din_3_s15/I0</td>
</tr>
<tr>
<td>4.723</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s15/F</td>
</tr>
<tr>
<td>5.136</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[1][B]</td>
<td>cpu_din_3_s7/I3</td>
</tr>
<tr>
<td>5.507</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s7/F</td>
</tr>
<tr>
<td>5.511</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>cpu_din_3_s2/I1</td>
</tr>
<tr>
<td>6.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s2/F</td>
</tr>
<tr>
<td>6.727</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu_din_3_s0/I2</td>
</tr>
<tr>
<td>7.276</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>7.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.299, 42.735%; route: 2.849, 52.953%; tC2Q: 0.232, 4.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][B]</td>
<td>cpu_din_0_s44/I1</td>
</tr>
<tr>
<td>4.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s44/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[0][B]</td>
<td>cpu_din_0_s9/I0</td>
</tr>
<tr>
<td>5.383</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s9/F</td>
</tr>
<tr>
<td>5.385</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td>cpu_din_0_s3/I3</td>
</tr>
<tr>
<td>5.940</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s3/F</td>
</tr>
<tr>
<td>6.353</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[1][A]</td>
<td>cpu_din_0_s1/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>6.904</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu_din_0_s0/I2</td>
</tr>
<tr>
<td>7.275</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>7.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.308, 42.903%; route: 2.840, 52.784%; tC2Q: 0.232, 4.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>3.353</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>cpu_din_4_s7/I1</td>
</tr>
<tr>
<td>3.806</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s7/F</td>
</tr>
<tr>
<td>4.445</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>cpu_din_4_s1/I3</td>
</tr>
<tr>
<td>4.962</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>6.071</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>6.641</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 32.451%; route: 2.974, 62.660%; tC2Q: 0.232, 4.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>3.519</td>
<td>1.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>cpu_din_7_s7/I1</td>
</tr>
<tr>
<td>3.890</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s7/F</td>
</tr>
<tr>
<td>4.303</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>cpu_din_7_s1/I3</td>
</tr>
<tr>
<td>4.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>5.958</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>6.420</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>6.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 28.426%; route: 3.006, 66.446%; tC2Q: 0.232, 5.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>3.595</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[3][B]</td>
<td>cpu_din_6_s7/I1</td>
</tr>
<tr>
<td>4.048</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s7/F</td>
</tr>
<tr>
<td>4.461</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>cpu_din_6_s1/I3</td>
</tr>
<tr>
<td>4.914</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>5.950</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>6.321</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>6.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.277, 28.855%; route: 2.917, 65.903%; tC2Q: 0.232, 5.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>4.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][B]</td>
<td>cpu_din_7_s17/I2</td>
</tr>
<tr>
<td>5.076</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R45C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s17/F</td>
</tr>
<tr>
<td>6.268</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_7_s6/I3</td>
</tr>
<tr>
<td>6.639</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s6/F</td>
</tr>
<tr>
<td>6.644</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>cpu_din_7_s1/I2</td>
</tr>
<tr>
<td>7.199</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>8.401</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>8.863</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>8.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.776</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.863, 41.947%; route: 3.730, 54.654%; tC2Q: 0.232, 3.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>4.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][B]</td>
<td>cpu_din_7_s17/I2</td>
</tr>
<tr>
<td>5.076</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R45C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s17/F</td>
</tr>
<tr>
<td>6.026</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>cpu_din_4_s6/I3</td>
</tr>
<tr>
<td>6.397</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s6/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>cpu_din_4_s1/I2</td>
</tr>
<tr>
<td>7.122</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>8.231</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>8.801</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>8.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C5[0][B]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.776</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.971, 43.926%; route: 3.561, 52.644%; tC2Q: 0.232, 3.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>4.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][B]</td>
<td>cpu_din_7_s17/I2</td>
</tr>
<tr>
<td>5.076</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R45C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s17/F</td>
</tr>
<tr>
<td>6.275</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td>cpu_din_5_s6/I3</td>
</tr>
<tr>
<td>6.824</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s6/F</td>
</tr>
<tr>
<td>6.825</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>cpu_din_5_s1/I2</td>
</tr>
<tr>
<td>7.196</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>8.155</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>8.617</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.776</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.857, 43.421%; route: 3.491, 53.053%; tC2Q: 0.232, 3.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>2.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>2.264</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.924</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>scc1/n12_s11/I1</td>
</tr>
<tr>
<td>3.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s11/F</td>
</tr>
<tr>
<td>3.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td>scc1/n12_s12/I3</td>
</tr>
<tr>
<td>3.867</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s12/F</td>
</tr>
<tr>
<td>3.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I2</td>
</tr>
<tr>
<td>4.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>4.799</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][B]</td>
<td>cpu_din_3_s13/I2</td>
</tr>
<tr>
<td>5.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s13/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>cpu_din_2_s5/I3</td>
</tr>
<tr>
<td>6.444</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s5/F</td>
</tr>
<tr>
<td>7.083</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[0][A]</td>
<td>cpu_din_2_s1/I2</td>
</tr>
<tr>
<td>7.638</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>8.161</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>8.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>8.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.770</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.032, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.208, 49.349%; route: 3.061, 47.082%; tC2Q: 0.232, 3.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>4.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][B]</td>
<td>cpu_din_7_s17/I2</td>
</tr>
<tr>
<td>5.076</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R45C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s17/F</td>
</tr>
<tr>
<td>6.062</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>cpu_din_3_s6/I2</td>
</tr>
<tr>
<td>6.433</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s6/F</td>
</tr>
<tr>
<td>6.603</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>cpu_din_3_s2/I0</td>
</tr>
<tr>
<td>7.056</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s2/F</td>
</tr>
<tr>
<td>7.717</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu_din_3_s0/I2</td>
</tr>
<tr>
<td>8.266</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>8.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.776</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 45.728%; route: 3.148, 50.547%; tC2Q: 0.232, 3.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.372</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>10.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.739</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C11[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C11[1][A]</td>
<td>exp_slot3_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C11[1][A]</td>
<td>exp_slot3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.881, 25.061%; route: 6.355, 55.280%; tC2Q: 2.260, 19.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.372</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>10.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[2][A]</td>
<td>exp_slot3_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C13[2][A]</td>
<td>exp_slot3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.881, 25.067%; route: 6.352, 55.269%; tC2Q: 2.260, 19.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.372</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>10.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.704</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][B]</td>
<td style=" font-weight:bold;">exp_slot3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][B]</td>
<td>exp_slot3_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C11[0][B]</td>
<td>exp_slot3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.881, 25.137%; route: 6.320, 55.144%; tC2Q: 2.260, 19.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.372</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>10.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.666</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>exp_slot3_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>exp_slot3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.881, 25.221%; route: 6.282, 54.994%; tC2Q: 2.260, 19.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.372</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>10.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.489</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][A]</td>
<td>exp_slot3_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C16[2][A]</td>
<td>exp_slot3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.881, 25.620%; route: 6.104, 54.283%; tC2Q: 2.260, 20.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.887</td>
<td>4.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 19.322%; route: 7.940, 62.803%; tC2Q: 2.260, 17.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.396</td>
<td>4.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 20.103%; route: 7.449, 61.299%; tC2Q: 2.260, 18.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.147</td>
<td>4.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_5_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bios1/mem_r_mem_r_1_5_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 20.523%; route: 7.201, 60.492%; tC2Q: 2.260, 18.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.634</td>
<td>3.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_1_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 21.448%; route: 6.687, 58.710%; tC2Q: 2.260, 19.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.385</td>
<td>3.287</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 21.927%; route: 6.439, 57.789%; tC2Q: 2.260, 20.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>13.163</td>
<td>5.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 18.910%; route: 8.216, 63.597%; tC2Q: 2.260, 17.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>13.163</td>
<td>5.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_6_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>subrom1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 18.910%; route: 8.216, 63.597%; tC2Q: 2.260, 17.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.618</td>
<td>4.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_3_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>subrom1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>subrom1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 19.742%; route: 7.672, 61.995%; tC2Q: 2.260, 18.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.132</td>
<td>4.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_2_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>subrom1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 20.548%; route: 7.186, 60.443%; tC2Q: 2.260, 19.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.436</td>
<td>3.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_1_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>subrom1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 21.827%; route: 6.489, 57.980%; tC2Q: 2.260, 20.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>13.130</td>
<td>5.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_7_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>logo1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 18.958%; route: 8.183, 63.504%; tC2Q: 2.260, 17.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.424</td>
<td>4.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_5_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>logo1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 20.057%; route: 7.477, 61.389%; tC2Q: 2.260, 18.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.181</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_4_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>logo1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 20.465%; route: 7.235, 60.604%; tC2Q: 2.260, 18.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.696</td>
<td>3.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_3_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>logo1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>logo1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 21.332%; route: 6.749, 58.934%; tC2Q: 2.260, 19.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.406</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_2_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.443, 24.039%; route: 5.460, 53.722%; tC2Q: 2.260, 22.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.505</td>
<td>3.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n1129_s2/I1</td>
</tr>
<tr>
<td>12.054</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n1129_s2/F</td>
</tr>
<tr>
<td>12.818</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>mapper_reg0_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>mapper_reg0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 23.793%; route: 7.323, 58.235%; tC2Q: 2.260, 17.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.505</td>
<td>3.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n1129_s2/I1</td>
</tr>
<tr>
<td>12.054</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n1129_s2/F</td>
</tr>
<tr>
<td>12.818</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>mapper_reg0_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>mapper_reg0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 23.793%; route: 7.323, 58.235%; tC2Q: 2.260, 17.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.505</td>
<td>3.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n1129_s2/I1</td>
</tr>
<tr>
<td>12.054</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n1129_s2/F</td>
</tr>
<tr>
<td>12.818</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>mapper_reg0_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>mapper_reg0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 23.794%; route: 7.323, 58.233%; tC2Q: 2.260, 17.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.505</td>
<td>3.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n1129_s2/I1</td>
</tr>
<tr>
<td>12.054</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n1129_s2/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>mapper_reg0_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>mapper_reg0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 23.939%; route: 7.247, 57.979%; tC2Q: 2.260, 18.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.505</td>
<td>3.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n1129_s2/I1</td>
</tr>
<tr>
<td>12.054</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n1129_s2/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>mapper_reg0_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>mapper_reg0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 23.939%; route: 7.247, 57.979%; tC2Q: 2.260, 18.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>14.358</td>
<td>6.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C51[2][B]</td>
<td>memory_ctrl/n91_s0/I2</td>
</tr>
<tr>
<td>14.907</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C51[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n91_s0/F</td>
</tr>
<tr>
<td>14.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C51[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C51[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C51[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 20.405%; route: 9.411, 64.183%; tC2Q: 2.260, 15.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>14.115</td>
<td>6.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C51[2][B]</td>
<td>memory_ctrl/n87_s0/I2</td>
</tr>
<tr>
<td>14.685</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C51[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n87_s0/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C51[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.013, 20.863%; route: 9.169, 63.487%; tC2Q: 2.260, 15.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>14.115</td>
<td>6.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C51[2][A]</td>
<td>memory_ctrl/n85_s0/I2</td>
</tr>
<tr>
<td>14.685</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C51[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n85_s0/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C51[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.013, 20.863%; route: 9.169, 63.487%; tC2Q: 2.260, 15.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>14.191</td>
<td>6.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C50[1][A]</td>
<td>memory_ctrl/n90_s0/I2</td>
</tr>
<tr>
<td>14.653</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C50[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n90_s0/F</td>
</tr>
<tr>
<td>14.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C50[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C50[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C50[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.905, 20.161%; route: 9.244, 64.155%; tC2Q: 2.260, 15.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>14.191</td>
<td>6.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C50[1][B]</td>
<td>memory_ctrl/n89_s0/I2</td>
</tr>
<tr>
<td>14.653</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C50[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n89_s0/F</td>
</tr>
<tr>
<td>14.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C50[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C50[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C50[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.905, 20.161%; route: 9.244, 64.155%; tC2Q: 2.260, 15.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[3][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s4/I3</td>
</tr>
<tr>
<td>13.680</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R49C13[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>14.116</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[1][B]</td>
<td>scc1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>14.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C14[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>15.898</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C19[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_b_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C19[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.251, 27.155%; route: 9.143, 58.408%; tC2Q: 2.260, 14.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[3][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s4/I3</td>
</tr>
<tr>
<td>13.680</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R49C13[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>14.116</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[1][B]</td>
<td>scc1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>14.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C14[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>15.870</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C17[2][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_a_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C17[2][A]</td>
<td>scc1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C17[2][A]</td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.251, 27.204%; route: 9.115, 58.333%; tC2Q: 2.260, 14.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[3][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s4/I3</td>
</tr>
<tr>
<td>13.712</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R49C13[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>13.720</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[1][A]</td>
<td>scc1/SccCh/n23_s8/I0</td>
</tr>
<tr>
<td>14.237</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R49C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s8/F</td>
</tr>
<tr>
<td>14.935</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[3][A]</td>
<td>scc1/SccCh/n23_s7/I3</td>
</tr>
<tr>
<td>15.505</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C16[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s7/F</td>
</tr>
<tr>
<td>15.861</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C17[2][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_a_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C17[2][A]</td>
<td>scc1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C17[2][A]</td>
<td>scc1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.917, 31.484%; route: 8.440, 54.045%; tC2Q: 2.260, 14.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[3][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s4/I3</td>
</tr>
<tr>
<td>13.712</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R49C13[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>13.720</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[1][A]</td>
<td>scc1/SccCh/n23_s8/I0</td>
</tr>
<tr>
<td>14.237</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R49C13[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s8/F</td>
</tr>
<tr>
<td>14.935</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[3][A]</td>
<td>scc1/SccCh/n36_s6/I3</td>
</tr>
<tr>
<td>15.505</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C18[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n36_s6/F</td>
</tr>
<tr>
<td>15.833</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_b_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C19[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.917, 31.541%; route: 8.412, 53.962%; tC2Q: 2.260, 14.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[3][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s4/I3</td>
</tr>
<tr>
<td>13.680</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R49C13[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>14.116</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[1][B]</td>
<td>scc1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>14.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C14[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>15.777</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C18[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_c_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C18[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C18[1][A]</td>
<td>scc1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.251, 27.367%; route: 9.022, 58.084%; tC2Q: 2.260, 14.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[3][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s4/I3</td>
</tr>
<tr>
<td>13.680</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R49C13[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>14.192</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C16[3][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s3/I3</td>
</tr>
<tr>
<td>14.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C16[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>15.955</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.169, 26.534%; route: 9.283, 59.082%; tC2Q: 2.260, 14.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.456</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[1][B]</td>
<td>scc1/SccCh/w_wave_adr_0_s3/I2</td>
</tr>
<tr>
<td>14.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C17[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_0_s3/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.836, 25.130%; route: 9.169, 60.065%; tC2Q: 2.260, 14.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.456</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[2][B]</td>
<td>scc1/SccCh/w_wave_adr_2_s3/I2</td>
</tr>
<tr>
<td>13.973</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C17[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_2_s3/F</td>
</tr>
<tr>
<td>15.470</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.798, 24.943%; route: 9.169, 60.215%; tC2Q: 2.260, 14.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.456</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[2][A]</td>
<td>scc1/SccCh/w_wave_adr_1_s3/I2</td>
</tr>
<tr>
<td>13.973</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C17[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_1_s3/F</td>
</tr>
<tr>
<td>15.470</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.798, 24.943%; route: 9.169, 60.215%; tC2Q: 2.260, 14.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.175</td>
<td>1.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I0</td>
</tr>
<tr>
<td>12.628</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>13.456</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[3][A]</td>
<td>scc1/SccCh/w_wave_adr_3_s3/I2</td>
</tr>
<tr>
<td>13.973</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C17[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_3_s3/F</td>
</tr>
<tr>
<td>15.454</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.798, 24.969%; route: 9.153, 60.172%; tC2Q: 2.260, 14.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>scc1/n319_s7/I0</td>
</tr>
<tr>
<td>9.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s7/F</td>
</tr>
<tr>
<td>9.843</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>scc1/n319_s5/I0</td>
</tr>
<tr>
<td>10.360</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C19[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s5/F</td>
</tr>
<tr>
<td>11.276</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][B]</td>
<td>scc1/n319_s2/I3</td>
</tr>
<tr>
<td>11.793</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C16[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s2/F</td>
</tr>
<tr>
<td>12.490</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[2][B]</td>
<td>scc1/n341_s8/I3</td>
</tr>
<tr>
<td>12.861</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C14[2][B]</td>
<td style=" background: #97FFFF;">scc1/n341_s8/F</td>
</tr>
<tr>
<td>13.279</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C11[3][A]</td>
<td>scc1/n379_s1/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C11[3][A]</td>
<td style=" background: #97FFFF;">scc1/n379_s1/F</td>
</tr>
<tr>
<td>14.572</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[2][B]</td>
<td style=" font-weight:bold;">scc1/SccModeB_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[2][B]</td>
<td>scc1/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C11[2][B]</td>
<td>scc1/SccModeB_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 27.769%; route: 8.090, 56.459%; tC2Q: 2.260, 15.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccModeB_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>scc1/n319_s7/I0</td>
</tr>
<tr>
<td>9.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s7/F</td>
</tr>
<tr>
<td>9.843</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>scc1/n319_s5/I0</td>
</tr>
<tr>
<td>10.360</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C19[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s5/F</td>
</tr>
<tr>
<td>11.276</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][B]</td>
<td>scc1/n319_s2/I3</td>
</tr>
<tr>
<td>11.793</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C16[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s2/F</td>
</tr>
<tr>
<td>12.490</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[2][B]</td>
<td>scc1/n341_s8/I3</td>
</tr>
<tr>
<td>12.861</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C14[2][B]</td>
<td style=" background: #97FFFF;">scc1/n341_s8/F</td>
</tr>
<tr>
<td>13.279</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C11[3][A]</td>
<td>scc1/n379_s1/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C11[3][A]</td>
<td style=" background: #97FFFF;">scc1/n379_s1/F</td>
</tr>
<tr>
<td>14.572</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[2][A]</td>
<td style=" font-weight:bold;">scc1/SccModeB_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[2][A]</td>
<td>scc1/SccModeB_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C11[2][A]</td>
<td>scc1/SccModeB_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 27.769%; route: 8.090, 56.459%; tC2Q: 2.260, 15.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>sdram_addr_21_s3/I0</td>
</tr>
<tr>
<td>8.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_21_s3/F</td>
</tr>
<tr>
<td>9.299</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>exp_slot3_req_w_s2/I3</td>
</tr>
<tr>
<td>9.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s2/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[2][A]</td>
<td>scc1/n12_s2/I0</td>
</tr>
<tr>
<td>11.077</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>12.325</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>13.265</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>scc1/WavCpy_s3/I1</td>
</tr>
<tr>
<td>13.592</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td style=" background: #97FFFF;">scc1/WavCpy_s3/F</td>
</tr>
<tr>
<td>13.736</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.672, 27.214%; route: 7.561, 56.036%; tC2Q: 2.260, 16.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccBank3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>scc1/n319_s7/I0</td>
</tr>
<tr>
<td>9.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s7/F</td>
</tr>
<tr>
<td>9.843</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>scc1/n319_s5/I0</td>
</tr>
<tr>
<td>10.360</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C19[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s5/F</td>
</tr>
<tr>
<td>11.276</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][B]</td>
<td>scc1/n319_s2/I3</td>
</tr>
<tr>
<td>11.793</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C16[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s2/F</td>
</tr>
<tr>
<td>12.490</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[2][B]</td>
<td>scc1/n341_s8/I3</td>
</tr>
<tr>
<td>12.861</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C14[2][B]</td>
<td style=" background: #97FFFF;">scc1/n341_s8/F</td>
</tr>
<tr>
<td>13.036</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>scc1/n341_s5/I3</td>
</tr>
<tr>
<td>13.363</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td style=" background: #97FFFF;">scc1/n341_s5/F</td>
</tr>
<tr>
<td>13.507</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td style=" font-weight:bold;">scc1/SccBank3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>scc1/SccBank3_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>scc1/SccBank3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.736, 28.166%; route: 7.268, 54.795%; tC2Q: 2.260, 17.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccBank2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>scc1/n319_s7/I0</td>
</tr>
<tr>
<td>9.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s7/F</td>
</tr>
<tr>
<td>9.843</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>scc1/n319_s5/I0</td>
</tr>
<tr>
<td>10.360</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C19[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s5/F</td>
</tr>
<tr>
<td>11.276</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][B]</td>
<td>scc1/n319_s2/I3</td>
</tr>
<tr>
<td>11.793</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C16[1][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s2/F</td>
</tr>
<tr>
<td>12.665</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>scc1/n319_s1/I1</td>
</tr>
<tr>
<td>13.235</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s1/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td style=" font-weight:bold;">scc1/SccBank2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>scc1/SccBank2_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>scc1/SccBank2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 27.370%; route: 7.314, 55.485%; tC2Q: 2.260, 17.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>12.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>13.018</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[1][B]</td>
<td>scc2/SccCh/n23_s6/I2</td>
</tr>
<tr>
<td>13.471</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C4[1][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>13.510</td>
<td>0.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[2][B]</td>
<td>scc2/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>14.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C4[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>15.626</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_rst_ch_b_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C10[1][A]</td>
<td>scc2/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C10[1][A]</td>
<td>scc2/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.207, 27.348%; route: 8.916, 57.960%; tC2Q: 2.260, 14.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/reg_vol_ch_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>12.491</td>
<td>4.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>scc1/SccCh/n183_s3/I1</td>
</tr>
<tr>
<td>12.944</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C10[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n183_s3/F</td>
</tr>
<tr>
<td>14.454</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C8[1][A]</td>
<td>scc2/SccCh/n183_s1/I0</td>
</tr>
<tr>
<td>15.003</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C8[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n183_s1/F</td>
</tr>
<tr>
<td>15.545</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C6[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/reg_vol_ch_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C6[0][A]</td>
<td>scc2/SccCh/reg_vol_ch_d_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C6[0][A]</td>
<td>scc2/SccCh/reg_vol_ch_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.445, 22.514%; route: 9.597, 62.717%; tC2Q: 2.260, 14.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>12.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>13.018</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[1][B]</td>
<td>scc2/SccCh/n23_s6/I2</td>
</tr>
<tr>
<td>13.471</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C4[1][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>14.476</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[3][A]</td>
<td>scc2/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>15.046</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R52C9[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>15.386</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[0][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/reg_freq_ch_b_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[0][B]</td>
<td>scc2/SccCh/reg_freq_ch_b_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C9[0][B]</td>
<td>scc2/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.222, 27.881%; route: 8.661, 57.195%; tC2Q: 2.260, 14.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>12.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>13.018</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[1][B]</td>
<td>scc2/SccCh/n23_s6/I2</td>
</tr>
<tr>
<td>13.471</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C4[1][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>14.476</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[3][A]</td>
<td>scc2/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>15.046</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R52C9[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>15.386</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[1][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/reg_freq_ch_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[1][B]</td>
<td>scc2/SccCh/reg_freq_ch_b_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C9[1][B]</td>
<td>scc2/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.222, 27.881%; route: 8.661, 57.195%; tC2Q: 2.260, 14.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>12.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>13.018</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[1][B]</td>
<td>scc2/SccCh/n23_s6/I2</td>
</tr>
<tr>
<td>13.471</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C4[1][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>14.476</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[3][A]</td>
<td>scc2/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>15.046</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R52C9[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>15.386</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/reg_freq_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[1][A]</td>
<td>scc2/SccCh/reg_freq_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C9[1][A]</td>
<td>scc2/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.222, 27.881%; route: 8.661, 57.195%; tC2Q: 2.260, 14.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>12.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>13.037</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_2_s2/I2</td>
</tr>
<tr>
<td>13.592</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_2_s2/F</td>
</tr>
<tr>
<td>15.735</td>
<td>2.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.754, 24.232%; route: 9.478, 61.180%; tC2Q: 2.260, 14.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>12.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>12.794</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C2[2][A]</td>
<td>scc2/SccCh/w_wave_adr_6_s2/I3</td>
</tr>
<tr>
<td>13.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C2[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_6_s2/F</td>
</tr>
<tr>
<td>15.559</td>
<td>2.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>scc2/SccCh/wavemem/iadr_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.716, 24.262%; route: 9.340, 60.982%; tC2Q: 2.260, 14.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>12.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>12.890</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_4_s2/I2</td>
</tr>
<tr>
<td>13.445</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_4_s2/F</td>
</tr>
<tr>
<td>15.507</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.754, 24.594%; route: 9.250, 60.600%; tC2Q: 2.260, 14.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>12.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>13.037</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_2_s2/I2</td>
</tr>
<tr>
<td>13.592</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_2_s2/F</td>
</tr>
<tr>
<td>15.441</td>
<td>1.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.754, 24.701%; route: 9.184, 60.428%; tC2Q: 2.260, 14.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s7/I1</td>
</tr>
<tr>
<td>12.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C2[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>scc2/SccCh/w_wave_adr_1_s2/I2</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_1_s2/F</td>
</tr>
<tr>
<td>15.400</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>scc2/SccCh/wavemem/iadr_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.754, 24.767%; route: 9.143, 60.322%; tC2Q: 2.260, 14.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[25]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccModeB_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.171</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>6.542</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>6.546</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I1</td>
</tr>
<tr>
<td>6.917</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[3][A]</td>
<td>cpu1/u0/A_i_2_s8/I0</td>
</tr>
<tr>
<td>7.492</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s8/F</td>
</tr>
<tr>
<td>7.664</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>cpu1/u0/A_i_2_s7/I1</td>
</tr>
<tr>
<td>8.219</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>50</td>
<td>R41C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td>n663_s12/I1</td>
</tr>
<tr>
<td>9.907</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td style=" background: #97FFFF;">n663_s12/F</td>
</tr>
<tr>
<td>10.079</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[3][A]</td>
<td>n663_s9/I3</td>
</tr>
<tr>
<td>10.634</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R29C25[3][A]</td>
<td style=" background: #97FFFF;">n663_s9/F</td>
</tr>
<tr>
<td>11.260</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[2][A]</td>
<td>scc1/n379_s4/I2</td>
</tr>
<tr>
<td>11.815</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/n379_s4/F</td>
</tr>
<tr>
<td>13.211</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[2][A]</td>
<td>scc2/n379_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C5[2][A]</td>
<td style=" background: #97FFFF;">scc2/n379_s1/F</td>
</tr>
<tr>
<td>14.117</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C4[2][A]</td>
<td style=" font-weight:bold;">scc2/SccModeB_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C4[2][A]</td>
<td>scc2/SccModeB_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C4[2][A]</td>
<td>scc2/SccModeB_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.613, 33.249%; route: 7.001, 50.461%; tC2Q: 2.260, 16.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.171</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>6.542</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>6.546</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I1</td>
</tr>
<tr>
<td>6.917</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>6.922</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[3][A]</td>
<td>cpu1/u0/A_i_2_s8/I0</td>
</tr>
<tr>
<td>7.492</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s8/F</td>
</tr>
<tr>
<td>7.664</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>cpu1/u0/A_i_2_s7/I1</td>
</tr>
<tr>
<td>8.219</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>50</td>
<td>R41C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>9.337</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td>n663_s12/I1</td>
</tr>
<tr>
<td>9.907</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td style=" background: #97FFFF;">n663_s12/F</td>
</tr>
<tr>
<td>10.079</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[3][A]</td>
<td>n663_s9/I3</td>
</tr>
<tr>
<td>10.634</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R29C25[3][A]</td>
<td style=" background: #97FFFF;">n663_s9/F</td>
</tr>
<tr>
<td>11.260</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[2][A]</td>
<td>scc1/n379_s4/I2</td>
</tr>
<tr>
<td>11.815</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C24[2][A]</td>
<td style=" background: #97FFFF;">scc1/n379_s4/F</td>
</tr>
<tr>
<td>13.211</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[2][A]</td>
<td>scc2/n379_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C5[2][A]</td>
<td style=" background: #97FFFF;">scc2/n379_s1/F</td>
</tr>
<tr>
<td>13.905</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td style=" font-weight:bold;">scc2/SccModeB_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td>scc2/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C5[2][B]</td>
<td>scc2/SccModeB_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.613, 33.765%; route: 6.789, 49.693%; tC2Q: 2.260, 16.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.079</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>7.392</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>8.119</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>8.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.107</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>opll/u_mmr/n365_s4/I0</td>
</tr>
<tr>
<td>10.624</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C13[1][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>12.066</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][A]</td>
<td>scc2/n12_s1/I1</td>
</tr>
<tr>
<td>12.519</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C5[3][A]</td>
<td style=" background: #97FFFF;">scc2/n12_s1/F</td>
</tr>
<tr>
<td>13.009</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td>scc2/n12_s0/I2</td>
</tr>
<tr>
<td>13.471</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">scc2/n12_s0/F</td>
</tr>
<tr>
<td>13.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">scc2/flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td>scc2/flag_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C2[0][A]</td>
<td>scc2/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.097, 30.973%; route: 6.871, 51.942%; tC2Q: 2.260, 17.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[0][B]</td>
<td>scc2/SccCh/w_wave_ce_s4/I3</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C5[0][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>11.985</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[3][A]</td>
<td>scc2/WavReq_s2/I0</td>
</tr>
<tr>
<td>12.438</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C2[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>12.451</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[3][B]</td>
<td>scc2/WavCpy_s3/I1</td>
</tr>
<tr>
<td>12.913</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C2[3][B]</td>
<td style=" background: #97FFFF;">scc2/WavCpy_s3/F</td>
</tr>
<tr>
<td>13.057</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[1][A]</td>
<td style=" font-weight:bold;">scc2/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[1][A]</td>
<td>scc2/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C2[1][A]</td>
<td>scc2/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.743, 29.210%; route: 6.811, 53.153%; tC2Q: 2.260, 17.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[1][B]</td>
<td>exp_slot3_req_w_s8/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C23[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>9.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C21[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.104</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[1][A]</td>
<td>scc2/n12_s2/I2</td>
</tr>
<tr>
<td>11.557</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R45C5[1][A]</td>
<td style=" background: #97FFFF;">scc2/n12_s2/F</td>
</tr>
<tr>
<td>11.763</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C4[3][A]</td>
<td>scc2/n319_s1/I2</td>
</tr>
<tr>
<td>12.312</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C4[3][A]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C4[1][A]</td>
<td style=" font-weight:bold;">scc2/SccBank2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C4[1][A]</td>
<td>scc2/SccBank2_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C4[1][A]</td>
<td>scc2/SccBank2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.377, 26.388%; route: 7.160, 55.952%; tC2Q: 2.260, 17.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[26]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.870</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>14.323</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>14.882</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>15.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.718, 29.580%; route: 8.972, 56.251%; tC2Q: 2.260, 14.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.870</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>14.323</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>14.877</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>megaram1/mega1/SccCh/n62_s4/I3</td>
</tr>
<tr>
<td>15.426</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n62_s4/F</td>
</tr>
<tr>
<td>16.185</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.718, 29.595%; route: 8.964, 56.228%; tC2Q: 2.260, 14.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.870</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>14.323</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>14.882</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>15.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>15.939</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.718, 30.059%; route: 8.718, 55.542%; tC2Q: 2.260, 14.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.870</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>14.323</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>14.882</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][A]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>15.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>15.939</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C22[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.718, 30.059%; route: 8.718, 55.542%; tC2Q: 2.260, 14.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.870</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>14.323</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>15.024</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[1][A]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>15.351</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>15.931</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C20[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.496, 28.659%; route: 8.932, 56.934%; tC2Q: 2.260, 14.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[27]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.833</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>14.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>15.241</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C28[3][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_5_s3/I3</td>
</tr>
<tr>
<td>15.796</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C28[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>16.855</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.826, 29.051%; route: 9.526, 57.344%; tC2Q: 2.260, 13.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.833</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>14.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>15.207</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s3/I3</td>
</tr>
<tr>
<td>15.724</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>16.707</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.788, 29.082%; route: 9.416, 57.190%; tC2Q: 2.260, 13.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.833</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>14.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>14.897</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[3][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_4_s3/I2</td>
</tr>
<tr>
<td>15.452</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C29[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_4_s3/F</td>
</tr>
<tr>
<td>16.573</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.826, 29.554%; route: 9.243, 56.605%; tC2Q: 2.260, 13.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.833</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>14.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>14.897</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C29[1][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_3_s3/I2</td>
</tr>
<tr>
<td>15.452</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C29[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_3_s3/F</td>
</tr>
<tr>
<td>16.573</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.826, 29.554%; route: 9.243, 56.605%; tC2Q: 2.260, 13.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>13.833</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>14.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>15.085</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_7_s3/I3</td>
</tr>
<tr>
<td>15.456</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C28[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_7_s3/F</td>
</tr>
<tr>
<td>16.488</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.642, 28.576%; route: 9.342, 57.511%; tC2Q: 2.260, 13.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[28]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[2][A]</td>
<td>megaram1/mega1/WavReq_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>13.585</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[0][B]</td>
<td>megaram1/mega1/n4_s0/I1</td>
</tr>
<tr>
<td>14.155</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C20[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n4_s0/F</td>
</tr>
<tr>
<td>14.879</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.286, 29.285%; route: 8.089, 55.273%; tC2Q: 2.260, 15.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[2][A]</td>
<td>megaram1/mega1/WavReq_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>13.585</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[1][B]</td>
<td>megaram1/mega1/WavCpy_s3/I1</td>
</tr>
<tr>
<td>14.134</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C20[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavCpy_s3/F</td>
</tr>
<tr>
<td>14.278</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.265, 30.388%; route: 7.510, 53.509%; tC2Q: 2.260, 16.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.791</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[2][A]</td>
<td>megaram1/mega1/WavReq_s2/I1</td>
</tr>
<tr>
<td>13.162</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>13.420</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/n16_s3/I1</td>
</tr>
<tr>
<td>13.882</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n16_s3/F</td>
</tr>
<tr>
<td>13.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.178, 30.634%; route: 7.200, 52.795%; tC2Q: 2.260, 16.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.941</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td>megaram1/mega1/n319_s8/I2</td>
</tr>
<tr>
<td>13.403</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R47C22[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s8/F</td>
</tr>
<tr>
<td>13.767</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[2][B]</td>
<td>megaram1/mega1/SccBank2_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C21[2][B]</td>
<td>megaram1/mega1/SccBank2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.807, 28.151%; route: 7.456, 55.137%; tC2Q: 2.260, 16.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>scc1/n12_s8/I3</td>
</tr>
<tr>
<td>8.816</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s8/F</td>
</tr>
<tr>
<td>9.472</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>scc1/n12_s4/I2</td>
</tr>
<tr>
<td>9.925</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s4/F</td>
</tr>
<tr>
<td>10.875</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>megaram1/mega1/n319_s5/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C21[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s5/F</td>
</tr>
<tr>
<td>11.915</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I1</td>
</tr>
<tr>
<td>12.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>12.941</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td>megaram1/mega1/n319_s8/I2</td>
</tr>
<tr>
<td>13.403</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R47C22[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s8/F</td>
</tr>
<tr>
<td>13.767</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>megaram1/mega1/SccBank2_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>megaram1/mega1/SccBank2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.807, 28.151%; route: 7.456, 55.137%; tC2Q: 2.260, 16.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[29]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_wave_ce_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.217</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C25[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s8/I1</td>
</tr>
<tr>
<td>6.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s8/F</td>
</tr>
<tr>
<td>7.846</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C28[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_wave_ce_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[1][B]</td>
<td>megaram1/mega1/SccCh/ff_wave_ce_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_wave_ce_s0</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C28[1][B]</td>
<td>megaram1/mega1/SccCh/ff_wave_ce_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.998, 34.398%; route: 3.578, 61.607%; tC2Q: 0.232, 3.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s2/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R52C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s2/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 34.025%; route: 3.444, 61.811%; tC2Q: 0.232, 4.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s2/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R52C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s2/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_a_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C25[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 34.025%; route: 3.444, 61.811%; tC2Q: 0.232, 4.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s2/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R52C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s2/F</td>
</tr>
<tr>
<td>7.500</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 34.709%; route: 3.335, 61.044%; tC2Q: 0.232, 4.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s2/I2</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R52C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s2/F</td>
</tr>
<tr>
<td>7.249</td>
<td>0.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_c_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 36.381%; route: 3.084, 59.167%; tC2Q: 0.232, 4.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[30]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.261</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>megaram1/mega1/SccCh/n62_s4/I3</td>
</tr>
<tr>
<td>7.810</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n62_s4/F</td>
</tr>
<tr>
<td>8.569</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 37.433%; route: 3.855, 59.015%; tC2Q: 0.232, 3.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[1][B]</td>
<td>megaram1/mega1/SccCh/n49_s5/I3</td>
</tr>
<tr>
<td>7.204</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C23[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n49_s5/F</td>
</tr>
<tr>
<td>7.928</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_c_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 40.032%; route: 3.300, 56.029%; tC2Q: 0.232, 3.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.261</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C25[0][A]</td>
<td>megaram1/mega1/SccCh/n23_s11/I3</td>
</tr>
<tr>
<td>7.723</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s11/F</td>
</tr>
<tr>
<td>7.867</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_a_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C25[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 40.450%; route: 3.239, 55.571%; tC2Q: 0.232, 3.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>7.151</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C22[0][A]</td>
<td>megaram1/mega1/SccCh/n75_s5/I3</td>
</tr>
<tr>
<td>7.478</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C22[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n75_s5/F</td>
</tr>
<tr>
<td>7.834</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 38.349%; route: 3.342, 57.648%; tC2Q: 0.232, 4.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>2.038</td>
<td>2.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>2.270</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/Q</td>
</tr>
<tr>
<td>2.665</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>megaram1/mega1/n319_s6/I0</td>
</tr>
<tr>
<td>3.220</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>4.153</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I2</td>
</tr>
<tr>
<td>4.670</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>5.176</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>6.707</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[3][A]</td>
<td>megaram1/mega1/SccCh/n36_s5/I3</td>
</tr>
<tr>
<td>7.204</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C23[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n36_s5/F</td>
</tr>
<tr>
<td>7.349</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_b_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C23[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 44.399%; route: 2.721, 51.233%; tC2Q: 0.232, 4.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[31]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>7.945</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[1][B]</td>
<td>n968_s2/I0</td>
</tr>
<tr>
<td>8.316</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R32C20[1][B]</td>
<td style=" background: #97FFFF;">n968_s2/F</td>
</tr>
<tr>
<td>9.715</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C11[1][A]</td>
<td>scc1/n319_s10/I1</td>
</tr>
<tr>
<td>10.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C11[1][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s10/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C20[1][B]</td>
<td>megaram1/n664_s2/I1</td>
</tr>
<tr>
<td>11.310</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C20[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n664_s2/F</td>
</tr>
<tr>
<td>11.455</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.837, 25.305%; route: 6.114, 54.537%; tC2Q: 2.260, 20.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[32]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.749</td>
<td>2.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[2][A]</td>
<td>scc1/SccCh/n187_s3/I0</td>
</tr>
<tr>
<td>11.202</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R48C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n187_s3/F</td>
</tr>
<tr>
<td>12.579</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][A]</td>
<td>megaram1/ff_ram_ena_s3/I3</td>
</tr>
<tr>
<td>13.041</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[2][A]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s3/F</td>
</tr>
<tr>
<td>13.369</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.358, 25.583%; route: 7.508, 57.199%; tC2Q: 2.260, 17.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[33]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.526</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>megaram1/n339_s5/I3</td>
</tr>
<tr>
<td>10.988</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][B]</td>
<td>megaram1/n339_s3/I3</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R45C22[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s3/F</td>
</tr>
<tr>
<td>11.793</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C24[3][A]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>12.363</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>12.908</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[2][A]</td>
<td>megaram1/ff_memreg[2]_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C28[2][A]</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.527, 27.850%; route: 6.877, 54.305%; tC2Q: 2.260, 17.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.526</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>megaram1/n339_s5/I3</td>
</tr>
<tr>
<td>10.988</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][B]</td>
<td>megaram1/n339_s3/I3</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R45C22[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s3/F</td>
</tr>
<tr>
<td>11.793</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C24[3][A]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>12.363</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>12.908</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[0][B]</td>
<td>megaram1/ff_memreg[2]_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C29[0][B]</td>
<td>megaram1/ff_memreg[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.527, 27.850%; route: 6.877, 54.305%; tC2Q: 2.260, 17.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.526</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>megaram1/n339_s5/I3</td>
</tr>
<tr>
<td>10.988</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][B]</td>
<td>megaram1/n339_s3/I3</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R45C22[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s3/F</td>
</tr>
<tr>
<td>11.793</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C24[3][A]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>12.363</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>12.908</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[1][B]</td>
<td>megaram1/ff_memreg[2]_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C28[1][B]</td>
<td>megaram1/ff_memreg[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.527, 27.850%; route: 6.877, 54.305%; tC2Q: 2.260, 17.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.526</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>megaram1/n339_s5/I3</td>
</tr>
<tr>
<td>10.988</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][B]</td>
<td>megaram1/n339_s3/I3</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R45C22[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s3/F</td>
</tr>
<tr>
<td>11.793</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C24[3][A]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>12.363</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>12.908</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][A]</td>
<td>megaram1/ff_memreg[2]_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C29[2][A]</td>
<td>megaram1/ff_memreg[2]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.527, 27.850%; route: 6.877, 54.305%; tC2Q: 2.260, 17.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.123</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.526</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>megaram1/n339_s5/I3</td>
</tr>
<tr>
<td>10.988</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][B]</td>
<td>megaram1/n339_s3/I3</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R45C22[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s3/F</td>
</tr>
<tr>
<td>11.793</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C24[3][A]</td>
<td>megaram1/n331_s1/I1</td>
</tr>
<tr>
<td>12.363</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>12.908</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>megaram1/ff_memreg[2]_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C28[1][A]</td>
<td>megaram1/ff_memreg[2]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.527, 27.850%; route: 6.877, 54.305%; tC2Q: 2.260, 17.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[34]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.801</td>
<td>2.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I0</td>
</tr>
<tr>
<td>11.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>12.072</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[1][B]</td>
<td style=" font-weight:bold;">config0_ff_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[1][B]</td>
<td>config0_ff_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[1][B]</td>
<td>config0_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 25.294%; route: 6.577, 55.601%; tC2Q: 2.260, 19.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.801</td>
<td>2.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I0</td>
</tr>
<tr>
<td>11.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>12.049</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" font-weight:bold;">config0_ff_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>config0_ff_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>config0_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 25.344%; route: 6.554, 55.512%; tC2Q: 2.260, 19.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.801</td>
<td>2.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I0</td>
</tr>
<tr>
<td>11.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>12.049</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][B]</td>
<td style=" font-weight:bold;">config0_ff_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][B]</td>
<td>config0_ff_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C24[0][B]</td>
<td>config0_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 25.344%; route: 6.554, 55.512%; tC2Q: 2.260, 19.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.801</td>
<td>2.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I0</td>
</tr>
<tr>
<td>11.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>12.049</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[2][B]</td>
<td style=" font-weight:bold;">config0_ff_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[2][B]</td>
<td>config0_ff_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C24[2][B]</td>
<td>config0_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 25.344%; route: 6.554, 55.512%; tC2Q: 2.260, 19.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>6.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>6.631</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>7.093</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>7.095</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>8.098</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.801</td>
<td>2.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I0</td>
</tr>
<tr>
<td>11.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>12.040</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td style=" font-weight:bold;">config0_ff_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>config0_ff_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>config0_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.992, 25.363%; route: 6.545, 55.480%; tC2Q: 2.260, 19.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[35]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[36]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.132</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.587</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 18.843%; route: 6.134, 59.308%; tC2Q: 2.260, 21.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.132</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.582</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 18.852%; route: 6.129, 59.288%; tC2Q: 2.260, 21.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.132</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.553</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 18.905%; route: 6.101, 59.174%; tC2Q: 2.260, 21.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.132</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.539</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bios1/mem_r_mem_r_1_5_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 18.929%; route: 6.087, 59.121%; tC2Q: 2.260, 21.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[12]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.552</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.984</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>cpu1/u0/n1098_s1/I3</td>
</tr>
<tr>
<td>6.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>n654_s9/I0</td>
</tr>
<tr>
<td>7.644</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">n654_s9/F</td>
</tr>
<tr>
<td>8.670</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>9.132</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.384</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 19.220%; route: 5.931, 58.492%; tC2Q: 2.260, 22.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.552</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C3[2][A]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C3[2][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>15.212</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/n227_s3/I1</td>
</tr>
<tr>
<td>15.556</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td style=" background: #97FFFF;">cpu1/n227_s3/F</td>
</tr>
<tr>
<td>15.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 49.437%; route: 0.543, 36.845%; tC2Q: 0.202, 13.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[1][B]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R33C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>10.074</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[1][B]</td>
<td>cpu1/n247_s1/I3</td>
</tr>
<tr>
<td>10.309</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R34C2[1][B]</td>
<td style=" background: #97FFFF;">cpu1/n247_s1/F</td>
</tr>
<tr>
<td>10.599</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][B]</td>
<td>cpu1/n249_s0/I1</td>
</tr>
<tr>
<td>10.889</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n249_s0/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C7[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C7[2][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 26.916%; route: 1.224, 62.728%; tC2Q: 0.202, 10.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>cpu1/u0/IR_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>53</td>
<td>R25C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_7_s0/Q</td>
</tr>
<tr>
<td>10.218</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[3][B]</td>
<td>cpu1/n216_s8/I2</td>
</tr>
<tr>
<td>10.508</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C3[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n216_s8/F</td>
</tr>
<tr>
<td>10.511</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C3[2][B]</td>
<td>cpu1/n216_s1/I2</td>
</tr>
<tr>
<td>10.895</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R32C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/n216_s1/F</td>
</tr>
<tr>
<td>11.531</td>
<td>0.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C9[1][B]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.674, 32.285%; route: 1.212, 58.039%; tC2Q: 0.202, 9.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R34C2[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>15.016</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>cpu_din_0_s13/I3</td>
</tr>
<tr>
<td>15.306</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s13/F</td>
</tr>
<tr>
<td>15.428</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[1][B]</td>
<td>cpu_din_0_s2/I1</td>
</tr>
<tr>
<td>15.660</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>15.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[1][A]</td>
<td>cpu_din_0_s1/I0</td>
</tr>
<tr>
<td>16.028</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>16.035</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu_din_0_s0/I2</td>
</tr>
<tr>
<td>16.267</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>16.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.118, 51.202%; route: 0.863, 39.547%; tC2Q: 0.202, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C3[0][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R33C3[0][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>14.971</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>cpu_din_3_s45/I3</td>
</tr>
<tr>
<td>15.206</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s45/F</td>
</tr>
<tr>
<td>15.710</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I2</td>
</tr>
<tr>
<td>16.094</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>16.381</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>16.671</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>16.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.909, 35.134%; route: 1.476, 57.058%; tC2Q: 0.202, 7.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13[0][B]</td>
<td>cpu1/u0/RegBusA_r_9_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C13[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_9_s0/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td>cpu1/u0/RegDIH_1_s1/I0</td>
</tr>
<tr>
<td>9.998</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_1_s1/F</td>
</tr>
<tr>
<td>10.002</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][A]</td>
<td>cpu1/u0/RegDIH_1_s0/I0</td>
</tr>
<tr>
<td>10.292</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>10.423</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C13</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 53.284%; route: 0.257, 26.198%; tC2Q: 0.201, 20.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13[0][B]</td>
<td>cpu1/u0/RegBusA_r_9_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C13[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_9_s0/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td>cpu1/u0/RegDIH_1_s1/I0</td>
</tr>
<tr>
<td>9.998</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_1_s1/F</td>
</tr>
<tr>
<td>10.002</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][A]</td>
<td>cpu1/u0/RegDIH_1_s0/I0</td>
</tr>
<tr>
<td>10.292</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>10.572</td>
<td>0.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C11</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 46.252%; route: 0.406, 35.939%; tC2Q: 0.201, 17.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13[1][B]</td>
<td>cpu1/u0/RegBusA_r_11_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_11_s0/Q</td>
</tr>
<tr>
<td>9.895</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[1][B]</td>
<td>cpu1/u0/RegDIH_3_s1/I0</td>
</tr>
<tr>
<td>10.127</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C14[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_3_s1/F</td>
</tr>
<tr>
<td>10.130</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[2][B]</td>
<td>cpu1/u0/RegDIH_3_s0/I0</td>
</tr>
<tr>
<td>10.494</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C14[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>10.625</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C13</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 50.425%; route: 0.384, 32.484%; tC2Q: 0.202, 17.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[1][A]</td>
<td>cpu1/u0/RegBusA_r_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_2_s0/Q</td>
</tr>
<tr>
<td>9.906</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>cpu1/u0/RegDIL_2_s1/I0</td>
</tr>
<tr>
<td>10.138</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_2_s1/F</td>
</tr>
<tr>
<td>10.141</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[3][A]</td>
<td>cpu1/u0/RegDIL_2_s0/I0</td>
</tr>
<tr>
<td>10.376</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R43C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_2_s0/F</td>
</tr>
<tr>
<td>10.639</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_0_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C12</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 39.051%; route: 0.527, 44.057%; tC2Q: 0.202, 16.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td>cpu1/u0/RegBusA_r_13_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_13_s0/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td>cpu1/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>10.130</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>10.253</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][A]</td>
<td>cpu1/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>10.543</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>10.667</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 53.465%; route: 0.368, 30.103%; tC2Q: 0.201, 16.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/BusB_0_s302</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/IR_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>99</td>
<td>R23C10[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_2_s0/Q</td>
</tr>
<tr>
<td>9.785</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/BusB_0_s302/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>cpu1/u0/BusB_0_s302/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>cpu1/u0/BusB_0_s302</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 40.762%; tC2Q: 0.202, 59.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/update_addr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/update_addr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td>cpu1/u0/update_addr_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C19[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/update_addr_s1/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td>cpu1/u0/n324_s4/I2</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n324_s4/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/update_addr_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td>cpu1/u0/update_addr_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C19[1][A]</td>
<td>cpu1/u0/update_addr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>cpu1/u0/R_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R38C16[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_0_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>cpu1/u0/n1119_s0/I1</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1119_s0/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>cpu1/u0/R_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>cpu1/u0/R_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R38C16[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_3_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>cpu1/u0/n1116_s0/I2</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1116_s0/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>cpu1/u0/R_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>cpu1/u0/R_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>cpu1/u0/R_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_5_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>cpu1/u0/n1114_s0/I2</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1114_s0/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>cpu1/u0/R_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.552</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C3[2][B]</td>
<td>cpu1/RD_s3/I2</td>
</tr>
<tr>
<td>14.936</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>15.064</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C3[0][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C3[0][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C3[0][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 39.172%; route: 0.394, 40.222%; tC2Q: 0.202, 20.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[1][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R34C2[1][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.552</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C3[2][A]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.936</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C3[2][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>15.212</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[3][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>15.603</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C2[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>15.730</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C2[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 47.060%; route: 0.670, 40.673%; tC2Q: 0.202, 12.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>10.070</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.461</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>297</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C7[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C7[2][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.010%; route: 1.268, 68.136%; tC2Q: 0.202, 10.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>10.070</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.461</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>297</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.426</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C9[1][B]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C9[1][B]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 19.727%; route: 1.389, 70.081%; tC2Q: 0.202, 10.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>10.070</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.461</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>297</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.702</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.312%; route: 1.666, 73.744%; tC2Q: 0.202, 8.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C33[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n573_s5/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n573_s5/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C30[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C30[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n570_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n570_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C31[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n566_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n566_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C31[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C31[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n564_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n564_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C32[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n560_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n560_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C53[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>memory_ctrl/n223_s12/I2</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n223_s12/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C53[0][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C53[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/n181_s12/I1</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C53[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C53[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/n202_s12/I2</td>
</tr>
<tr>
<td>9.939</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C53[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td>memory_ctrl/n222_s13/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s13/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C53[2][B]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C53[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.768</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td>memory_ctrl/n201_s13/I2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C53[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s7/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C53[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C46[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[0][A]</td>
<td>memory_ctrl/vram/n117_s5/I0</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C46[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n117_s5/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C46[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C46[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C45[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td>memory_ctrl/vram/n118_s1/I2</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n118_s1/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C45[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R2C45[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/Q</td>
</tr>
<tr>
<td>9.659</td>
<td>0.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>memory_ctrl/vram/n338_s6/I3</td>
</tr>
<tr>
<td>9.891</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n338_s6/F</td>
</tr>
<tr>
<td>9.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C45[0][A]</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 51.850%; route: 0.013, 3.005%; tC2Q: 0.202, 45.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C45[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>memory_ctrl/vram/n119_s1/I1</td>
</tr>
<tr>
<td>10.014</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n119_s1/F</td>
</tr>
<tr>
<td>10.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_write_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemWR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C54[0][B]</td>
<td>memory_ctrl/sdram_write_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C54[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_write_s0/Q</td>
</tr>
<tr>
<td>10.142</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C52[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemWR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C52[2][A]</td>
<td>memory_ctrl/vram/MemWR_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C52[2][A]</td>
<td>memory_ctrl/vram/MemWR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.630</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I0</td>
</tr>
<tr>
<td>11.021</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>ppi_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>ppi_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 34.012%; route: 1.014, 55.067%; tC2Q: 0.201, 10.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.630</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I0</td>
</tr>
<tr>
<td>11.021</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>11.287</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 33.957%; route: 1.017, 55.140%; tC2Q: 0.201, 10.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.630</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I0</td>
</tr>
<tr>
<td>11.021</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>11.287</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>ppi_port_a_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C22[2][A]</td>
<td>ppi_port_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 33.957%; route: 1.017, 55.140%; tC2Q: 0.201, 10.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.630</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I0</td>
</tr>
<tr>
<td>11.021</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>11.407</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 31.879%; route: 1.137, 57.885%; tC2Q: 0.201, 10.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>121</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.630</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[0][A]</td>
<td>ppi_req_w_port_a_s1/I0</td>
</tr>
<tr>
<td>11.021</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C22[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_w_port_a_s1/F</td>
</tr>
<tr>
<td>11.407</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>ppi_port_a_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C22[0][B]</td>
<td>ppi_port_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 31.879%; route: 1.137, 57.885%; tC2Q: 0.201, 10.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>2.462</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[1][B]</td>
<td>cpu_din_2_s23/I1</td>
</tr>
<tr>
<td>2.752</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s23/F</td>
</tr>
<tr>
<td>2.755</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[1][A]</td>
<td>cpu_din_2_s15/I0</td>
</tr>
<tr>
<td>3.119</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s15/F</td>
</tr>
<tr>
<td>3.123</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[2][A]</td>
<td>cpu_din_2_s6/I3</td>
</tr>
<tr>
<td>3.355</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C28[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s6/F</td>
</tr>
<tr>
<td>3.358</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[0][A]</td>
<td>cpu_din_2_s1/I3</td>
</tr>
<tr>
<td>3.668</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>4.175</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>4.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.428, 54.183%; route: 1.006, 38.153%; tC2Q: 0.202, 7.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td>cpu_din_5_s7/I1</td>
</tr>
<tr>
<td>2.775</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s7/F</td>
</tr>
<tr>
<td>3.020</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>cpu_din_5_s1/I3</td>
</tr>
<tr>
<td>3.330</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>4.180</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>4.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.910, 34.459%; route: 1.529, 57.892%; tC2Q: 0.202, 7.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>0.830</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[3][B]</td>
<td>cpu_din_6_s7/I1</td>
</tr>
<tr>
<td>2.862</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C27[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s7/F</td>
</tr>
<tr>
<td>3.133</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>cpu_din_6_s1/I3</td>
</tr>
<tr>
<td>3.443</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>3.988</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>4.220</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.832, 31.042%; route: 1.646, 61.422%; tC2Q: 0.202, 7.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td>cpu_din_1_s10/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s10/F</td>
</tr>
<tr>
<td>2.844</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>cpu_din_1_s4/I2</td>
</tr>
<tr>
<td>3.208</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s4/F</td>
</tr>
<tr>
<td>3.212</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>cpu_din_1_s1/I2</td>
</tr>
<tr>
<td>3.603</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>4.014</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu_din_1_s0/I2</td>
</tr>
<tr>
<td>4.304</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>4.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 50.970%; route: 1.153, 41.723%; tC2Q: 0.202, 7.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2609</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>cpu_din_7_s7/I1</td>
</tr>
<tr>
<td>2.822</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s7/F</td>
</tr>
<tr>
<td>3.082</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>cpu_din_7_s1/I3</td>
</tr>
<tr>
<td>3.392</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>4.074</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>4.364</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>4.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C10[2][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.835, 29.558%; route: 1.788, 63.292%; tC2Q: 0.202, 7.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.644</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>2.800</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu_din_0_s0/I0</td>
</tr>
<tr>
<td>3.090</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>3.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C22[2][B]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.247</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.681, 41.315%; route: 0.765, 46.430%; tC2Q: 0.202, 12.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.644</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>2.826</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>3.116</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.247</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.681, 40.661%; route: 0.792, 47.278%; tC2Q: 0.202, 12.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.644</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>2.812</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu_din_1_s0/I0</td>
</tr>
<tr>
<td>3.176</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>3.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C21[2][B]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.247</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.755, 43.529%; route: 0.777, 44.825%; tC2Q: 0.202, 11.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.644</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>2.934</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu_din_2_s0/I0</td>
</tr>
<tr>
<td>3.278</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.247</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.735, 40.023%; route: 0.899, 48.978%; tC2Q: 0.202, 10.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.644</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>2.980</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[3][A]</td>
<td>cpu_din_6_s4/I3</td>
</tr>
<tr>
<td>3.212</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s4/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu_din_6_s0/I3</td>
</tr>
<tr>
<td>3.506</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.247</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.913, 44.233%; route: 0.949, 45.981%; tC2Q: 0.202, 9.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>9.909</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>exp_slot3_req_w_s5/I0</td>
</tr>
<tr>
<td>10.300</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R38C23[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>10.675</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>10.910</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.037</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[1][B]</td>
<td style=" font-weight:bold;">exp_slot3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[1][B]</td>
<td>exp_slot3_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C20[1][B]</td>
<td>exp_slot3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 39.273%; route: 0.766, 48.054%; tC2Q: 0.202, 12.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>9.909</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>exp_slot3_req_w_s5/I0</td>
</tr>
<tr>
<td>10.300</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R38C23[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>10.675</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>10.910</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.037</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[1][A]</td>
<td>exp_slot3_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C21[1][A]</td>
<td>exp_slot3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 39.273%; route: 0.766, 48.054%; tC2Q: 0.202, 12.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>9.909</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>exp_slot3_req_w_s5/I0</td>
</tr>
<tr>
<td>10.300</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R38C23[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>10.675</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>10.910</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.037</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[1][A]</td>
<td>exp_slot3_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C20[1][A]</td>
<td>exp_slot3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 39.273%; route: 0.766, 48.054%; tC2Q: 0.202, 12.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>9.909</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>exp_slot3_req_w_s5/I0</td>
</tr>
<tr>
<td>10.300</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R38C23[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>10.675</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>10.910</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.298</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][A]</td>
<td>exp_slot3_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C16[2][A]</td>
<td>exp_slot3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 33.759%; route: 1.026, 55.347%; tC2Q: 0.202, 10.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>9.909</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>exp_slot3_req_w_s5/I0</td>
</tr>
<tr>
<td>10.300</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R38C23[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>10.675</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>10.910</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C21[0][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][B]</td>
<td style=" font-weight:bold;">exp_slot3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][B]</td>
<td>exp_slot3_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C11[0][B]</td>
<td>exp_slot3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 31.244%; route: 1.176, 58.674%; tC2Q: 0.202, 10.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C15[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>53</td>
<td>R36C15[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.289</td>
<td>0.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 27.780%; route: 0.410, 48.459%; tC2Q: 0.201, 23.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C15[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>53</td>
<td>R36C15[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.289</td>
<td>0.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_2_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 27.780%; route: 0.410, 48.459%; tC2Q: 0.201, 23.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s51</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td>cpu1/u0/A_i_14_s51/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s51/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[1][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>47</td>
<td>R32C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.356%; route: 0.529, 54.812%; tC2Q: 0.201, 20.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s51</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td>cpu1/u0/A_i_14_s51/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s51/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[1][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>47</td>
<td>R32C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.356%; route: 0.529, 54.812%; tC2Q: 0.201, 20.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C15[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>53</td>
<td>R36C15[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.279%; route: 0.532, 54.956%; tC2Q: 0.201, 20.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C15[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>53</td>
<td>R36C15[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.436</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 23.667%; route: 0.557, 56.090%; tC2Q: 0.201, 20.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s448</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C18[1][A]</td>
<td>cpu1/u0/A_i_14_s448/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C18[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s448/Q</td>
</tr>
<tr>
<td>9.896</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[3][A]</td>
<td>cpu1/u0/A_i_13_s10/I2</td>
</tr>
<tr>
<td>10.131</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R38C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s10/F</td>
</tr>
<tr>
<td>10.699</td>
<td>0.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.719%; route: 0.818, 65.191%; tC2Q: 0.202, 16.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s59</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td>cpu1/u0/A_i_14_s59/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s59/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>cpu1/u0/A_i_2_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R41C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.556%; route: 0.830, 65.573%; tC2Q: 0.201, 15.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[0][B]</td>
<td>cpu1/u0/A_i_14_s55/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C16[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s55/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[0][A]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R34C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.498%; route: 0.834, 65.680%; tC2Q: 0.201, 15.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s448</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C18[1][A]</td>
<td>cpu1/u0/A_i_14_s448/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C18[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s448/Q</td>
</tr>
<tr>
<td>9.896</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[3][A]</td>
<td>cpu1/u0/A_i_13_s10/I2</td>
</tr>
<tr>
<td>10.131</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R38C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s10/F</td>
</tr>
<tr>
<td>10.726</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_4_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>subrom1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>subrom1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.321%; route: 0.846, 65.931%; tC2Q: 0.202, 15.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C15[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>53</td>
<td>R36C15[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.409</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_2_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.335%; route: 0.530, 54.850%; tC2Q: 0.201, 20.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s59</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td>cpu1/u0/A_i_14_s59/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s59/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>cpu1/u0/A_i_2_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R41C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.543</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_1_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>logo1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.368%; route: 0.664, 60.356%; tC2Q: 0.201, 18.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C15[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C15[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>53</td>
<td>R36C15[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.569</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>logo1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.878%; route: 0.690, 61.265%; tC2Q: 0.201, 17.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s59</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td>cpu1/u0/A_i_14_s59/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s59/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>cpu1/u0/A_i_2_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R41C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.569</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_2_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.873%; route: 0.690, 61.275%; tC2Q: 0.201, 17.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s448</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C18[1][A]</td>
<td>cpu1/u0/A_i_14_s448/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C18[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s448/Q</td>
</tr>
<tr>
<td>9.896</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[3][A]</td>
<td>cpu1/u0/A_i_13_s10/I2</td>
</tr>
<tr>
<td>10.131</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R38C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s10/F</td>
</tr>
<tr>
<td>10.577</td>
<td>0.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_2_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.733%; route: 0.696, 61.445%; tC2Q: 0.202, 17.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[2][B]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R35C15[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.189</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td>cpu1/u0/A_i_1_s7/I2</td>
</tr>
<tr>
<td>10.424</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R41C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>11.011</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>n1129_s2/I0</td>
</tr>
<tr>
<td>11.321</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">n1129_s2/F</td>
</tr>
<tr>
<td>11.454</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>mapper_reg0_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>mapper_reg0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 27.114%; route: 1.263, 62.836%; tC2Q: 0.202, 10.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[2][B]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R35C15[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.189</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td>cpu1/u0/A_i_1_s7/I2</td>
</tr>
<tr>
<td>10.424</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R41C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>10.984</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td>n1105_s4/I0</td>
</tr>
<tr>
<td>11.219</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C26[3][B]</td>
<td style=" background: #97FFFF;">n1105_s4/F</td>
</tr>
<tr>
<td>11.468</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>mapper_reg3_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>mapper_reg3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 23.215%; route: 1.353, 66.807%; tC2Q: 0.202, 9.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[2][B]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R35C15[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.189</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td>cpu1/u0/A_i_1_s7/I2</td>
</tr>
<tr>
<td>10.424</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R41C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>10.984</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>n1113_s2/I1</td>
</tr>
<tr>
<td>11.219</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">n1113_s2/F</td>
</tr>
<tr>
<td>11.471</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>mapper_reg2_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>mapper_reg2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 23.184%; route: 1.355, 66.851%; tC2Q: 0.202, 9.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[2][B]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R35C15[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.189</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td>cpu1/u0/A_i_1_s7/I2</td>
</tr>
<tr>
<td>10.424</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R41C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>10.984</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td>n1105_s4/I0</td>
</tr>
<tr>
<td>11.219</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C26[3][B]</td>
<td style=" background: #97FFFF;">n1105_s4/F</td>
</tr>
<tr>
<td>11.472</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>mapper_reg3_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>mapper_reg3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 23.170%; route: 1.356, 66.872%; tC2Q: 0.202, 9.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[2][B]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R35C15[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.189</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td>cpu1/u0/A_i_1_s7/I2</td>
</tr>
<tr>
<td>10.424</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R41C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>10.984</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td>n1105_s4/I0</td>
</tr>
<tr>
<td>11.219</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C26[3][B]</td>
<td style=" background: #97FFFF;">n1105_s4/F</td>
</tr>
<tr>
<td>11.472</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>mapper_reg3_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>mapper_reg3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 23.170%; route: 1.356, 66.872%; tC2Q: 0.202, 9.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[0][B]</td>
<td>memory_ctrl/vram/data_15_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C51[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_15_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C51[3][B]</td>
<td>memory_ctrl/vram/sdram_dout16_15_s/I1</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C51[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_15_s/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[2][A]</td>
<td>memory_ctrl/n85_s0/I1</td>
</tr>
<tr>
<td>10.343</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C51[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n85_s0/F</td>
</tr>
<tr>
<td>10.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C51[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C51[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 64.368%; route: 0.120, 13.286%; tC2Q: 0.201, 22.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C51[1][A]</td>
<td>memory_ctrl/vram/data_9_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C51[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_9_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C51[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_9_s/I1</td>
</tr>
<tr>
<td>10.105</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C51[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_9_s/F</td>
</tr>
<tr>
<td>10.113</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C51[2][B]</td>
<td>memory_ctrl/n91_s0/I1</td>
</tr>
<tr>
<td>10.345</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C51[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n91_s0/F</td>
</tr>
<tr>
<td>10.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C51[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C51[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C51[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 63.930%; route: 0.124, 13.761%; tC2Q: 0.201, 22.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C49[2][B]</td>
<td>memory_ctrl/vram/data_4_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C49[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_4_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C49[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_4_s/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C49[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_4_s/F</td>
</tr>
<tr>
<td>10.119</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C50[2][A]</td>
<td>memory_ctrl/n88_s0/I0</td>
</tr>
<tr>
<td>10.409</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C50[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n88_s0/F</td>
</tr>
<tr>
<td>10.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C50[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C50[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C50[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 54.059%; route: 0.243, 25.125%; tC2Q: 0.201, 20.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[0][A]</td>
<td>memory_ctrl/vram/data_13_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C51[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_13_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C51[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_13_s/I1</td>
</tr>
<tr>
<td>10.125</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C51[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_13_s/F</td>
</tr>
<tr>
<td>10.133</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C51[2][B]</td>
<td>memory_ctrl/n87_s0/I1</td>
</tr>
<tr>
<td>10.423</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C51[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n87_s0/F</td>
</tr>
<tr>
<td>10.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C51[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C51[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 66.804%; route: 0.124, 12.665%; tC2Q: 0.201, 20.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C50[2][B]</td>
<td>memory_ctrl/vram/data_8_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C50[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_8_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C50[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_8_s/I1</td>
</tr>
<tr>
<td>10.051</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C50[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_8_s/F</td>
</tr>
<tr>
<td>10.177</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C50[2][B]</td>
<td>memory_ctrl/n92_s0/I1</td>
</tr>
<tr>
<td>10.467</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C50[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n92_s0/F</td>
</tr>
<tr>
<td>10.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C50[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C50[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C50[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.580, 56.663%; route: 0.243, 23.701%; tC2Q: 0.201, 19.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C15[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C15[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_e_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C15[0][A]</td>
<td>scc1/SccCh/n571_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n571_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C15[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_e_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C15[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C15[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_ptr_ch_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_ptr_ch_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_d_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_d_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td>scc1/SccCh/n513_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n513_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_d_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C16[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_cnt_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_cnt_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R49C11[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_0_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>scc1/SccCh/n604_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n604_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C11[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[0][A]</td>
<td>scc1/SccCh/n601_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n601_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C11[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_cnt_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_cnt_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R48C11[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][A]</td>
<td>scc1/SccCh/n600_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n600_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C11[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[0][A]</td>
<td>cpu1/u0/DO_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>55</td>
<td>R40C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_5_s0/Q</td>
</tr>
<tr>
<td>10.534</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.888, 81.473%; tC2Q: 0.202, 18.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[0][A]</td>
<td>cpu1/u0/DO_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>108</td>
<td>R39C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_2_s0/Q</td>
</tr>
<tr>
<td>10.539</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.893, 81.552%; tC2Q: 0.202, 18.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.787</td>
<td>0.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_ce_s1/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_ce_s1/F</td>
</tr>
<tr>
<td>10.305</td>
<td>0.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C17[1][B]</td>
<td>scc1/SccCh/w_wave_we_s1/I1</td>
</tr>
<tr>
<td>10.537</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C17[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_we_s1/F</td>
</tr>
<tr>
<td>10.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.325</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 42.694%; route: 0.426, 38.930%; tC2Q: 0.201, 18.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[0][A]</td>
<td>cpu1/u0/DO_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R40C15[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_1_s0/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.004, 83.248%; tC2Q: 0.202, 16.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/DO_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R40C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_6_s0/Q</td>
</tr>
<tr>
<td>10.665</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.466%; tC2Q: 0.202, 16.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>scc1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C11[0][A]</td>
<td style=" font-weight:bold;">scc1/flag_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>scc1/n12_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td style=" background: #97FFFF;">scc1/n12_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td style=" font-weight:bold;">scc1/flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>scc1/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>scc1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/n16_s3/I2</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" background: #97FFFF;">scc1/n16_s3/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R45C12[1][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_req_dl_s0/Q</td>
</tr>
<tr>
<td>9.768</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td>scc1/WavCpy_s3/I2</td>
</tr>
<tr>
<td>10.078</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[2][B]</td>
<td style=" background: #97FFFF;">scc1/WavCpy_s3/F</td>
</tr>
<tr>
<td>10.205</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.695%; route: 0.251, 32.919%; tC2Q: 0.201, 26.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R45C12[1][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_req_dl_s0/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[2][A]</td>
<td>scc1/n4_s1/I0</td>
</tr>
<tr>
<td>10.010</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[2][A]</td>
<td style=" background: #97FFFF;">scc1/n4_s1/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td style=" font-weight:bold;">scc1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>scc1/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>scc1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.818%; route: 0.379, 46.534%; tC2Q: 0.201, 24.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccBank2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[2][B]</td>
<td>scc1/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R45C11[2][B]</td>
<td style=" font-weight:bold;">scc1/SccModeB_4_s0/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>scc1/n319_s1/I0</td>
</tr>
<tr>
<td>10.157</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">scc1/n319_s1/F</td>
</tr>
<tr>
<td>10.285</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td style=" font-weight:bold;">scc1/SccBank2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>scc1/SccBank2_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>scc1/SccBank2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 45.661%; route: 0.255, 30.320%; tC2Q: 0.202, 24.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C2[0][A]</td>
<td>scc2/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C2[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_ptr_ch_e_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C2[0][A]</td>
<td>scc2/SccCh/n571_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C2[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n571_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C2[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_ptr_ch_e_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C2[0][A]</td>
<td>scc2/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C2[0][A]</td>
<td>scc2/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_cnt_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_cnt_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C2[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R54C2[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_0_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C2[1][A]</td>
<td>scc2/SccCh/n604_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C2[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n604_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C2[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C2[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C2[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C2[0][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C2[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C2[0][A]</td>
<td>scc2/SccCh/n601_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C2[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n601_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C2[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C2[0][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C2[0][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_cnt_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_cnt_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C3[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R53C3[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_10_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C3[1][A]</td>
<td>scc2/SccCh/n594_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C3[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n594_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C3[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C3[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C3[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C3[0][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R53C3[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_11_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C3[0][A]</td>
<td>scc2/SccCh/n593_s0/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C3[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n593_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C3[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C3[0][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C3[0][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_4_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_4_s0/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td>scc2/SccCh/wavemem/iadr_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_7_s0/Q</td>
</tr>
<tr>
<td>9.906</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>scc2/SccCh/wavemem/iadr_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_6_s0/Q</td>
</tr>
<tr>
<td>9.906</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_5_s0/Q</td>
</tr>
<tr>
<td>9.906</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_3_s0/Q</td>
</tr>
<tr>
<td>9.906</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[25]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td>scc2/flag_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">scc2/flag_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td>scc2/n12_s0/I0</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">scc2/n12_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">scc2/flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td>scc2/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C2[0][A]</td>
<td>scc2/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[2][B]</td>
<td>scc2/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R45C2[2][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_req_dl_s0/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[3][B]</td>
<td>scc2/WavCpy_s3/I2</td>
</tr>
<tr>
<td>10.010</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C2[3][B]</td>
<td style=" background: #97FFFF;">scc2/WavCpy_s3/F</td>
</tr>
<tr>
<td>10.137</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[1][A]</td>
<td style=" font-weight:bold;">scc2/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[1][A]</td>
<td>scc2/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C2[1][A]</td>
<td>scc2/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 33.881%; route: 0.258, 37.140%; tC2Q: 0.201, 28.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[1][A]</td>
<td>scc2/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R45C2[1][A]</td>
<td style=" font-weight:bold;">scc2/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.781</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[1][B]</td>
<td>scc2/n4_s1/I2</td>
</tr>
<tr>
<td>10.165</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C2[1][B]</td>
<td style=" background: #97FFFF;">scc2/n4_s1/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">scc2/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td>scc2/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C2[0][A]</td>
<td>scc2/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 45.154%; route: 0.265, 31.211%; tC2Q: 0.201, 23.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td>scc2/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C5[2][B]</td>
<td style=" font-weight:bold;">scc2/SccModeB_4_s0/Q</td>
</tr>
<tr>
<td>9.899</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[3][A]</td>
<td>scc2/n341_s1/I0</td>
</tr>
<tr>
<td>10.209</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C3[3][A]</td>
<td style=" background: #97FFFF;">scc2/n341_s1/F</td>
</tr>
<tr>
<td>10.336</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[2][A]</td>
<td style=" font-weight:bold;">scc2/SccBank3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[2][A]</td>
<td>scc2/SccBank3_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C3[2][A]</td>
<td>scc2/SccBank3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.728%; route: 0.381, 42.643%; tC2Q: 0.202, 22.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td>scc2/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R45C5[2][B]</td>
<td style=" font-weight:bold;">scc2/SccModeB_4_s0/Q</td>
</tr>
<tr>
<td>9.770</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C4[3][A]</td>
<td>scc2/n319_s1/I0</td>
</tr>
<tr>
<td>10.161</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C4[3][A]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[1][B]</td>
<td style=" font-weight:bold;">scc2/SccBank2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[1][B]</td>
<td>scc2/SccBank2_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C3[1][B]</td>
<td>scc2/SccBank2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.822%; route: 0.390, 39.707%; tC2Q: 0.201, 20.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[26]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[0][A]</td>
<td>megaram1/mega1/SccCh/n571_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C26[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n571_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C26[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C27[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_d_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C27[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_d_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C27[0][A]</td>
<td>megaram1/mega1/SccCh/n513_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n513_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C27[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C27[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_d_4_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C27[0][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_c_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_c_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_c_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R50C28[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_c_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>megaram1/mega1/SccCh/n455_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n455_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_c_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_c_4_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_c_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C29[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>megaram1/mega1/SccCh/n339_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n339_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C21[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C21[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_5_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C21[1][A]</td>
<td>megaram1/mega1/SccCh/n599_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n599_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C21[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C21[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_5_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C21[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[27]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R47C20[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_req_dl_s0/Q</td>
</tr>
<tr>
<td>10.033</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td>megaram1/mega1/SccCh/w_wave_we_s3/I3</td>
</tr>
<tr>
<td>10.265</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_we_s3/F</td>
</tr>
<tr>
<td>10.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.585</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 28.254%; route: 0.387, 47.145%; tC2Q: 0.202, 24.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/DO_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R40C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_6_s0/Q</td>
</tr>
<tr>
<td>10.661</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 83.405%; tC2Q: 0.202, 16.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ch_num_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C28[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ch_num_1_s2/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C28[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ch_num_1_s2/Q</td>
</tr>
<tr>
<td>9.774</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s3/I1</td>
</tr>
<tr>
<td>10.009</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.562</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.412%; route: 0.714, 62.043%; tC2Q: 0.202, 17.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ch_num_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C28[0][B]</td>
<td>megaram1/mega1/SccCh/ff_ch_num_2_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R52C28[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ch_num_2_s3/Q</td>
</tr>
<tr>
<td>9.792</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[3][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_5_s3/I0</td>
</tr>
<tr>
<td>10.027</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C28[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>10.598</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.562</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.350%; route: 0.718, 62.158%; tC2Q: 0.202, 17.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[0][A]</td>
<td>cpu1/u0/DO_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>55</td>
<td>R40C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_5_s0/Q</td>
</tr>
<tr>
<td>10.785</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 84.943%; tC2Q: 0.202, 15.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[28]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C20[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>megaram1/mega1/n12_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R47C20[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_req_dl_s0/Q</td>
</tr>
<tr>
<td>9.771</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/n16_s3/I0</td>
</tr>
<tr>
<td>10.135</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n16_s3/F</td>
</tr>
<tr>
<td>10.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.605%; route: 0.127, 18.347%; tC2Q: 0.201, 29.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R47C20[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_req_dl_s0/Q</td>
</tr>
<tr>
<td>9.770</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[1][B]</td>
<td>megaram1/mega1/WavCpy_s3/I2</td>
</tr>
<tr>
<td>10.080</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C20[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavCpy_s3/F</td>
</tr>
<tr>
<td>10.207</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.607%; route: 0.252, 33.064%; tC2Q: 0.201, 26.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[0][A]</td>
<td>cpu1/u0/DO_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>55</td>
<td>R40C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_5_s0/Q</td>
</tr>
<tr>
<td>10.485</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[0][A]</td>
<td>megaram1/mega1/SccBank2_5_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C21[0][A]</td>
<td>megaram1/mega1/SccBank2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 80.613%; tC2Q: 0.202, 19.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C9[0][A]</td>
<td>cpu1/u0/DO_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>108</td>
<td>R39C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_2_s0/Q</td>
</tr>
<tr>
<td>10.488</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[1][B]</td>
<td>megaram1/mega1/SccBank2_2_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C21[1][B]</td>
<td>megaram1/mega1/SccBank2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 80.659%; tC2Q: 0.202, 19.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[29]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[2][A]</td>
<td>megaram1/mega1/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_req_dl_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 26.458%; route: 1.313, 63.736%; tC2Q: 0.202, 9.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>3.424</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s2/I2</td>
</tr>
<tr>
<td>3.714</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R52C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s2/F</td>
</tr>
<tr>
<td>4.077</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_c_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.835, 31.740%; route: 1.594, 60.581%; tC2Q: 0.202, 7.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>3.424</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s2/I2</td>
</tr>
<tr>
<td>3.714</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R52C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s2/F</td>
</tr>
<tr>
<td>4.077</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_b_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C23[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.835, 31.740%; route: 1.594, 60.581%; tC2Q: 0.202, 7.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>3.424</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s2/I2</td>
</tr>
<tr>
<td>3.714</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R52C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.835, 30.058%; route: 1.741, 62.670%; tC2Q: 0.202, 7.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>3.424</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][B]</td>
<td>megaram1/mega1/SccCh/n114_s2/I2</td>
</tr>
<tr>
<td>3.734</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R52C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s2/F</td>
</tr>
<tr>
<td>4.247</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.855, 30.534%; route: 1.743, 62.252%; tC2Q: 0.202, 7.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[30]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>3.424</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>3.714</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>3.742</td>
<td>0.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[3][A]</td>
<td>megaram1/mega1/SccCh/n36_s5/I3</td>
</tr>
<tr>
<td>4.052</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C23[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n36_s5/F</td>
</tr>
<tr>
<td>4.180</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_b_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C23[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.145, 41.894%; route: 1.386, 50.715%; tC2Q: 0.202, 7.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>3.424</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>3.734</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>4.018</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[0][A]</td>
<td>megaram1/mega1/SccCh/n23_s11/I3</td>
</tr>
<tr>
<td>4.328</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s11/F</td>
</tr>
<tr>
<td>4.455</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_a_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C25[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.165, 38.721%; route: 1.642, 54.565%; tC2Q: 0.202, 6.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>3.424</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>3.734</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>4.004</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[0][A]</td>
<td>megaram1/mega1/SccCh/n75_s5/I3</td>
</tr>
<tr>
<td>4.239</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C22[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n75_s5/F</td>
</tr>
<tr>
<td>4.499</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.090, 35.707%; route: 1.761, 57.675%; tC2Q: 0.202, 6.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>3.424</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>3.714</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>3.742</td>
<td>0.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[1][B]</td>
<td>megaram1/mega1/SccCh/n49_s5/I3</td>
</tr>
<tr>
<td>4.052</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C23[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n49_s5/F</td>
</tr>
<tr>
<td>4.557</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_c_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.145, 36.813%; route: 1.763, 56.692%; tC2Q: 0.202, 6.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>61</td>
<td>R5C5[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.649</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>2.210</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[1][A]</td>
<td>megaram1/mega1/n319_s3/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C21[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s3/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>3.008</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C22[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>3.424</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s12/I1</td>
</tr>
<tr>
<td>3.734</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R52C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s12/F</td>
</tr>
<tr>
<td>4.018</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td>megaram1/mega1/SccCh/n62_s4/I3</td>
</tr>
<tr>
<td>4.402</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C21[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n62_s4/F</td>
</tr>
<tr>
<td>4.950</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C21[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.239, 35.367%; route: 2.062, 58.867%; tC2Q: 0.202, 5.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[31]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[0][B]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R45C21[0][B]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C20[1][B]</td>
<td>megaram1/n664_s2/I3</td>
</tr>
<tr>
<td>10.157</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C20[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n664_s2/F</td>
</tr>
<tr>
<td>10.285</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 46.485%; route: 0.249, 29.619%; tC2Q: 0.201, 23.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[32]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C16[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R44C16[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/Q</td>
</tr>
<tr>
<td>10.211</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][A]</td>
<td>megaram1/ff_ram_ena_s3/I1</td>
</tr>
<tr>
<td>10.446</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C21[2][A]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s3/F</td>
</tr>
<tr>
<td>10.695</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.779%; route: 0.814, 65.079%; tC2Q: 0.202, 16.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[33]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>ff_megaram_type_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_1_s0/Q</td>
</tr>
<tr>
<td>10.210</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>megaram1/n339_s2/I2</td>
</tr>
<tr>
<td>10.445</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C24[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[3][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>10.684</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R45C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[0][A]</td>
<td>megaram1/ff_memreg[1]_2_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C25[0][A]</td>
<td>megaram1/ff_memreg[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.394%; route: 0.695, 50.824%; tC2Q: 0.202, 14.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>ff_megaram_type_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_1_s0/Q</td>
</tr>
<tr>
<td>10.210</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>megaram1/n339_s2/I2</td>
</tr>
<tr>
<td>10.445</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C24[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[3][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>10.684</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R45C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[0][A]</td>
<td>megaram1/ff_memreg[1]_4_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C26[0][A]</td>
<td>megaram1/ff_memreg[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.394%; route: 0.695, 50.824%; tC2Q: 0.202, 14.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>ff_megaram_type_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_1_s0/Q</td>
</tr>
<tr>
<td>10.210</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>megaram1/n339_s2/I2</td>
</tr>
<tr>
<td>10.445</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C24[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[3][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>10.684</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R45C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[0][B]</td>
<td>megaram1/ff_memreg[1]_5_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C26[0][B]</td>
<td>megaram1/ff_memreg[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.394%; route: 0.695, 50.824%; tC2Q: 0.202, 14.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>ff_megaram_type_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_1_s0/Q</td>
</tr>
<tr>
<td>10.210</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>megaram1/n339_s2/I2</td>
</tr>
<tr>
<td>10.445</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C24[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[3][A]</td>
<td>megaram1/n331_s1/I0</td>
</tr>
<tr>
<td>10.684</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R45C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[0][B]</td>
<td>megaram1/ff_memreg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C24[0][B]</td>
<td>megaram1/ff_memreg[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.326%; route: 0.697, 50.921%; tC2Q: 0.202, 14.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>ff_megaram_type_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_1_s0/Q</td>
</tr>
<tr>
<td>10.210</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>megaram1/n339_s2/I2</td>
</tr>
<tr>
<td>10.445</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C24[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[3][B]</td>
<td>megaram1/n323_s1/I0</td>
</tr>
<tr>
<td>10.684</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R45C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>10.814</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[2][A]</td>
<td>megaram1/ff_memreg[1]_0_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C24[2][A]</td>
<td>megaram1/ff_memreg[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.295%; route: 0.698, 50.966%; tC2Q: 0.202, 14.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[34]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>9.904</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>n2364_s4/I0</td>
</tr>
<tr>
<td>10.268</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C22[1][A]</td>
<td style=" background: #97FFFF;">n2364_s4/F</td>
</tr>
<tr>
<td>10.275</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I2</td>
</tr>
<tr>
<td>10.510</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][B]</td>
<td style=" font-weight:bold;">config0_ff_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][B]</td>
<td>config0_ff_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22[1][B]</td>
<td>config0_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 49.792%; route: 0.402, 33.416%; tC2Q: 0.202, 16.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>9.904</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>n2364_s4/I0</td>
</tr>
<tr>
<td>10.268</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C22[1][A]</td>
<td style=" background: #97FFFF;">n2364_s4/F</td>
</tr>
<tr>
<td>10.275</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I2</td>
</tr>
<tr>
<td>10.510</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td style=" font-weight:bold;">config0_ff_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>config0_ff_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22[0][B]</td>
<td>config0_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 49.792%; route: 0.402, 33.416%; tC2Q: 0.202, 16.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>9.904</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>n2364_s4/I0</td>
</tr>
<tr>
<td>10.268</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C22[1][A]</td>
<td style=" background: #97FFFF;">n2364_s4/F</td>
</tr>
<tr>
<td>10.275</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I2</td>
</tr>
<tr>
<td>10.510</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td style=" font-weight:bold;">config0_ff_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>config0_ff_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>config0_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 44.996%; route: 0.530, 39.830%; tC2Q: 0.202, 15.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>9.904</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>n2364_s4/I0</td>
</tr>
<tr>
<td>10.268</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C22[1][A]</td>
<td style=" background: #97FFFF;">n2364_s4/F</td>
</tr>
<tr>
<td>10.275</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I2</td>
</tr>
<tr>
<td>10.510</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td style=" font-weight:bold;">config0_ff_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>config0_ff_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>config0_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 37.903%; route: 0.779, 49.315%; tC2Q: 0.202, 12.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>57</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>9.904</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>n2364_s4/I0</td>
</tr>
<tr>
<td>10.268</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C22[1][A]</td>
<td style=" background: #97FFFF;">n2364_s4/F</td>
</tr>
<tr>
<td>10.275</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>n2364_s0/I2</td>
</tr>
<tr>
<td>10.510</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">n2364_s0/F</td>
</tr>
<tr>
<td>11.033</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td style=" font-weight:bold;">config0_ff_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>config0_ff_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>config0_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 37.694%; route: 0.788, 49.595%; tC2Q: 0.202, 12.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[35]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[36]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>10.337</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I0</td>
</tr>
<tr>
<td>10.721</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>bios1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.744%; route: 1.102, 65.291%; tC2Q: 0.202, 11.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>10.337</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I0</td>
</tr>
<tr>
<td>10.721</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>11.263</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 21.103%; route: 1.234, 67.796%; tC2Q: 0.202, 11.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>10.337</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I0</td>
</tr>
<tr>
<td>10.721</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>11.289</td>
<td>0.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.805%; route: 1.260, 68.251%; tC2Q: 0.202, 10.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>10.337</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I0</td>
</tr>
<tr>
<td>10.721</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>11.413</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>bios1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.493%; route: 1.384, 70.253%; tC2Q: 0.202, 10.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C3[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R32C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>10.337</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>cpu1/u0/A_i_14_s633/I0</td>
</tr>
<tr>
<td>10.721</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>11.423</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_2_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2753</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.401%; route: 1.393, 70.393%; tC2Q: 0.202, 10.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[25]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[26]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[27]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[28]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[29]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[30]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[31]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[32]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[33]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[34]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[35]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[36]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[25]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[26]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[27]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[28]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[29]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[30]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[31]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[32]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[33]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[34]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[35]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[36]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_reset -period 277.778 -waveform {0 138.889} [get_nets {bus_reset_n}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_audio -period 277.778 -waveform {0 138.889} [get_nets {vdp4/clk_audio}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_VideoDLClk -period 37.037 -waveform {0 18.518} [get_nets {VideoDLClk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>    create_clock -name clock_env_reset -period 277.778 -waveform {0 138.889} [get_nets {psg1/env_reset}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_108m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -multiply_by 4 [get_nets {clk_108m}] -add</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {psg1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc1/SccCh/ff?*?/D}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc1/SccCh/ff?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc1/SccCh/reg?*?/CE}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc2/SccCh/ff?*?/D}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc2/SccCh/ff?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc2/SccCh/reg?*?/CE}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/?*?/AD*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/D*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/SET}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -hold -end 3</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/u_mem/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_27m}] -to [get_pins {vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer?*?/D}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {config_?*/RESET}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {config1_?*/CE}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {ff_megaram_type?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {ff_scc_enable?*?/CE}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -max_paths 200 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
