read -sv run_verilog_mid/adder_32b_9_96_b309ac2eed31ad604692e6a5b1c840d4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_96_b309ac2eed31ad604692e6a5b1c840d4_yosys.v
