// Seed: 3318346956
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    output uwire id_4,
    output wand id_5,
    input wand id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri id_9,
    input wand id_10,
    input wand id_11,
    input uwire id_12,
    input tri0 id_13,
    output tri0 id_14,
    input tri id_15,
    output wor id_16,
    output wor id_17,
    input wand id_18,
    output supply1 id_19,
    input uwire id_20,
    input uwire id_21,
    input tri0 id_22,
    input wand id_23,
    output wire id_24,
    input tri id_25
);
  assign id_24 = 1'b0;
  case (1'b0)
    id_18: begin : LABEL_0
      genvar id_27;
      assign id_19 = id_3 || id_13;
    end
    default:
    wire id_28;
  endcase
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28
  );
endmodule
