Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 27 16:06:32 2022
| Host         : LAPTOP-ANSHANG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    68 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           13 |
| No           | No                    | Yes                    |              28 |           12 |
| No           | Yes                   | No                     |              68 |           37 |
| Yes          | No                    | No                     |              13 |            5 |
| Yes          | No                    | Yes                    |            1296 |          598 |
| Yes          | Yes                   | No                     |              62 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fpga_clk_IBUF                          | rst_debounce/key_out_i_1_n_0                                                                                       | fpga_rst_IBUF                                                                                                               |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_wen_o2_out                                                                                  | mode                                                                                                                        |                1 |              1 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | mode                                                                                                                        |                1 |              1 |
|  rst_debounce/key_out                   |                                                                                                                    |                                                                                                                             |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG         |                                                                                                                    | mode                                                                                                                        |                1 |              2 |
| ~clk/inst/clk_out1                      |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  ifetch/imem_i_1_n_0                    |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  dataRAM/ram_i_1_n_0                    |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                2 |              3 |
| ~clk/inst/clk_out1                      | ifetch/PC[31]_i_2_n_0                                                                                              | decoder/AR[0]                                                                                                               |                3 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                2 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     | uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/s_axi_aresetn0                                                                                  | mode                                                                                                                        |                5 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | mode                                                                                                                        |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                2 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | mode                                                                                                                        |                3 |              9 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | mode                                                                                                                        |                2 |             10 |
|  fpga_clk_IBUF                          |                                                                                                                    | fpga_rst_IBUF                                                                                                               |                5 |             15 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | mode                                                                                                                        |                5 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | mode                                                                                                                        |                4 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    |                                                                                                                             |                7 |             20 |
|  clk/inst/clk_out1                      | ifetch/led_reg[23]_0[0]                                                                                            | fpga_rst_IBUF                                                                                                               |               14 |             24 |
| ~clk/inst/clk_out1                      |                                                                                                                    | decoder/AR[0]                                                                                                               |               22 |             26 |
|  clk/inst/clk_out1                      | ifetch/register_reg[6][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               19 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[29][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               19 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[28][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               10 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[27][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               14 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[2][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               17 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[30][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               21 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[24][31][0]                                                                                     | decoder/AR[0]                                                                                                               |                7 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[26][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               10 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[12][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               16 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[13][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               18 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[25][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               14 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[11][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               18 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[14][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               16 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[1][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               14 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[15][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               16 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[17][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               16 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[19][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               14 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[20][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               14 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[21][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               12 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[16][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               17 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[10][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               19 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[0][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               15 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[18][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               16 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[23][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               21 |             32 |
|  clk/inst/clk_out1                      | ifetch/E[0]                                                                                                        | decoder/AR[0]                                                                                                               |               19 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[7][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               21 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[8][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               21 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[22][31][0]                                                                                     | decoder/AR[0]                                                                                                               |               17 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[4][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               11 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[5][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               12 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[9][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               20 |             32 |
|  clk/inst/clk_out1                      | ifetch/register_reg[3][31][0]                                                                                      | decoder/AR[0]                                                                                                               |               11 |             32 |
| ~clk/inst/clk_out1                      | ifetch/Jal                                                                                                         | decoder/AR[0]                                                                                                               |                9 |             32 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | mode                                                                                                                        |               14 |             33 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_num                                                                                        | mode                                                                                                                        |               10 |             36 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | mode                                                                                                                        |               18 |             47 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/wr_byte_num_done                                                                                | mode                                                                                                                        |               12 |             49 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_cnt                                                                                        | mode                                                                                                                        |               16 |             56 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     4 |
| 3      |                     1 |
| 4      |                     4 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     6 |
| 9      |                     1 |
| 10     |                     1 |
| 15     |                     1 |
| 16+    |                    43 |
+--------+-----------------------+


