#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jun 17 09:39:21 2018
# Process ID: 8868
# Current directory: D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.runs/synth_1
# Command line: vivado.exe -log uart.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart.tcl
# Log file: D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.runs/synth_1/uart.vds
# Journal file: D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart.tcl -notrace
Command: synth_design -top uart -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 296.512 ; gain = 75.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart' [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/sources_1/new/sortings.v:28]
	Parameter angle1 bound to: 8'b00010110 
	Parameter angle2 bound to: 8'b00010011 
	Parameter angle3 bound to: 8'b00010000 
	Parameter angle4 bound to: 8'b00001101 
	Parameter angle5 bound to: 8'b00001010 
	Parameter angle6 bound to: 8'b00000111 
WARNING: [Synth 8-567] referenced signal 'pwm' should be on the sensitivity list [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/sources_1/new/sortings.v:124]
WARNING: [Synth 8-567] referenced signal 'pwm' should be on the sensitivity list [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/sources_1/new/sortings.v:130]
WARNING: [Synth 8-3848] Net pwm_rotate in module/entity uart does not have driver. [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/sources_1/new/sortings.v:35]
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/sources_1/new/sortings.v:28]
WARNING: [Synth 8-3331] design uart has unconnected port pwm_rotate
WARNING: [Synth 8-3331] design uart has unconnected port rotate_servo[2]
WARNING: [Synth 8-3331] design uart has unconnected port rotate_servo[1]
WARNING: [Synth 8-3331] design uart has unconnected port rotate_servo[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.840 ; gain = 114.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.840 ; gain = 114.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc]
WARNING: [Vivado 12-584] No ports matched 'pwm_rotate1'. [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_rotate2'. [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_rotate1'. [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_rotate2'. [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/constrs_1/new/pwm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 630.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pwm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/sources_1/new/sortings.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pwm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.srcs/sources_1/new/sortings.v:60]
WARNING: [Synth 8-3331] design uart has unconnected port pwm_rotate
WARNING: [Synth 8-3331] design uart has unconnected port rotate_servo[2]
WARNING: [Synth 8-3331] design uart has unconnected port rotate_servo[1]
WARNING: [Synth 8-3331] design uart has unconnected port rotate_servo[0]
WARNING: [Synth 8-3332] Sequential element (pwm_reg[5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (pwm_reg[4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (pwm_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (pwm_reg[1]) is unused and will be removed from module uart.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |    94|
|4     |LUT2   |     3|
|5     |LUT3   |     2|
|6     |LUT4   |    12|
|7     |LUT5   |    11|
|8     |LUT6   |     7|
|9     |FDRE   |    66|
|10    |IBUF   |     3|
|11    |OBUF   |     2|
|12    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   226|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 630.535 ; gain = 409.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 630.535 ; gain = 114.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 630.535 ; gain = 409.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 21 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 630.535 ; gain = 411.289
INFO: [Common 17-1381] The checkpoint 'D:/project/vivado/vending_machine/sort_fin_orginal/sort_fin/sort_fin/sort_fin/sort_fin.runs/synth_1/uart.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 630.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 17 09:40:16 2018...
