// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "09/25/2023 17:18:45"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fullAdderVector (
	num1,
	num2,
	sum);
input 	[3:0] num1;
input 	[3:0] num2;
output 	[4:0] sum;

// Design Ports Information
// sum[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[3]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[4]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[1]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[1]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[2]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num2[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num1[3]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sum[0]~output_o ;
wire \sum[1]~output_o ;
wire \sum[2]~output_o ;
wire \sum[3]~output_o ;
wire \sum[4]~output_o ;
wire \num2[0]~input_o ;
wire \num1[0]~input_o ;
wire \inst_1|sum~0_combout ;
wire \num2[1]~input_o ;
wire \num1[1]~input_o ;
wire \inst_2|sum~0_combout ;
wire \inst_2|carry_out~0_combout ;
wire \num2[2]~input_o ;
wire \num1[2]~input_o ;
wire \inst_3|sum~0_combout ;
wire \inst_3|carry_out~0_combout ;
wire \num2[3]~input_o ;
wire \num1[3]~input_o ;
wire \inst_4|sum~combout ;
wire \inst_4|carry_out~0_combout ;


// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \sum[0]~output (
	.i(\inst_1|sum~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[0]~output .bus_hold = "false";
defparam \sum[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \sum[1]~output (
	.i(\inst_2|sum~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[1]~output .bus_hold = "false";
defparam \sum[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \sum[2]~output (
	.i(\inst_3|sum~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[2]~output .bus_hold = "false";
defparam \sum[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \sum[3]~output (
	.i(\inst_4|sum~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[3]~output .bus_hold = "false";
defparam \sum[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \sum[4]~output (
	.i(\inst_4|carry_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum[4]~output .bus_hold = "false";
defparam \sum[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \num2[0]~input (
	.i(num2[0]),
	.ibar(gnd),
	.o(\num2[0]~input_o ));
// synopsys translate_off
defparam \num2[0]~input .bus_hold = "false";
defparam \num2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \num1[0]~input (
	.i(num1[0]),
	.ibar(gnd),
	.o(\num1[0]~input_o ));
// synopsys translate_off
defparam \num1[0]~input .bus_hold = "false";
defparam \num1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N0
cycloneive_lcell_comb \inst_1|sum~0 (
// Equation(s):
// \inst_1|sum~0_combout  = \num2[0]~input_o  $ (\num1[0]~input_o )

	.dataa(\num2[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\num1[0]~input_o ),
	.cin(gnd),
	.combout(\inst_1|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_1|sum~0 .lut_mask = 16'h55AA;
defparam \inst_1|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \num2[1]~input (
	.i(num2[1]),
	.ibar(gnd),
	.o(\num2[1]~input_o ));
// synopsys translate_off
defparam \num2[1]~input .bus_hold = "false";
defparam \num2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \num1[1]~input (
	.i(num1[1]),
	.ibar(gnd),
	.o(\num1[1]~input_o ));
// synopsys translate_off
defparam \num1[1]~input .bus_hold = "false";
defparam \num1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N2
cycloneive_lcell_comb \inst_2|sum~0 (
// Equation(s):
// \inst_2|sum~0_combout  = \num2[1]~input_o  $ (\num1[1]~input_o  $ (((\num2[0]~input_o  & \num1[0]~input_o ))))

	.dataa(\num2[0]~input_o ),
	.datab(\num1[0]~input_o ),
	.datac(\num2[1]~input_o ),
	.datad(\num1[1]~input_o ),
	.cin(gnd),
	.combout(\inst_2|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_2|sum~0 .lut_mask = 16'h8778;
defparam \inst_2|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N12
cycloneive_lcell_comb \inst_2|carry_out~0 (
// Equation(s):
// \inst_2|carry_out~0_combout  = (\num2[1]~input_o  & ((\num1[1]~input_o ) # ((\num2[0]~input_o  & \num1[0]~input_o )))) # (!\num2[1]~input_o  & (\num2[0]~input_o  & (\num1[0]~input_o  & \num1[1]~input_o )))

	.dataa(\num2[0]~input_o ),
	.datab(\num1[0]~input_o ),
	.datac(\num2[1]~input_o ),
	.datad(\num1[1]~input_o ),
	.cin(gnd),
	.combout(\inst_2|carry_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_2|carry_out~0 .lut_mask = 16'hF880;
defparam \inst_2|carry_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \num2[2]~input (
	.i(num2[2]),
	.ibar(gnd),
	.o(\num2[2]~input_o ));
// synopsys translate_off
defparam \num2[2]~input .bus_hold = "false";
defparam \num2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \num1[2]~input (
	.i(num1[2]),
	.ibar(gnd),
	.o(\num1[2]~input_o ));
// synopsys translate_off
defparam \num1[2]~input .bus_hold = "false";
defparam \num1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N22
cycloneive_lcell_comb \inst_3|sum~0 (
// Equation(s):
// \inst_3|sum~0_combout  = \inst_2|carry_out~0_combout  $ (\num2[2]~input_o  $ (\num1[2]~input_o ))

	.dataa(\inst_2|carry_out~0_combout ),
	.datab(\num2[2]~input_o ),
	.datac(\num1[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_3|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_3|sum~0 .lut_mask = 16'h9696;
defparam \inst_3|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N24
cycloneive_lcell_comb \inst_3|carry_out~0 (
// Equation(s):
// \inst_3|carry_out~0_combout  = (\inst_2|carry_out~0_combout  & ((\num2[2]~input_o ) # (\num1[2]~input_o ))) # (!\inst_2|carry_out~0_combout  & (\num2[2]~input_o  & \num1[2]~input_o ))

	.dataa(\inst_2|carry_out~0_combout ),
	.datab(\num2[2]~input_o ),
	.datac(\num1[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_3|carry_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_3|carry_out~0 .lut_mask = 16'hE8E8;
defparam \inst_3|carry_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \num2[3]~input (
	.i(num2[3]),
	.ibar(gnd),
	.o(\num2[3]~input_o ));
// synopsys translate_off
defparam \num2[3]~input .bus_hold = "false";
defparam \num2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \num1[3]~input (
	.i(num1[3]),
	.ibar(gnd),
	.o(\num1[3]~input_o ));
// synopsys translate_off
defparam \num1[3]~input .bus_hold = "false";
defparam \num1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N26
cycloneive_lcell_comb \inst_4|sum (
// Equation(s):
// \inst_4|sum~combout  = \inst_3|carry_out~0_combout  $ (\num2[3]~input_o  $ (\num1[3]~input_o ))

	.dataa(gnd),
	.datab(\inst_3|carry_out~0_combout ),
	.datac(\num2[3]~input_o ),
	.datad(\num1[3]~input_o ),
	.cin(gnd),
	.combout(\inst_4|sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst_4|sum .lut_mask = 16'hC33C;
defparam \inst_4|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N28
cycloneive_lcell_comb \inst_4|carry_out~0 (
// Equation(s):
// \inst_4|carry_out~0_combout  = (\inst_3|carry_out~0_combout  & ((\num2[3]~input_o ) # (\num1[3]~input_o ))) # (!\inst_3|carry_out~0_combout  & (\num2[3]~input_o  & \num1[3]~input_o ))

	.dataa(gnd),
	.datab(\inst_3|carry_out~0_combout ),
	.datac(\num2[3]~input_o ),
	.datad(\num1[3]~input_o ),
	.cin(gnd),
	.combout(\inst_4|carry_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_4|carry_out~0 .lut_mask = 16'hFCC0;
defparam \inst_4|carry_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign sum[0] = \sum[0]~output_o ;

assign sum[1] = \sum[1]~output_o ;

assign sum[2] = \sum[2]~output_o ;

assign sum[3] = \sum[3]~output_o ;

assign sum[4] = \sum[4]~output_o ;

endmodule
