
---------- Begin Simulation Statistics ----------
final_tick                                73094864000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82396                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807012                       # Number of bytes of host memory used
host_op_rate                                   151066                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   110.18                       # Real time elapsed on the host
host_tick_rate                              663432634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9078150                       # Number of instructions simulated
sim_ops                                      16643973                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073095                       # Number of seconds simulated
sim_ticks                                 73094864000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               531520                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                410                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2973                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            536132                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             513112                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          531520                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            18408                       # Number of indirect misses.
system.cpu.branchPred.lookups                  536132                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1564                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1751                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5108301                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11072506                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3001                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     516932                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5640                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          104435                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9078150                       # Number of instructions committed
system.cpu.commit.committedOps               16643973                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     73050427                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.227842                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.715771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     63506969     86.94%     86.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5513526      7.55%     94.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2505582      3.43%     97.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       509965      0.70%     98.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       502754      0.69%     99.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       503384      0.69%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1917      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          690      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5640      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     73050427                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        123                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  634                       # Number of function calls committed.
system.cpu.commit.int_insts                  16640875                       # Number of committed integer instructions.
system.cpu.commit.loads                       4021111                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3068      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10606816     63.73%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1260      0.01%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             16      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               2      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               8      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4021075     24.16%     87.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2011619     12.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           36      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16643973                       # Class of committed instruction
system.cpu.commit.refs                        6032762                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9078150                       # Number of Instructions Simulated
system.cpu.committedOps                      16643973                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.051736                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.051736                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2527392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 122407.077774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 122407.077774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 120640.761293                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 120640.761293                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2031106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2031106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  60748919000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  60748919000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.196363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.196363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       496286                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        496286                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  59527047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59527047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.195230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.195230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493424                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      2011652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2011652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106015.695067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106015.695067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104097.065463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104097.065463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2011206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2011206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47283000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47283000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data          446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     46115000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46115000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          443                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.560976                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        10916                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4539044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4539044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 122392.360468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 122392.360468                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 120625.921554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 120625.921554                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4042312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4042312                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  60796202000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60796202000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.109435                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109435                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       496732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         496732                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         2865                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2865                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  59573162000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59573162000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.108804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.108804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4539044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4539044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 122392.360468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 122392.360468                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120625.921554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120625.921554                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4042312                       # number of overall hits
system.cpu.dcache.overall_hits::total         4042312                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  60796202000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60796202000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.109435                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109435                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       496732                       # number of overall misses
system.cpu.dcache.overall_misses::total        496732                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         2865                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2865                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  59573162000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59573162000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.108804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.108804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493867                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 492841                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              9.185059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9571953                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.994012                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            493865                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9571953                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.994012                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4536179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks          546                       # number of writebacks
system.cpu.dcache.writebacks::total               546                       # number of writebacks
system.cpu.decode.BlockedCycles              70238026                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               16781784                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   721879                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     34098                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3141                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2069367                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4030264                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        440249                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     2015503                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                      536132                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1019390                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      72022548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1213                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        9170050                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           328                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6282                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.007335                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1040445                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             514676                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.125454                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           73066511                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.230052                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.230195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 70141183     96.00%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   253175      0.35%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   189699      0.26%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   192623      0.26%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   254620      0.35%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   439797      0.60%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   127395      0.17%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   127297      0.17%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1340722      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             73066511                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       127                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       77                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1019390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1019390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84596.354167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84596.354167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87931.537598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87931.537598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1018238                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1018238                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     97455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1152                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          261                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     78347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          891                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1019390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1019390                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84596.354167                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84596.354167                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87931.537598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87931.537598                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1018238                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1018238                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     97455000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97455000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001130                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1152                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          261                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          261                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     78347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          891                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          891                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1019390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1019390                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84596.354167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84596.354167                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87931.537598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87931.537598                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1018238                       # number of overall hits
system.cpu.icache.overall_hits::total         1018238                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     97455000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97455000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001130                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1152                       # number of overall misses
system.cpu.icache.overall_misses::total          1152                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          261                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          261                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     78347000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78347000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          891                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          891                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    633                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           1145.087640                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2039670                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.947576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               890                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2039670                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.947576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1019128                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          633                       # number of writebacks
system.cpu.icache.writebacks::total               633                       # number of writebacks
system.cpu.idleCycles                           28354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3742                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   520682                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.228519                       # Inst execution rate
system.cpu.iew.exec_refs                      6046221                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2015502                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                58940216                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4037348                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               138                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2018540                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16748400                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4030719                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6032                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              16703592                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    227                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2401                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3141                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2777                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1502411                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        16237                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6889                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            174                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2814                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            928                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17176029                       # num instructions consuming a value
system.cpu.iew.wb_count                      16699795                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.703300                       # average fanout of values written-back
system.cpu.iew.wb_producers                  12079903                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.228467                       # insts written-back per cycle
system.cpu.iew.wb_sent                       16701285                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 27799664                       # number of integer regfile reads
system.cpu.int_regfile_writes                14165877                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.124197                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.124197                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4203      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10655741     63.77%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   40      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1381      0.01%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  16      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    2      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   12      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4032037     24.13%     87.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2016092     12.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              40      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             32      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               16709624                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     145                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 282                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          137                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                151                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2293                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000137                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1375     59.97%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    454     19.80%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   456     19.89%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 5      0.22%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               16707569                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          106488211                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     16699658                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16852821                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16748330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  16709624                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  70                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          104426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               441                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             36                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       168446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      73066511                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.228691                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.617636                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            62439552     85.46%     85.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5828688      7.98%     93.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3575829      4.89%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1196342      1.64%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8416      0.01%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6778      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5686      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3178      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2042      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        73066511                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.228602                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1019445                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           122                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           3501269                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2000657                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4037348                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2018540                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7090566                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      9                       # number of misc regfile writes
system.cpu.numCycles                         73094865                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     73094864000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                63446164                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              25178036                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                6755252                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1287907                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1190                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1501                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              40213035                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               16769485                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            25329679                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1475197                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  32729                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3141                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6852352                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   151643                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               127                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         27926269                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1750                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 82                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12464211                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             55                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     89793195                       # The number of ROB reads
system.cpu.rob.rob_writes                    33513104                       # The number of ROB writes
system.cpu.timesIdled                             458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69192.526316                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69192.526316                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      7887948                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7887948                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          114                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            114                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst          889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102188.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102188.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82217.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82217.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            189                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                189                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71532000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71532000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.787402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.787402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          700                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              700                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.787402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.787402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          700                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          700                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data           441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105366.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105366.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85448.687351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85448.687351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data     44254000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      44254000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.952381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     35803000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35803000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.950113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.950113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data          419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            419                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       493424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 122743.179752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122743.179752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102744.130223                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102744.130223                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  57527028000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57527028000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.949848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.949848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       468678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          468678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  48153297000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48153297000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.949836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.949836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       468672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       468672                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks          626                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          626                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          626                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              626                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks          546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks          546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              546                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493865                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494754                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102188.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 122727.621947                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122697.018719                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82217.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102728.681642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102698.118951                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  189                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                24767                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24956                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     71532000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  57571282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      57642814000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.787402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.949851                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.949559                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                700                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             469098                       # number of demand (read+write) misses
system.l2.demand_misses::total                 469798                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     57552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  48189100000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  48246652000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.787402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.949836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.949545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        469091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            469791                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493865                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494754                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 102188.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 122727.621947                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122697.018719                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82217.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102728.681642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69192.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102689.990419                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 189                       # number of overall hits
system.l2.overall_hits::.cpu.data               24767                       # number of overall hits
system.l2.overall_hits::total                   24956                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     71532000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  57571282000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     57642814000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.787402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.949851                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.949559                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               700                       # number of overall misses
system.l2.overall_misses::.cpu.data            469098                       # number of overall misses
system.l2.overall_misses::total                469798                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     57552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  48189100000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      7887948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48254539948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.787402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.949836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.949775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       469091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           469905                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              155                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 155                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     6                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         465856                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.103034                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  8375712                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       0.027463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.589073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4078.271885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.934970                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997027                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    469952                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   8375712                       # Number of tag accesses
system.l2.tags.tagsinuse                  4083.823390                       # Cycle average of tags in use
system.l2.tags.total_refs                      988325                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        19                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 480                       # number of writebacks
system.l2.writebacks::total                       480                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     155393.84                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                51046.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    469085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     32296.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       411.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    411.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.85                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       612027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           612027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            612027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         410724124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher        99815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             411435966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         420276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           612027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        410724124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher        99815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            411856242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         420276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               420276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       450924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.752180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.730752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    19.843075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       434836     96.43%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15595      3.46%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          278      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           58      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       450924                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               30073472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                30073856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                30720                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        44736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          44736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       30021824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30073856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30720                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       469091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31013.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51078.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     38335.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        44736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     30021440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher         7296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 612026.585068959161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 410718870.754038214684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 99815.494560602790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21678500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  23960365750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      4370247                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  40000220.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        28992                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 396635.254701342667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks  19200105750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              958960                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                425                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          469091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              469904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                480                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                     4.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             29242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000422858250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     296.464286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    171.420950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    665.118173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            10     35.71%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15     53.57%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  468887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    469904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                469904                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      469904                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                  4.06                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    19058                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2349490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   73094778000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             23986414497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  15175826997                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.170150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.547964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               25     89.29%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.57%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  480                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        480                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.58                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     358                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6073959900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1611062460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     26513972940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            590.059879                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52317000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2440620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1297067500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11153153996                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  58151705504                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            127643040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                856269645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       498315360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1677357360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5769625680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            43130346585                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          59448707754                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2140200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6071145810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1608613440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     26493543000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            589.937290                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     53639500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2440620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1346448500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11146926498                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  58107229502                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            128253600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                854986935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       517278720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1677714360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5769625680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            43121386005                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          59453488502                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 224460                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1405401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1405401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1405401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30104576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30104576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30104576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           937426990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2654818002                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            469904                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  469904    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              469904                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       465593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        935497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             469485                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          480                       # Transaction distribution
system.membus.trans_dist::CleanEvict           465113                       # Transaction distribution
system.membus.trans_dist::ReadExReq               419                       # Transaction distribution
system.membus.trans_dist::ReadExResp              419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        469485                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1482987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31642304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31739648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73094864000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          990590000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2670999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481598998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     30848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           960775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000286                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016916                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 960500     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    275      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             960775                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       493475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          263                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       988232                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            263                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          466019                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            494314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          633                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          957671                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              161                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             441                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           891                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493424                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
