****************************************
 Report : clock settings
 Design : SYSTEM_TOP_cts
 Date   : Wed Sep  3 19:16:48 2025
****************************************


======================================
Configurations 
======================================

##Global
  Corner = default
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified

##FUN_REF_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000
    Target skew: 0.010
    Target latency: 0.500

##FUN_UART_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000
    Target skew: 0.200
    Target latency: 0.000

##FUN_TX_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000

##FUN_RX_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000

##ALU_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000

##SCAN_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Default Min Layer:M2 Max Layer:M7
Routing rule for internal nets: clk_network_NDR  Min Layer:M2 Max Layer:M7
Routing rule for root nets: clk_network_NDR  Min Layer:M2 Max Layer:M7
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##FUN_REF_CLK
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##FUN_UART_CLK
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##SCAN_CLK
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed90nm_m/DELLN1X2                  14.746               1.024        416.000
saed90nm_m/DELLN2X2                  15.667               1.024        416.000
saed90nm_m/DELLN3X2                  22.118               1.024        416.000
saed90nm_m/NBUFFX16                  26.726               1.024         48.000
saed90nm_m/NBUFFX32                  55.296               2.048        768.000
saed90nm_m/NBUFFX4                   10.138               1.024         48.000
saed90nm_m/AOBUFX1                   22.118               1.024        208.000
saed90nm_m/AOBUFX2                   22.118               1.024        416.000
saed90nm_m/AOBUFX4                   27.648               1.024        832.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed90nm_m/IBUFFX16                  31.334               1.024       3328.000
saed90nm_m/IBUFFX2                   10.138               1.024        416.000
saed90nm_m/IBUFFX32                  56.218               1.024       6656.000
saed90nm_m/IBUFFX4                   12.902               1.024        832.000
saed90nm_m/IBUFFX8                   18.432               1.024       1664.000
saed90nm_m/INVX1                      6.451               1.024        208.000
saed90nm_m/INVX16                    25.805               1.024       3328.000
saed90nm_m/INVX2                      6.451               1.024        416.000
saed90nm_m/INVX32                    47.002               1.024       6656.000
saed90nm_m/INVX4                      9.216               1.024        832.000
saed90nm_m/INVX8                     14.746               1.024       1664.000
saed90nm_m/AOINVX1                   22.118               1.024        208.000
saed90nm_m/AOINVX2                   22.118               1.024        416.000
saed90nm_m/AOINVX4                   18.432               1.024        832.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
