
---------- Begin Simulation Statistics ----------
final_tick                               1929706655040                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 446306                       # Simulator instruction rate (inst/s)
host_mem_usage                               10985212                       # Number of bytes of host memory used
host_op_rate                                   861607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4122.42                       # Real time elapsed on the host
host_tick_rate                              468100009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1839864150                       # Number of instructions simulated
sim_ops                                    3551907703                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.929707                       # Number of seconds simulated
sim_ticks                                1929706655040                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5794914880                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5794914880                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        208046546                       # Number of branches fetched
system.cpu1.committedInsts                  839864149                       # Number of instructions committed
system.cpu1.committedOps                   1651904651                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  249740899                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      4322664                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   67649169                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       397700                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1037172628                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      1787396                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5794914880                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5794914880                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1073241485                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          601526190                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    172601188                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses               7857321                       # Number of float alu accesses
system.cpu1.num_fp_insts                      7857321                       # number of float instructions
system.cpu1.num_fp_register_reads             5338632                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            3755671                       # number of times the floating registers were written
system.cpu1.num_func_calls                   24484022                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1632491278                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1632491278                       # number of integer instructions
system.cpu1.num_int_register_reads         3223716108                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1362213439                       # number of times the integer registers were written
system.cpu1.num_load_insts                  249636430                       # Number of load instructions
system.cpu1.num_mem_refs                    317239736                       # number of memory refs
system.cpu1.num_store_insts                  67603306                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             16937319      1.03%      1.03% # Class of executed instruction
system.cpu1.op_class::IntAlu               1312324490     79.44%     80.47% # Class of executed instruction
system.cpu1.op_class::IntMult                 1537387      0.09%     80.56% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3151705      0.19%     80.75% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 110571      0.01%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    6034      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.76% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  244184      0.01%     80.77% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     234      0.00%     80.77% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    2856      0.00%     80.77% # Class of executed instruction
system.cpu1.op_class::SimdMisc                 349250      0.02%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdShift                    23      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                588      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult               267      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 2      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.80% # Class of executed instruction
system.cpu1.op_class::MemRead               246647185     14.93%     95.73% # Class of executed instruction
system.cpu1.op_class::MemWrite               63508854      3.84%     99.57% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2989245      0.18%     99.75% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           4094452      0.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1651904651                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  207                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7313551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14889689                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    103275458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    206551857                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14513                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7371099                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       214915                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7098636                       # Transaction distribution
system.membus.trans_dist::ReadExReq            205039                       # Transaction distribution
system.membus.trans_dist::ReadExResp           205039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7371099                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22465827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     22465827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22465827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    498627392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    498627392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               498627392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7576138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7576138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7576138                       # Request fanout histogram
system.membus.reqLayer4.occupancy         22373581955                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        40529534446                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37567395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37567395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37567395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37567395                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 82930.231788                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 82930.231788                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 82930.231788                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 82930.231788                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37265697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37265697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37265697                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37265697                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 82264.231788                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82264.231788                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 82264.231788                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82264.231788                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37567395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37567395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 82930.231788                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 82930.231788                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37265697                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37265697                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 82264.231788                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82264.231788                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.498471                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.498471                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801755                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801755                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 672601871520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 672601871520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 672601871520                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 672601871520                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 53795.148510                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53795.148510                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 53795.148510                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53795.148510                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2110                       # number of writebacks
system.cpu0.dcache.writebacks::total             2110                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 664274859534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 664274859534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 664274859534                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 664274859534                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 53129.148510                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53129.148510                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 53129.148510                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53129.148510                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 672556800303                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 672556800303                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 53796.186249                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53796.186249                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 664230506931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 664230506931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 53130.186249                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53130.186249                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     45071217                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     45071217                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41771.285449                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41771.285449                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     44352603                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     44352603                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41105.285449                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41105.285449                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1030554098                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1030554098                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1030554098                       # number of overall hits
system.cpu1.icache.overall_hits::total     1030554098                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6618530                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6618530                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6618530                       # number of overall misses
system.cpu1.icache.overall_misses::total      6618530                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  77021253981                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  77021253981                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  77021253981                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  77021253981                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1037172628                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1037172628                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1037172628                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1037172628                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006381                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006381                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006381                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006381                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11637.214605                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11637.214605                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11637.214605                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11637.214605                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6618018                       # number of writebacks
system.cpu1.icache.writebacks::total          6618018                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6618530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6618530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6618530                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6618530                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  72613313001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  72613313001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  72613313001                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  72613313001                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006381                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006381                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006381                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006381                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10971.214605                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10971.214605                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10971.214605                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10971.214605                       # average overall mshr miss latency
system.cpu1.icache.replacements               6618018                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1030554098                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1030554098                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6618530                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6618530                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  77021253981                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  77021253981                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1037172628                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1037172628                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006381                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006381                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11637.214605                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11637.214605                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6618530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6618530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  72613313001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  72613313001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006381                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006381                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10971.214605                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10971.214605                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.984584                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1037172628                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6618530                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.707400                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.984584                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       8303999554                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      8303999554                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    233235673                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       233235673                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    233235673                       # number of overall hits
system.cpu1.dcache.overall_hits::total      233235673                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     84154395                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      84154395                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     84154395                       # number of overall misses
system.cpu1.dcache.overall_misses::total     84154395                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1011103009542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1011103009542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1011103009542                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1011103009542                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    317390068                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    317390068                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    317390068                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    317390068                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.265145                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.265145                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.265145                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.265145                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12014.856854                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12014.856854                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12014.856854                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12014.856854                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     43244823                       # number of writebacks
system.cpu1.dcache.writebacks::total         43244823                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     84154395                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     84154395                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     84154395                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     84154395                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 955056182472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 955056182472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 955056182472                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 955056182472                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.265145                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.265145                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.265145                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.265145                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11348.856854                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11348.856854                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11348.856854                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11348.856854                       # average overall mshr miss latency
system.cpu1.dcache.replacements              84154387                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    178181358                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      178181358                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     71559541                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     71559541                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 845972102412                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 845972102412                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    249740899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    249740899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.286535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.286535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11821.933045                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11821.933045                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     71559541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     71559541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 798313448106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 798313448106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.286535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.286535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11155.933045                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11155.933045                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     55054315                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      55054315                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     12594854                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     12594854                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 165130907130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 165130907130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     67649169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     67649169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.186179                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.186179                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 13110.982242                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13110.982242                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     12594854                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     12594854                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 156742734366                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 156742734366                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.186179                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.186179                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12444.982242                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12444.982242                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          317390068                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         84154395                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.771521                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2623274939                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2623274939                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5551622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             6592809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            83555829                       # number of demand (read+write) hits
system.l2.demand_hits::total                 95700261                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5551622                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            6592809                       # number of overall hits
system.l2.overall_hits::.cpu1.data           83555829                       # number of overall hits
system.l2.overall_hits::total                95700261                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6951399                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25721                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            598566                       # number of demand (read+write) misses
system.l2.demand_misses::total                7576138                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6951399                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25721                       # number of overall misses
system.l2.overall_misses::.cpu1.data           598566                       # number of overall misses
system.l2.overall_misses::total               7576138                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36794835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 597999878190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2214429021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51102751095                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     651353853141                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36794835                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 597999878190                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2214429021                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51102751095                       # number of overall miss cycles
system.l2.overall_miss_latency::total    651353853141                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6618530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        84154395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            103276399                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6618530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       84154395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           103276399                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.555978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.003886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.007113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073358                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.555978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.003886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.007113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073358                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81404.502212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86025.831374                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86094.203997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85375.298789                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85974.391325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81404.502212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86025.831374                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86094.203997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85375.298789                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85974.391325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              214915                       # number of writebacks
system.l2.writebacks::total                    214915                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6951399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       598566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7576138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6951399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       598566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7576138                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33711010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 550549509499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2038835217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47016817276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 599638873002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33711010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 550549509499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2038835217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47016817276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 599638873002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.555978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.003886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.007113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073358                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.555978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.003886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.007113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073358                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74581.880531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79199.814239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79267.338634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78549.094462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79148.356722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74581.880531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79199.814239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79267.338634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78549.094462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79148.356722                       # average overall mshr miss latency
system.l2.replacements                        7327757                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     43246933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         43246933                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     43246933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     43246933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6618058                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6618058                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6618058                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6618058                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          307                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           307                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              658                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         12390236                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              12390894                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         204618                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              205039                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     36331299                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  17414401833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17450733132                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     12594854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12595933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.390176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.016246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86297.622328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85106.891051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85109.335941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       204618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         205039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     33455270                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16017618394                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16051073664                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.390176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.016246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79466.199525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78280.593076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78283.027444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       6592809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6592810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            26173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36794835                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2214429021                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2251223856                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6618530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        6618983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.003886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81404.502212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86094.203997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86013.214228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        26173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33711010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2038835217                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2072546227                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.003886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003954                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74581.880531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79267.338634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79186.422153                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5550964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     71165593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          76716557                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6950978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       393948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7344926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 597963546891                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  33688349262                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 631651896153                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     71559541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      84061483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.555992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.005505                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86025.814913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85514.710728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85998.401638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6950978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       393948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7344926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 550516054229                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  30999198882                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 581515253111                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.555992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.005505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79199.798105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78688.555043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79172.377381                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259235.664673                       # Cycle average of tags in use
system.l2.tags.total_refs                   206551550                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7589901                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.213998                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     464.795815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       24.054549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    237548.906217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      991.020289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    20206.887803                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.517816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.044048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.565089                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32861                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       225160                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                5791041897                       # Number of tag accesses
system.l2.tags.data_accesses               5791041897                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                7327757                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     444889536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1646144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      38308224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          484872832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1646144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1675072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13754560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13754560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6951399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         598566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7576138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       214915                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             214915                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        230547754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           853054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         19851838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             251267637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       853054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           868045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7127798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7127798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7127798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       230547754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          853054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        19851838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            258395436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    214882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6951397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    585596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005180573924                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11979                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11979                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15835896                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             202992                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7576138                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     214915                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7576138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214915                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12972                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    33                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            237588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            236919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            235949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            235867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            236962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            235864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            236597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            236247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            235871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           236294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           235715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           235985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           235469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           236690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           236965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           236556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           236064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           236875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           236079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           236536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           236340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           236527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           236132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           236167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           236772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           236739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           236792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           235703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           236450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           235832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           236458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             6776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             6743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             6683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             6613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             6670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             6682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             6781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             6622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             6640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             6747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             6693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             6646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             6735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             6735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             6758                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 161422226305                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25200469112                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            293717125977                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21343.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38835.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7576138                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214915                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7401041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7777997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      7777997    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7777997                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     631.346440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    584.396266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2408.482621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        11978     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11979                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.933968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.930161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.356554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              384      3.21%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.26%      3.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11556     96.47%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11979                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              484042624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  830208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13749184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               484872832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13754560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       250.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    251.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1929706523505                       # Total gap between requests
system.mem_ctrls.avgGap                     247682.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    444889408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1646144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37478144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13749184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14990.879533138350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 230547688.084113538265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 853054.009893476730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 19421679.405061248690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7125012.480052310973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6951399                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       598566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       214915                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15378027                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 269812837612                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    996339574                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  22892570764                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 104640729428109                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34022.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38814.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38736.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38245.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 486893559.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6064910704.943053                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         10706900052.178633                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        10373717220.670216                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       253119631.632048                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     167509446257.412201                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     96877732034.580978                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     562976193570.262573                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       854762019471.603271                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        442.949200                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1668409282320                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  86746800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 174550572720                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         6063911144.927174                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         10705135444.304142                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        10371308952.363087                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       253678727.904048                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     167509446257.412201                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     96867474015.433609                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     562983275248.454102                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       854754229790.732056                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        442.945163                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1668440412398                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  86746800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 174519442642                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1929706655040                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          90680466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     43461848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6618058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        60523309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12595933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12595933                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       6618983                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     84061483                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19855078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    252463177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             309828256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    847139072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8153549952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9801048960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7327757                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13754560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        110604156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011454                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              110589643     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14513      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          110604156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       101991852387                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       84070555341                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        6611922094                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12526520059                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
