<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: RTLIL::SigSpec Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dd/d74/structRTLIL_1_1SigSpec.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a>  </div>
  <div class="headertitle">
<div class="title">RTLIL::SigSpec Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab624cc20a9c29d7e3498e0fcfc8f4a1b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab624cc20a9c29d7e3498e0fcfc8f4a1b">SigSpec</a> ()</td></tr>
<tr class="separator:ab624cc20a9c29d7e3498e0fcfc8f4a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2dccb662a61fad20bef2ef6c932af97"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad2dccb662a61fad20bef2ef6c932af97">SigSpec</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;other)</td></tr>
<tr class="separator:ad2dccb662a61fad20bef2ef6c932af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7dcd1d56eceee3f9f035b235fff414d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab7dcd1d56eceee3f9f035b235fff414d">SigSpec</a> (std::initializer_list&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt; parts)</td></tr>
<tr class="separator:ab7dcd1d56eceee3f9f035b235fff414d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a801993e2eee581732931c3cae89c5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a36a801993e2eee581732931c3cae89c5">operator=</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;other)</td></tr>
<tr class="separator:a36a801993e2eee581732931c3cae89c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52c6647526249d0d38f8bfd2e721386"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac52c6647526249d0d38f8bfd2e721386">SigSpec</a> (const <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &amp;value)</td></tr>
<tr class="separator:ac52c6647526249d0d38f8bfd2e721386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a337488478e930018d247af756994d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a07a337488478e930018d247af756994d">SigSpec</a> (const <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &amp;chunk)</td></tr>
<tr class="separator:a07a337488478e930018d247af756994d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28d34e503cb7d1970878ff2589ce772"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#af28d34e503cb7d1970878ff2589ce772">SigSpec</a> (<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire)</td></tr>
<tr class="separator:af28d34e503cb7d1970878ff2589ce772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950970aea2b31733a5912438a2d4a59b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a950970aea2b31733a5912438a2d4a59b">SigSpec</a> (<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire, int offset, int width=1)</td></tr>
<tr class="separator:a950970aea2b31733a5912438a2d4a59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078e6bb61645cd532c55d268803ae80a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a078e6bb61645cd532c55d268803ae80a">SigSpec</a> (const std::string &amp;str)</td></tr>
<tr class="separator:a078e6bb61645cd532c55d268803ae80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab313540ce39926df78797eb75813b7dd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab313540ce39926df78797eb75813b7dd">SigSpec</a> (int val, int width=32)</td></tr>
<tr class="separator:ab313540ce39926df78797eb75813b7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f242a019760059be6240ea104c29b6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70f242a019760059be6240ea104c29b6">SigSpec</a> (<a class="el" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a> bit, int width=1)</td></tr>
<tr class="separator:a70f242a019760059be6240ea104c29b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51138c8760dcee2ec73377de8182e6e1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a51138c8760dcee2ec73377de8182e6e1">SigSpec</a> (<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> bit, int width=1)</td></tr>
<tr class="separator:a51138c8760dcee2ec73377de8182e6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf889030ab41260993a46d09150185f5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#acf889030ab41260993a46d09150185f5">SigSpec</a> (std::vector&lt; <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &gt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>)</td></tr>
<tr class="separator:acf889030ab41260993a46d09150185f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f127a11b37824e9949bddbbe5af7df"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a47f127a11b37824e9949bddbbe5af7df">SigSpec</a> (std::vector&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b">bits</a>)</td></tr>
<tr class="separator:a47f127a11b37824e9949bddbbe5af7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a455da46abcd571e146722754c09d1790"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a455da46abcd571e146722754c09d1790">SigSpec</a> (std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b">bits</a>)</td></tr>
<tr class="separator:a455da46abcd571e146722754c09d1790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e49e21c69e39f74cbfd825cd431b406"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9e49e21c69e39f74cbfd825cd431b406">SigSpec</a> (bool bit)</td></tr>
<tr class="separator:a9e49e21c69e39f74cbfd825cd431b406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1245d5f584c70a52242187a27b8dc97"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#af1245d5f584c70a52242187a27b8dc97">SigSpec</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&amp;other)</td></tr>
<tr class="separator:af1245d5f584c70a52242187a27b8dc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e517ac471dc38ac57f15be8b093b2f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#af1e517ac471dc38ac57f15be8b093b2f">operator=</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&amp;other)</td></tr>
<tr class="separator:af1e517ac471dc38ac57f15be8b093b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89320bf61e66da75ed172a1e0ecf2be0"><td class="memItemLeft" align="right" valign="top">const std::vector<br class="typebreak"/>
&lt; <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a> () const </td></tr>
<tr class="separator:a89320bf61e66da75ed172a1e0ecf2be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62238a4c0185bf5c0b0ee2dfb8247b7b"><td class="memItemLeft" align="right" valign="top">const std::vector<br class="typebreak"/>
&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b">bits</a> () const </td></tr>
<tr class="separator:a62238a4c0185bf5c0b0ee2dfb8247b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a085a75d9ede59180209a69cbff8abc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a> () const </td></tr>
<tr class="separator:a9a085a75d9ede59180209a69cbff8abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2668ea3699d40a9a87eeca0e0560fb5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2668ea3699d40a9a87eeca0e0560fb5e">operator[]</a> (int index)</td></tr>
<tr class="separator:a2668ea3699d40a9a87eeca0e0560fb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae230a98cb7a299c17de2805cd40f9a54"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae230a98cb7a299c17de2805cd40f9a54">operator[]</a> (int index) const </td></tr>
<tr class="separator:ae230a98cb7a299c17de2805cd40f9a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220868878ef4843df2790fd124b9cd05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html">RTLIL::SigSpecIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a220868878ef4843df2790fd124b9cd05">begin</a> ()</td></tr>
<tr class="separator:a220868878ef4843df2790fd124b9cd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b6496c80b984dc0b03cc61de3c7621"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html">RTLIL::SigSpecIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a52b6496c80b984dc0b03cc61de3c7621">end</a> ()</td></tr>
<tr class="separator:a52b6496c80b984dc0b03cc61de3c7621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa422904601f383fbd8892d8d00dc7147"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html">RTLIL::SigSpecConstIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa422904601f383fbd8892d8d00dc7147">begin</a> () const </td></tr>
<tr class="separator:aa422904601f383fbd8892d8d00dc7147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bec6cd9cd204100d665da2a2ec3ccc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html">RTLIL::SigSpecConstIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2bec6cd9cd204100d665da2a2ec3ccc5">end</a> () const </td></tr>
<tr class="separator:a2bec6cd9cd204100d665da2a2ec3ccc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6541e0f694eab6b424023378ad92423"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa6541e0f694eab6b424023378ad92423">sort</a> ()</td></tr>
<tr class="separator:aa6541e0f694eab6b424023378ad92423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb755aa8d61546cf354c72766678992"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">sort_and_unify</a> ()</td></tr>
<tr class="separator:a2cb755aa8d61546cf354c72766678992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb735f158100bae38e6359f80ca09cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;pattern, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;with)</td></tr>
<tr class="separator:a3fb735f158100bae38e6359f80ca09cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e4eb93ea1a62a451b6074e9eca4f1f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab2e4eb93ea1a62a451b6074e9eca4f1f">replace</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;pattern, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;with, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *other) const </td></tr>
<tr class="separator:ab2e4eb93ea1a62a451b6074e9eca4f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680e901b0a2555f43ba58bb30d96a986"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a680e901b0a2555f43ba58bb30d96a986">replace</a> (const std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;rules)</td></tr>
<tr class="separator:a680e901b0a2555f43ba58bb30d96a986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72e59158587f3ab7669952a214dff9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae72e59158587f3ab7669952a214dff9e">replace</a> (const std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;rules, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *other) const </td></tr>
<tr class="separator:ae72e59158587f3ab7669952a214dff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddbf74995ae4c6e4e1bbc7790a66cd5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5ddbf74995ae4c6e4e1bbc7790a66cd5">replace</a> (int offset, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;with)</td></tr>
<tr class="separator:a5ddbf74995ae4c6e4e1bbc7790a66cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7197cc36be68abb4c3491bebde97290d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">remove</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;pattern)</td></tr>
<tr class="separator:a7197cc36be68abb4c3491bebde97290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509e850a3c94a4ba8b795ad2435fc3ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a509e850a3c94a4ba8b795ad2435fc3ae">remove</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;pattern, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *other) const </td></tr>
<tr class="separator:a509e850a3c94a4ba8b795ad2435fc3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5240fe1a07a5b0eb69d59403250bff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">remove2</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;pattern, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *other)</td></tr>
<tr class="separator:a4f5240fe1a07a5b0eb69d59403250bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab699a155f7b9432a0727f9228b09646f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab699a155f7b9432a0727f9228b09646f">remove</a> (const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;pattern)</td></tr>
<tr class="separator:ab699a155f7b9432a0727f9228b09646f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a1e6ada683b3283cc2454f7dd2d1d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a55a1e6ada683b3283cc2454f7dd2d1d9">remove</a> (const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;pattern, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *other) const </td></tr>
<tr class="separator:a55a1e6ada683b3283cc2454f7dd2d1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae455e76061425338fae9689380f4e77c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae455e76061425338fae9689380f4e77c">remove2</a> (const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;pattern, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *other)</td></tr>
<tr class="separator:ae455e76061425338fae9689380f4e77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53082b245dd9bfaf715319d2ebfffe0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa53082b245dd9bfaf715319d2ebfffe0">remove</a> (int offset, int length=1)</td></tr>
<tr class="separator:aa53082b245dd9bfaf715319d2ebfffe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72cb468d2f0bb654a833263a6d828732"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72cb468d2f0bb654a833263a6d828732">remove_const</a> ()</td></tr>
<tr class="separator:a72cb468d2f0bb654a833263a6d828732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab47d4484bbd3b94c31f38e38ddec91a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;pattern, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *other=<a class="el" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) const </td></tr>
<tr class="separator:aab47d4484bbd3b94c31f38e38ddec91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eda7ae4ca999d7b34d836d603a1c954"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4eda7ae4ca999d7b34d836d603a1c954">extract</a> (const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;pattern, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *other=<a class="el" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) const </td></tr>
<tr class="separator:a4eda7ae4ca999d7b34d836d603a1c954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb37baea10a0f9e21a5863064345daec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aeb37baea10a0f9e21a5863064345daec">extract</a> (int offset, int length=1) const </td></tr>
<tr class="separator:aeb37baea10a0f9e21a5863064345daec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c904f5a77c28dc3340b4ecb4b275e9b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;signal)</td></tr>
<tr class="separator:a4c904f5a77c28dc3340b4ecb4b275e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70903ea1ee19c3f59a26497c106e8ec6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a> (const <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;bit)</td></tr>
<tr class="separator:a70903ea1ee19c3f59a26497c106e8ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a0f0def01be52891bdf5eedad46c33"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a> (int width, bool is_signed=false)</td></tr>
<tr class="separator:a72a0f0def01be52891bdf5eedad46c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa190ef13999edb4d38e01607bf6324a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa190ef13999edb4d38e01607bf6324a4">extend_u0</a> (int width, bool is_signed=false)</td></tr>
<tr class="separator:aa190ef13999edb4d38e01607bf6324a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb2e04aaabb6e71aefc97e41579ba80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5fb2e04aaabb6e71aefc97e41579ba80">repeat</a> (int num) const </td></tr>
<tr class="separator:a5fb2e04aaabb6e71aefc97e41579ba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67470261fdd6b7a3507f25661f782bce"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a67470261fdd6b7a3507f25661f782bce">operator&lt;</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;other) const </td></tr>
<tr class="separator:a67470261fdd6b7a3507f25661f782bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bdc0cc12edbd16547f501abdba89fb1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9bdc0cc12edbd16547f501abdba89fb1">operator==</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;other) const </td></tr>
<tr class="separator:a9bdc0cc12edbd16547f501abdba89fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a00873684774de96214de9621c565da"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a00873684774de96214de9621c565da">operator!=</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;other) const </td></tr>
<tr class="separator:a9a00873684774de96214de9621c565da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9002bfc0d5e7b701e1139f0081fd9f3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab9002bfc0d5e7b701e1139f0081fd9f3">is_wire</a> () const </td></tr>
<tr class="separator:ab9002bfc0d5e7b701e1139f0081fd9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766321f59e1006e522e788d42dd1d18a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">is_chunk</a> () const </td></tr>
<tr class="separator:a766321f59e1006e522e788d42dd1d18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb6be514bcd0dd530279d57a2fe0207"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a> () const </td></tr>
<tr class="separator:affb6be514bcd0dd530279d57a2fe0207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba44ce5db4d8dd4c1faff050305778fb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">is_fully_def</a> () const </td></tr>
<tr class="separator:aba44ce5db4d8dd4c1faff050305778fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac188bee8020557fef57cfefce75cd56c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c">is_fully_undef</a> () const </td></tr>
<tr class="separator:ac188bee8020557fef57cfefce75cd56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90e53f5ab9dea9de2f251cf1750b1a1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad90e53f5ab9dea9de2f251cf1750b1a1">has_marked_bits</a> () const </td></tr>
<tr class="separator:ad90e53f5ab9dea9de2f251cf1750b1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35046a10e61b1b18f154b365ab74c69"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69">as_bool</a> () const </td></tr>
<tr class="separator:ae35046a10e61b1b18f154b365ab74c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a16d8ea442b0419779996a2858c71f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a60a16d8ea442b0419779996a2858c71f">as_int</a> (bool is_signed=false) const </td></tr>
<tr class="separator:a60a16d8ea442b0419779996a2858c71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91cf90d8789dedfd92af6a72e696443"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#af91cf90d8789dedfd92af6a72e696443">as_string</a> () const </td></tr>
<tr class="separator:af91cf90d8789dedfd92af6a72e696443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd069b267f2c5e7480549661933d7e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a> () const </td></tr>
<tr class="separator:adbd069b267f2c5e7480549661933d7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbcfc56fee162a68e48091e3ea189ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9fbcfc56fee162a68e48091e3ea189ac">as_wire</a> () const </td></tr>
<tr class="separator:a9fbcfc56fee162a68e48091e3ea189ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff2c3edb53b99750d743e33c0f39619"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">as_chunk</a> () const </td></tr>
<tr class="separator:aaff2c3edb53b99750d743e33c0f39619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187a58e1983cb5f0b4483f510763c122"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a187a58e1983cb5f0b4483f510763c122">match</a> (std::string pattern) const </td></tr>
<tr class="separator:a187a58e1983cb5f0b4483f510763c122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc7b683a05092e03e524ec50395b737"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">to_sigbit_set</a> () const </td></tr>
<tr class="separator:a5dc7b683a05092e03e524ec50395b737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef4a2cb4b1b7a48a7775b046f7a7431c"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c">to_sigbit_vector</a> () const </td></tr>
<tr class="separator:aef4a2cb4b1b7a48a7775b046f7a7431c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e9686dc98137f694fa0863e851e99c"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <br class="typebreak"/>
<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a73e9686dc98137f694fa0863e851e99c">to_sigbit_map</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;other) const </td></tr>
<tr class="separator:a73e9686dc98137f694fa0863e851e99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34c127004981694c044e055e8f7c506"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae34c127004981694c044e055e8f7c506">to_single_sigbit</a> () const </td></tr>
<tr class="separator:ae34c127004981694c044e055e8f7c506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe184441091b308cf101d772767f4c3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affe184441091b308cf101d772767f4c3">operator std::vector&lt; RTLIL::SigChunk &gt;</a> () const </td></tr>
<tr class="separator:affe184441091b308cf101d772767f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ee28c45db8cd5c6e1598515df34cec"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a50ee28c45db8cd5c6e1598515df34cec">operator std::vector&lt; RTLIL::SigBit &gt;</a> () const </td></tr>
<tr class="separator:a50ee28c45db8cd5c6e1598515df34cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac633d076d455844da0087e13e33c46"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a> () const </td></tr>
<tr class="separator:a6ac633d076d455844da0087e13e33c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:ac4721167843063c7011b61606225d94b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b">parse</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, std::string str)</td></tr>
<tr class="separator:ac4721167843063c7011b61606225d94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad041bb3f98a0ffe1fba49078721ba635"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad041bb3f98a0ffe1fba49078721ba635">parse_sel</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig, <a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, std::string str)</td></tr>
<tr class="separator:ad041bb3f98a0ffe1fba49078721ba635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2172c35e477430b9c8bef8778e9998e3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2172c35e477430b9c8bef8778e9998e3">parse_rhs</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;lhs, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, std::string str)</td></tr>
<tr class="separator:a2172c35e477430b9c8bef8778e9998e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a23c5fe78b8654313b1a8ba6e0aea1b0b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a> () const </td></tr>
<tr class="separator:a23c5fe78b8654313b1a8ba6e0aea1b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a1ac0510ec6f5a7742b9f18f0238d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a> () const </td></tr>
<tr class="separator:ab8a1ac0510ec6f5a7742b9f18f0238d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d76a768270be0369dd08222bb51c6c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c">hash</a> () const </td></tr>
<tr class="separator:a62d76a768270be0369dd08222bb51c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9fae8fc6b1b07caff1a9dc5a45a1ec"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">packed</a> () const </td></tr>
<tr class="separator:a9d9fae8fc6b1b07caff1a9dc5a45a1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376deb553415871473df2ac483441723"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723">inline_unpack</a> () const </td></tr>
<tr class="separator:a376deb553415871473df2ac483441723"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a7ad683c3e9b9ab7116bc10561341cdd3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a></td></tr>
<tr class="separator:a7ad683c3e9b9ab7116bc10561341cdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01280afcd23820c2ccccdb89fad86e04"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a></td></tr>
<tr class="separator:a01280afcd23820c2ccccdb89fad86e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10af6d54022033678e0f5a3238f0940"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a></td></tr>
<tr class="separator:aa10af6d54022033678e0f5a3238f0940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a41fb1612da11cfef36f51faf2bddc"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a></td></tr>
<tr class="separator:ac1a41fb1612da11cfef36f51faf2bddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00961">961</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ab624cc20a9c29d7e3498e0fcfc8f4a1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02015">2015</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;{</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = 0;</div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad2dccb662a61fad20bef2ef6c932af97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02021">2021</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;{</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    *<span class="keyword">this</span> = other;</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab7dcd1d56eceee3f9f035b235fff414d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">std::initializer_list&lt; <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &gt;&#160;</td>
          <td class="paramname"><em>parts</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02026">2026</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;{</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.list&quot;</span>);</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = 0;</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;    std::vector&lt;RTLIL::SigSpec&gt; parts_vec(parts.begin(), parts.end());</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = parts_vec.rbegin(); it != parts_vec.rend(); it++)</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(*it);</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ab7dcd1d56eceee3f9f035b235fff414d_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ab7dcd1d56eceee3f9f035b235fff414d_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ab7dcd1d56eceee3f9f035b235fff414d_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ab7dcd1d56eceee3f9f035b235fff414d_cgraph">
<area shape="rect" id="node2" href="../../d6/d0b/namespaceMinisat.html#ad45d20f93b53d687dc370b0b06fbdab4" title="Minisat::append" alt="" coords="224,5,336,32"/><area shape="rect" id="node3" href="../../d6/d0b/namespaceMinisat.html#ad8714c7d062a4cbf6f2e35a6c1f1d8b2" title="Minisat::copy" alt="" coords="385,5,482,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac52c6647526249d0d38f8bfd2e721386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02075">2075</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;{</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.const&quot;</span>);</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>(value));</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().width;</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ac52c6647526249d0d38f8bfd2e721386_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ac52c6647526249d0d38f8bfd2e721386_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ac52c6647526249d0d38f8bfd2e721386_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ac52c6647526249d0d38f8bfd2e721386_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a07a337488478e930018d247af756994d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &amp;&#160;</td>
          <td class="paramname"><em>chunk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02085">2085</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;{</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.chunk&quot;</span>);</div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(chunk);</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().width;</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a07a337488478e930018d247af756994d_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a07a337488478e930018d247af756994d_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a07a337488478e930018d247af756994d_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a07a337488478e930018d247af756994d_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af28d34e503cb7d1970878ff2589ce772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>wire</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02095">2095</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;{</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.wire&quot;</span>);</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>(wire));</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().width;</div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_af28d34e503cb7d1970878ff2589ce772_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_af28d34e503cb7d1970878ff2589ce772_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_af28d34e503cb7d1970878ff2589ce772_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_af28d34e503cb7d1970878ff2589ce772_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a950970aea2b31733a5912438a2d4a59b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>wire</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02105">2105</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;{</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.wire_part&quot;</span>);</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>(wire, offset, width));</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().width;</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a950970aea2b31733a5912438a2d4a59b_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a950970aea2b31733a5912438a2d4a59b_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a950970aea2b31733a5912438a2d4a59b_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a950970aea2b31733a5912438a2d4a59b_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a078e6bb61645cd532c55d268803ae80a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>str</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02115">2115</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;{</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.str&quot;</span>);</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>(str));</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().width;</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a078e6bb61645cd532c55d268803ae80a_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a078e6bb61645cd532c55d268803ae80a_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a078e6bb61645cd532c55d268803ae80a_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a078e6bb61645cd532c55d268803ae80a_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab313540ce39926df78797eb75813b7dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em> = <code>32</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02125">2125</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;{</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.int&quot;</span>);</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>(val, width));</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = width;</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ab313540ce39926df78797eb75813b7dd_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ab313540ce39926df78797eb75813b7dd_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ab313540ce39926df78797eb75813b7dd_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ab313540ce39926df78797eb75813b7dd_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a70f242a019760059be6240ea104c29b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a>&#160;</td>
          <td class="paramname"><em>bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02135">2135</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;{</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.state&quot;</span>);</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>(bit, width));</div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = width;</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a70f242a019760059be6240ea104c29b6_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a70f242a019760059be6240ea104c29b6_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a70f242a019760059be6240ea104c29b6_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a70f242a019760059be6240ea104c29b6_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a51138c8760dcee2ec73377de8182e6e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02145">2145</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;{</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.bit&quot;</span>);</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    <span class="keywordflow">if</span> (bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>(bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ab78cfbff7bc1e9b07002d57f25f77178">data</a>, width));</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; width; i++)</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(bit);</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = width;</div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ae7b76704347b4d9c70a5f58cd2c8b0f5"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">RTLIL::SigBit::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00907">rtlil.h:907</a></div></div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ab78cfbff7bc1e9b07002d57f25f77178"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ab78cfbff7bc1e9b07002d57f25f77178">RTLIL::SigBit::data</a></div><div class="ttdeci">RTLIL::State data</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00909">rtlil.h:909</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a51138c8760dcee2ec73377de8182e6e1_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a51138c8760dcee2ec73377de8182e6e1_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a51138c8760dcee2ec73377de8182e6e1_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a51138c8760dcee2ec73377de8182e6e1_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="acf889030ab41260993a46d09150185f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &gt;&#160;</td>
          <td class="paramname"><em>chunks</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02159">2159</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;{</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.stdvec_chunks&quot;</span>);</div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;</div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = 0;</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>)</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(c);</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_acf889030ab41260993a46d09150185f5_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_acf889030ab41260993a46d09150185f5_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_acf889030ab41260993a46d09150185f5_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_acf889030ab41260993a46d09150185f5_cgraph">
<area shape="rect" id="node2" href="../../d6/d0b/namespaceMinisat.html#ad45d20f93b53d687dc370b0b06fbdab4" title="Minisat::append" alt="" coords="224,19,336,45"/><area shape="rect" id="node4" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="251,95,309,121"/><area shape="rect" id="node3" href="../../d6/d0b/namespaceMinisat.html#ad8714c7d062a4cbf6f2e35a6c1f1d8b2" title="Minisat::copy" alt="" coords="431,5,529,32"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="389,56,571,83"/><area shape="rect" id="node6" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="403,107,557,133"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="384,157,576,184"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a47f127a11b37824e9949bddbbe5af7df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td>
          <td class="paramname"><em>bits</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02170">2170</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;{</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.stdvec_bits&quot;</span>);</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = 0;</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b">bits</a>)</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(bit);</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a70903ea1ee19c3f59a26497c106e8ec6"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">RTLIL::SigSpec::append_bit</a></div><div class="ttdeci">void append_bit(const RTLIL::SigBit &amp;bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02562">rtlil.cc:2562</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a62238a4c0185bf5c0b0ee2dfb8247b7b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b">RTLIL::SigSpec::bits</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigBit &gt; &amp; bits() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01017">rtlil.h:1017</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a47f127a11b37824e9949bddbbe5af7df_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a47f127a11b37824e9949bddbbe5af7df_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a47f127a11b37824e9949bddbbe5af7df_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a47f127a11b37824e9949bddbbe5af7df_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a455da46abcd571e146722754c09d1790"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td>
          <td class="paramname"><em>bits</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02181">2181</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;{</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.stdset_bits&quot;</span>);</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = 0;</div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b">bits</a>)</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(bit);</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a70903ea1ee19c3f59a26497c106e8ec6"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">RTLIL::SigSpec::append_bit</a></div><div class="ttdeci">void append_bit(const RTLIL::SigBit &amp;bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02562">rtlil.cc:2562</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a62238a4c0185bf5c0b0ee2dfb8247b7b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b">RTLIL::SigSpec::bits</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigBit &gt; &amp; bits() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01017">rtlil.h:1017</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a455da46abcd571e146722754c09d1790_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a455da46abcd571e146722754c09d1790_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a455da46abcd571e146722754c09d1790_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a455da46abcd571e146722754c09d1790_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9e49e21c69e39f74cbfd825cd431b406"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02192">2192</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;{</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.init.bool&quot;</span>);</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = 0;</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(bit);</div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a70903ea1ee19c3f59a26497c106e8ec6"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">RTLIL::SigSpec::append_bit</a></div><div class="ttdeci">void append_bit(const RTLIL::SigBit &amp;bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02562">rtlil.cc:2562</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-12" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-12-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-12-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-12-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a9e49e21c69e39f74cbfd825cd431b406_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a9e49e21c69e39f74cbfd825cd431b406_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a9e49e21c69e39f74cbfd825cd431b406_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a9e49e21c69e39f74cbfd825cd431b406_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="225,56,282,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="335,5,518,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="350,56,503,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="331,107,523,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af1245d5f584c70a52242187a27b8dc97"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::SigSpec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01001">1001</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                                  {</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>;</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>;</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a> = std::move(other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>);</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a> = std::move(other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>);</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a4c904f5a77c28dc3340b4ecb4b275e9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::append </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>signal</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02523">2523</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;{</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    <span class="keywordflow">if</span> (signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> == 0)</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> == 0) {</div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;        *<span class="keyword">this</span> = signal;</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;    }</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.append&quot;</span>);</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">packed</a>() != signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">packed</a>()) {</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;        signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    }</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">packed</a>())</div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;other_c : signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>)</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;        {</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;            <span class="keyword">auto</span> &amp;my_last_c = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back();</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;            <span class="keywordflow">if</span> (my_last_c.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> &amp;&amp; other_c.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;                <span class="keyword">auto</span> &amp;this_data = my_last_c.data;</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;                <span class="keyword">auto</span> &amp;other_data = other_c.data;</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;                this_data.insert(this_data.end(), other_data.begin(), other_data.end());</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;                my_last_c.width += other_c.width;</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;            } <span class="keywordflow">else</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;            <span class="keywordflow">if</span> (my_last_c.wire == other_c.wire &amp;&amp; my_last_c.offset + my_last_c.width == other_c.offset) {</div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;                my_last_c.width += other_c.width;</div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;            } <span class="keywordflow">else</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(other_c);</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;        }</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.insert(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.end(), signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.begin(), signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.end());</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> += signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>;</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9d9fae8fc6b1b07caff1a9dc5a45a1ec"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">RTLIL::SigSpec::packed</a></div><div class="ttdeci">bool packed() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00973">rtlil.h:973</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-13" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-13-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-13-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-13-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a4c904f5a77c28dc3340b4ecb4b275e9b_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a4c904f5a77c28dc3340b4ecb4b275e9b_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a4c904f5a77c28dc3340b4ecb4b275e9b_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a4c904f5a77c28dc3340b4ecb4b275e9b_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="216,5,379,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="223,56,371,83"/><area shape="rect" id="node4" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="427,81,485,108"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="538,31,721,57"/><area shape="rect" id="node6" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="553,81,706,108"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="533,132,725,159"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a70903ea1ee19c3f59a26497c106e8ec6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::append_bit </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;&#160;</td>
          <td class="paramname"><em>bit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02562">2562</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;{</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">packed</a>())</div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    {</div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.append_bit.packed&quot;</span>);</div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;</div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size() == 0)</div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(bit);</div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;            <span class="keywordflow">if</span> (bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().data.push_back(bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ab78cfbff7bc1e9b07002d57f25f77178">data</a>);</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().width++;</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;                } <span class="keywordflow">else</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(bit);</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().wire == bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a> &amp;&amp; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().offset + <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().width == bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#adc1a6056836f419bcecc4e4d6ab1a27c">offset</a>)</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back().width++;</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(bit);</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;    }</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;    {</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.append_bit.unpacked&quot;</span>);</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.push_back(bit);</div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    }</div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>++;</div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ae7b76704347b4d9c70a5f58cd2c8b0f5"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">RTLIL::SigBit::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00907">rtlil.h:907</a></div></div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ab78cfbff7bc1e9b07002d57f25f77178"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ab78cfbff7bc1e9b07002d57f25f77178">RTLIL::SigBit::data</a></div><div class="ttdeci">RTLIL::State data</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00909">rtlil.h:909</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_adc1a6056836f419bcecc4e4d6ab1a27c"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#adc1a6056836f419bcecc4e4d6ab1a27c">RTLIL::SigBit::offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00910">rtlil.h:910</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9d9fae8fc6b1b07caff1a9dc5a45a1ec"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">RTLIL::SigSpec::packed</a></div><div class="ttdeci">bool packed() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00973">rtlil.h:973</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-14" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-14-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-14-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-14-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a70903ea1ee19c3f59a26497c106e8ec6_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a70903ea1ee19c3f59a26497c106e8ec6_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a70903ea1ee19c3f59a26497c106e8ec6_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a70903ea1ee19c3f59a26497c106e8ec6_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="238,56,295,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="349,5,531,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="363,56,517,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="344,107,536,133"/></map>
</div>
</p>

<p><div id="dynsection-15" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-15-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-15-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-15-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a70903ea1ee19c3f59a26497c106e8ec6_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a70903ea1ee19c3f59a26497c106e8ec6_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a70903ea1ee19c3f59a26497c106e8ec6_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a70903ea1ee19c3f59a26497c106e8ec6_icgraph">
<area shape="rect" id="node2" href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19" title="MemoryShareWorker::\lconditions_to_logic" alt="" coords="260,5,409,46"/><area shape="rect" id="node5" href="../../d2/db8/structMemoryShareWorker.html#a3754a337ee7da2b2906e06ef996413b9" title="MemoryShareWorker::\lmask_en_grouped" alt="" coords="260,70,409,111"/><area shape="rect" id="node7" href="../../d2/db8/structMemoryShareWorker.html#abaaa2c6b8385589f79f3b9671266a631" title="MemoryShareWorker::\lmerge_en_data" alt="" coords="260,135,409,177"/><area shape="rect" id="node8" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="489,187,661,229"/><area shape="rect" id="node9" href="../../d5/d72/opt__const_8cc.html#a83e62052fedc4a9afb5bd71dabd91436" title="group_cell_inputs" alt="" coords="273,252,396,279"/><area shape="rect" id="node12" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4eda7ae4ca999d7b34d836d603a1c954" title="RTLIL::SigSpec::extract" alt="" coords="255,303,414,329"/><area shape="rect" id="node13" href="../../da/d05/structShareWorker.html#a67bc406f9804dfc4376049c228adf42a" title="ShareWorker::make_supercell" alt="" coords="237,353,432,380"/><area shape="rect" id="node15" href="../../da/d05/structShareWorker.html#a7b4168c09e994b21006c58d6f96e3294" title="ShareWorker::bits_from\l_activation_patterns" alt="" coords="256,405,413,446"/><area shape="rect" id="node16" href="../../df/d6f/structSigPool.html#aefc32b917300fa0779f2db2f70f04133" title="SigPool::extract" alt="" coords="279,471,391,497"/><area shape="rect" id="node20" href="../../df/d0e/structWreduceWorker.html#aceb4891ac16107159ac8b2dfb0e99feb" title="WreduceWorker::run\l_cell_mux" alt="" coords="265,522,404,563"/><area shape="rect" id="node3" href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2" title="MemoryShareWorker::\ltranslate_rd_feedback_to_en" alt="" coords="480,13,669,54"/><area shape="rect" id="node4" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="723,93,872,134"/><area shape="rect" id="node6" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="494,93,655,134"/><area shape="rect" id="node10" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="506,275,643,301"/><area shape="rect" id="node11" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="718,368,877,395"/><area shape="rect" id="node14" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="485,357,664,384"/><area shape="rect" id="node17" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="519,416,630,443"/><area shape="rect" id="node18" href="../../d5/d72/opt__const_8cc.html#aa46510e9c449ee6203cf720bcb711d7b" title="replace_undriven" alt="" coords="515,467,635,493"/><area shape="rect" id="node19" href="../../d0/d91/structSccWorker.html#a77f4fcc5f3ed60bb62bf3bf39a7ee04f" title="SccWorker::SccWorker" alt="" coords="497,517,653,544"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae35046a10e61b1b18f154b365ab74c69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::as_bool </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02818">2818</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;{</div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.as_bool&quot;</span>);</div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>() &amp;&amp; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>) &lt;= 1);</div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>)</div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[0].data).<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa">as_bool</a>();</div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Const_html_a7c3712049c1089520623cc77242b0dfa"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa">RTLIL::Const::as_bool</a></div><div class="ttdeci">bool as_bool() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00096">rtlil.cc:96</a></div></div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-16" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-16-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-16-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-16-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ae35046a10e61b1b18f154b365ab74c69_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ae35046a10e61b1b18f154b365ab74c69_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ae35046a10e61b1b18f154b365ab74c69_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ae35046a10e61b1b18f154b365ab74c69_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="261,5,329,32"/><area shape="rect" id="node3" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa" title="RTLIL::Const::as_bool" alt="" coords="219,56,370,83"/></map>
</div>
</p>

<p><div id="dynsection-17" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-17-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-17-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-17-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ae35046a10e61b1b18f154b365ab74c69_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ae35046a10e61b1b18f154b365ab74c69_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ae35046a10e61b1b18f154b365ab74c69_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_ae35046a10e61b1b18f154b365ab74c69_icgraph">
<area shape="rect" id="node2" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589" title="ConstEval::eval" alt="" coords="266,199,377,225"/><area shape="rect" id="node15" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d" title="find_sig_before_dff" alt="" coords="256,427,387,453"/><area shape="rect" id="node20" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="219,481,424,508"/><area shape="rect" id="node22" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="253,532,390,559"/><area shape="rect" id="node24" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="220,583,423,625"/><area shape="rect" id="node25" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="235,649,408,690"/><area shape="rect" id="node3" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="522,5,633,32"/><area shape="rect" id="node4" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="494,57,661,98"/><area shape="rect" id="node6" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="492,123,663,149"/><area shape="rect" id="node7" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="753,148,881,175"/><area shape="rect" id="node8" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="523,224,632,251"/><area shape="rect" id="node11" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="543,275,611,301"/><area shape="rect" id="node13" href="../../d3/df6/test__cell_8cc.html#adbe94f6d1e35a3d35c247c90bd54092d" title="run_eval_test" alt="" coords="527,325,627,352"/><area shape="rect" id="node5" href="../../d7/d1a/structBruteForceEquivChecker.html#a068b4d2f9bf5abcc423ce703ec54144e" title="BruteForceEquivChecker\l::BruteForceEquivChecker" alt="" coords="731,57,903,98"/><area shape="rect" id="node9" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="772,224,863,251"/><area shape="rect" id="node10" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="953,224,1122,251"/><area shape="rect" id="node12" href="../../d3/d28/structProcDffPass.html#a08d6802cd3be4abacea94953a04b9ce9" title="ProcDffPass::execute" alt="" coords="744,275,891,301"/><area shape="rect" id="node14" href="../../d4/d8a/structTestCellPass.html#ac862ec029865cd32ebc4b9977f66b1a9" title="TestCellPass::execute" alt="" coords="742,325,893,352"/><area shape="rect" id="node16" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc" title="handle_wr_cell" alt="" coords="523,376,631,403"/><area shape="rect" id="node19" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85" title="handle_rd_cell" alt="" coords="525,427,630,453"/><area shape="rect" id="node17" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="763,401,872,428"/><area shape="rect" id="node18" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="955,401,1120,428"/><area shape="rect" id="node21" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4" title="MemoryMapWorker::MemoryMap\lWorker" alt="" coords="472,478,683,519"/><area shape="rect" id="node23" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="498,544,657,571"/><area shape="rect" id="node26" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="499,631,656,657"/><area shape="rect" id="node27" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="506,681,649,708"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aaff2c3edb53b99750d743e33c0f39619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> RTLIL::SigSpec::as_chunk </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02877">2877</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;{</div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.as_chunk&quot;</span>);</div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">is_chunk</a>());</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[0];</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a766321f59e1006e522e788d42dd1d18a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">RTLIL::SigSpec::is_chunk</a></div><div class="ttdeci">bool is_chunk() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02755">rtlil.cc:2755</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-18" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-18-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-18-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-18-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aaff2c3edb53b99750d743e33c0f39619_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aaff2c3edb53b99750d743e33c0f39619_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aaff2c3edb53b99750d743e33c0f39619_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_aaff2c3edb53b99750d743e33c0f39619_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="189,178,360,220"/><area shape="rect" id="node11" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="1146,346,1249,372"/><area shape="rect" id="node38" href="../../d3/d4b/structShowWorker.html#a0047ee63f50dab71af0833fdc30ceaa6" title="ShowWorker::gen_signode\l_simple" alt="" coords="673,2172,847,2213"/><area shape="rect" id="node40" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f" title="is_reg_wire" alt="" coords="231,396,319,423"/><area shape="rect" id="node43" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="221,574,328,600"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="409,10,607,36"/><area shape="rect" id="node6" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="423,178,593,220"/><area shape="rect" id="node7" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="675,196,845,237"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="423,61,593,102"/><area shape="rect" id="node10" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="657,144,863,171"/><area shape="rect" id="node13" href="../../d7/d7f/log_8h.html#a60b86fabb1430bf0e068c60e3ca832b2" title="log_signal" alt="" coords="468,1458,548,1484"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="913,112,1084,153"/><area shape="rect" id="node5" href="../../d7/d7f/log_8h.html#ab44a53c60020f165bea50d36a4edc954" title="log_cell" alt="" coords="727,43,793,70"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="659,94,861,120"/><area shape="rect" id="node12" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="1310,346,1474,372"/><area shape="rect" id="node14" href="../../d0/dde/abc_8cc.html#ae957455a74979021ee46b27a555ef840" title="dump_loop_graph" alt="" coords="698,903,822,930"/><area shape="rect" id="node15" href="../../d0/dde/abc_8cc.html#a1538e69c81ae0ee4319cbdfb16c1b537" title="handle_loops" alt="" coords="949,852,1048,879"/><area shape="rect" id="node16" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="1151,827,1243,854"/><area shape="rect" id="node17" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="681,954,839,980"/><area shape="rect" id="node18" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="687,1005,833,1046"/><area shape="rect" id="node19" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="685,1070,835,1112"/><area shape="rect" id="node20" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="687,1136,833,1163"/><area shape="rect" id="node21" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="677,1188,843,1229"/><area shape="rect" id="node22" href="../../d5/d3c/structVlogHammerReporter.html#a6f9d4edd55538c8afd05c03872dc321f" title="VlogHammerReporter\l::sat_check" alt="" coords="687,1356,833,1397"/><area shape="rect" id="node23" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="913,1304,1084,1331"/><area shape="rect" id="node24" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1133,1279,1261,1306"/><area shape="rect" id="node25" href="../../db/dcf/structFindReducedInputs.html#a0b5c76f24f50c7212a676b2137cddaf6" title="FindReducedInputs::\lregister_pi_bit" alt="" coords="690,1421,830,1462"/><area shape="rect" id="node26" href="../../db/dcf/structFindReducedInputs.html#aeaa77a3e58feb4804688071d1b3c1e33" title="FindReducedInputs::\lanalyze" alt="" coords="690,1538,830,1580"/><area shape="rect" id="node27" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="931,1579,1066,1606"/><area shape="rect" id="node28" href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1" title="PerformReduction::analyze\l_const" alt="" coords="673,1604,847,1645"/><area shape="rect" id="node29" href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf" title="PerformReduction::analyze" alt="" coords="673,1670,847,1696"/><area shape="rect" id="node30" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="683,1720,837,1747"/><area shape="rect" id="node31" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="717,1822,803,1848"/><area shape="rect" id="node32" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="953,1822,1044,1848"/><area shape="rect" id="node33" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="705,1872,815,1899"/><area shape="rect" id="node34" href="../../d8/d65/structFsmOpt.html#ab1bf4d0eddc5c154a149a0d09105991d" title="FsmOpt::opt_unreachable\l_states" alt="" coords="675,1924,845,1965"/><area shape="rect" id="node35" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="680,1989,840,2030"/><area shape="rect" id="node36" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="689,2054,831,2096"/><area shape="rect" id="node37" href="../../d8/d65/structFsmOpt.html#aa14f76d26c9901a72e11c19b376e8467" title="FsmOpt::opt_alias_inputs" alt="" coords="675,2120,845,2147"/><area shape="rect" id="node39" href="../../d3/d4b/structShowWorker.html#abe1de13e78b4de4ae146a6e26a71047b" title="ShowWorker::gen_portbox" alt="" coords="913,2179,1085,2206"/><area shape="rect" id="node41" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="704,447,816,474"/><area shape="rect" id="node42" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="958,447,1039,474"/><area shape="rect" id="node44" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="437,599,579,626"/><area shape="rect" id="node45" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="685,611,835,638"/><area shape="rect" id="node46" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="685,687,835,714"/><area shape="rect" id="node47" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="715,295,805,322"/><area shape="rect" id="node48" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="447,751,569,778"/><area shape="rect" id="node49" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="695,751,825,778"/><area shape="rect" id="node50" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="707,548,813,575"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="adbd069b267f2c5e7480549661933d7e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> RTLIL::SigSpec::as_const </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02857">2857</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;{</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.as_const&quot;</span>);</div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;</div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>() &amp;&amp; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>) &lt;= 1);</div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>)</div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[0].data;</div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>();</div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-19" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-19-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-19-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-19-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_adbd069b267f2c5e7480549661933d7e9_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_adbd069b267f2c5e7480549661933d7e9_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_adbd069b267f2c5e7480549661933d7e9_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_adbd069b267f2c5e7480549661933d7e9_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="190,12,258,39"/></map>
</div>
</p>

<p><div id="dynsection-20" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-20-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-20-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-20-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_adbd069b267f2c5e7480549661933d7e9_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_adbd069b267f2c5e7480549661933d7e9_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_adbd069b267f2c5e7480549661933d7e9_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_adbd069b267f2c5e7480549661933d7e9_icgraph">
<area shape="rect" id="node2" href="../../d9/d1c/structBitPatternPool.html#a6645f7519a189724e74fae9d0ad0065a" title="BitPatternPool::sig2bits" alt="" coords="197,81,355,108"/><area shape="rect" id="node8" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589" title="ConstEval::eval" alt="" coords="221,376,331,403"/><area shape="rect" id="node10" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="414,158,581,199"/><area shape="rect" id="node12" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="412,275,583,301"/><area shape="rect" id="node13" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="655,275,783,301"/><area shape="rect" id="node14" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="443,629,552,656"/><area shape="rect" id="node20" href="../../d5/d3c/structVlogHammerReporter.html#a8e42c3dd172604a3082dc1dbd985393a" title="VlogHammerReporter\l::VlogHammerReporter" alt="" coords="199,630,353,671"/><area shape="rect" id="node21" href="../../d5/d3f/structFsmExpand.html#aed190aa8264bb89766d8fa2a8e137326" title="FsmExpand::merge_cell\l_into_fsm" alt="" coords="197,695,355,737"/><area shape="rect" id="node24" href="../../d4/dfb/fsm__export_8cc.html#af312b28427a78bf6e021ced527823ece" title="kiss_convert_signal" alt="" coords="207,761,345,788"/><area shape="rect" id="node27" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="233,477,319,504"/><area shape="rect" id="node28" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808" title="sig2const" alt="" coords="237,579,315,605"/><area shape="rect" id="node29" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="196,813,356,854"/><area shape="rect" id="node31" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="205,878,347,919"/><area shape="rect" id="node32" href="../../d8/d65/structFsmOpt.html#aa14f76d26c9901a72e11c19b376e8467" title="FsmOpt::opt_alias_inputs" alt="" coords="191,944,361,971"/><area shape="rect" id="node33" href="../../d8/d65/structFsmOpt.html#ac37549696718ccf7609d0b17b2708279" title="FsmOpt::opt_feedback\l_inputs" alt="" coords="199,995,353,1037"/><area shape="rect" id="node34" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547" title="handle_memory" alt="" coords="219,1061,333,1088"/><area shape="rect" id="node36" href="../../d5/dc1/proc__init_8cc.html#ac19f896f4c206f0ea9905aea39ac9fdb" title="proc_init" alt="" coords="241,1112,311,1139"/><area shape="rect" id="node38" href="../../dd/d59/select_8cc.html#a26f615bf35bf3515c7cfa203a8b75310" title="match_attr_val" alt="" coords="222,1163,330,1189"/><area shape="rect" id="node40" href="../../dc/ddc/structsetunset__t.html#afc7b2a22bb598daa8ea03c18960d179a" title="setunset_t::setunset_t" alt="" coords="201,1213,351,1240"/><area shape="rect" id="node41" href="../../db/d68/structAST_1_1AstNode.html#a5cf2515d40e89d40c4f3d4853454f86b" title="AST::AstNode::simplify" alt="" coords="199,1337,353,1364"/><area shape="rect" id="node47" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="189,1505,363,1546"/><area shape="rect" id="node50" href="../../d3/df6/test__cell_8cc.html#a80927c3858202ef436706e3c7b653c5e" title="create_gold_module" alt="" coords="207,427,345,453"/><area shape="rect" id="node3" href="../../d9/d1c/structBitPatternPool.html#a46aac9306bfd2ca0a4b99211b30e6ac6" title="BitPatternPool::has_any" alt="" coords="417,107,577,133"/><area shape="rect" id="node4" href="../../d9/d1c/structBitPatternPool.html#ab972e60a0801ccb9a07124609348a687" title="BitPatternPool::has_all" alt="" coords="421,5,574,32"/><area shape="rect" id="node5" href="../../d9/d1c/structBitPatternPool.html#ad98f0c8fab62dae10d3f51586a451c7c" title="BitPatternPool::take" alt="" coords="429,56,566,83"/><area shape="rect" id="node6" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf" title="signal_to_mux_tree" alt="" coords="651,31,786,57"/><area shape="rect" id="node7" href="../../d6/da9/proc__rmdead_8cc.html#a1d9de1d0e6e3ae8d6077bfd4948023e4" title="proc_rmdead" alt="" coords="670,81,767,108"/><area shape="rect" id="node9" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="442,477,553,504"/><area shape="rect" id="node16" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="463,376,531,403"/><area shape="rect" id="node18" href="../../d3/df6/test__cell_8cc.html#adbe94f6d1e35a3d35c247c90bd54092d" title="run_eval_test" alt="" coords="447,427,547,453"/><area shape="rect" id="node11" href="../../d7/d1a/structBruteForceEquivChecker.html#a068b4d2f9bf5abcc423ce703ec54144e" title="BruteForceEquivChecker\l::BruteForceEquivChecker" alt="" coords="633,158,805,199"/><area shape="rect" id="node15" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="673,592,764,619"/><area shape="rect" id="node17" href="../../d3/d28/structProcDffPass.html#a08d6802cd3be4abacea94953a04b9ce9" title="ProcDffPass::execute" alt="" coords="645,376,792,403"/><area shape="rect" id="node19" href="../../d4/d8a/structTestCellPass.html#ac862ec029865cd32ebc4b9977f66b1a9" title="TestCellPass::execute" alt="" coords="643,516,794,543"/><area shape="rect" id="node22" href="../../d5/d3f/structFsmExpand.html#a9a250621fe7efa0486d5f0fb0958bb75" title="FsmExpand::execute" alt="" coords="427,703,568,729"/><area shape="rect" id="node23" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="633,703,804,729"/><area shape="rect" id="node25" href="../../d4/dfb/fsm__export_8cc.html#a21e1944000eff7726326e02c9ced0c40" title="write_kiss2" alt="" coords="453,761,541,788"/><area shape="rect" id="node26" href="../../da/d87/structFsmExportPass.html#a5e9f7d657fc65df02cca4a2a442cf38a" title="FsmExportPass::execute" alt="" coords="636,761,801,788"/><area shape="rect" id="node30" href="../../d8/d65/structFsmOpt.html#a9a542b63033bada48952dc1b2c7651e3" title="FsmOpt::FsmOpt" alt="" coords="436,915,559,941"/><area shape="rect" id="node35" href="../../d7/d0b/memory__collect_8cc.html#a32252305391d8485b0875a64bb0313eb" title="handle_module" alt="" coords="443,1061,552,1088"/><area shape="rect" id="node37" href="../../df/d44/structProcInitPass.html#ae42e9064ec712606173d2de12addd6b6" title="ProcInitPass::execute" alt="" coords="423,1112,571,1139"/><area shape="rect" id="node39" href="../../dd/d59/select_8cc.html#a792dfd9d7d7905451925491d4d0c4d7d" title="match_attr" alt="" coords="455,1163,539,1189"/><area shape="rect" id="node42" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="660,1337,777,1364"/><area shape="rect" id="node43" href="../../db/d68/structAST_1_1AstNode.html#aa0b3eeaa27bfb5c9cff5750504748f9a" title="AST::AstNode::detectSign\lWidthWorker" alt="" coords="411,1265,584,1306"/><area shape="rect" id="node44" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="413,1213,582,1240"/><area shape="rect" id="node45" href="../../db/d68/structAST_1_1AstNode.html#afab847942e36fce2c23efa1918998bdc" title="AST::AstNode::mem2reg\l_as_needed_pass2" alt="" coords="415,1330,580,1371"/><area shape="rect" id="node46" href="../../db/d68/structAST_1_1AstNode.html#aa8b70b9b0c6af52e20bfb2c10b06138b" title="AST::AstNode::eval\l_const_function" alt="" coords="430,1395,565,1437"/><area shape="rect" id="node48" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="419,1512,576,1539"/><area shape="rect" id="node49" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="426,1563,569,1589"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a60a16d8ea442b0419779996a2858c71f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int RTLIL::SigSpec::as_int </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02829">2829</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;{</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.as_int&quot;</span>);</div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;</div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>() &amp;&amp; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>) &lt;= 1);</div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>)</div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[0].data).<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#a8e25680d9c437594db63bc84906aa102">as_int</a>(is_signed);</div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_a8e25680d9c437594db63bc84906aa102"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#a8e25680d9c437594db63bc84906aa102">RTLIL::Const::as_int</a></div><div class="ttdeci">int as_int(bool is_signed=false) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00104">rtlil.cc:104</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-21" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-21-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-21-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-21-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a60a16d8ea442b0419779996a2858c71f_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a60a16d8ea442b0419779996a2858c71f_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a60a16d8ea442b0419779996a2858c71f_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a60a16d8ea442b0419779996a2858c71f_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="245,5,313,32"/><area shape="rect" id="node3" href="../../d8/db7/structRTLIL_1_1Const.html#a8e25680d9c437594db63bc84906aa102" title="RTLIL::Const::as_int" alt="" coords="209,56,349,83"/></map>
</div>
</p>

<p><div id="dynsection-22" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-22-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-22-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-22-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a60a16d8ea442b0419779996a2858c71f_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a60a16d8ea442b0419779996a2858c71f_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a60a16d8ea442b0419779996a2858c71f_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a60a16d8ea442b0419779996a2858c71f_icgraph">
<area shape="rect" id="node2" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="226,1000,395,1027"/><area shape="rect" id="node7" href="../../d7/d89/intersynth_8cc.html#a22e8ffa1eca5afdd4d69e86e3ecfb650" title="netname" alt="" coords="275,1095,347,1121"/><area shape="rect" id="node48" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="208,1229,413,1256"/><area shape="rect" id="node50" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="1497,1273,1634,1300"/><area shape="rect" id="node3" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="508,956,625,983"/><area shape="rect" id="node4" href="../../d4/dd1/namespaceAST.html#a00d03a3b449399745cee766910ff8fe4" title="AST::process" alt="" coords="749,905,849,932"/><area shape="rect" id="node6" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="720,956,877,983"/><area shape="rect" id="node5" href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0" title="VerilogFrontend::execute" alt="" coords="926,905,1090,932"/><area shape="rect" id="node8" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="493,1007,640,1033"/><area shape="rect" id="node9" href="../../d9/d5a/structIntersynthBackend.html#a8c092789715560f575207ccfd5d20641" title="IntersynthBackend::\lexecute" alt="" coords="499,1058,635,1099"/><area shape="rect" id="node10" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b" title="RTLIL::SigSpec::parse" alt="" coords="491,1124,643,1151"/><area shape="rect" id="node11" href="../../d5/d3c/structVlogHammerReporter.html#a8e42c3dd172604a3082dc1dbd985393a" title="VlogHammerReporter\l::VlogHammerReporter" alt="" coords="722,1007,875,1049"/><area shape="rect" id="node12" href="../../dd/d59/select_8cc.html#a26f615bf35bf3515c7cfa203a8b75310" title="match_attr_val" alt="" coords="745,1073,853,1100"/><area shape="rect" id="node47" href="../../dc/ddc/structsetunset__t.html#afc7b2a22bb598daa8ea03c18960d179a" title="setunset_t::setunset_t" alt="" coords="723,1124,874,1151"/><area shape="rect" id="node13" href="../../dd/d59/select_8cc.html#a792dfd9d7d7905451925491d4d0c4d7d" title="match_attr" alt="" coords="966,1015,1050,1041"/><area shape="rect" id="node14" href="../../dd/d59/select_8cc.html#a81f7f64d2b33890e75826f483b62bc56" title="match_attr" alt="" coords="1142,1015,1226,1041"/><area shape="rect" id="node15" href="../../dd/d59/select_8cc.html#afc9731b2fa84873ffc6111cb08c9c999" title="select_stmt" alt="" coords="1139,740,1229,767"/><area shape="rect" id="node16" href="../../dd/d59/select_8cc.html#ad8ef060ac92ac3c6c33abf7c3b86b521" title="handle_extra_select_args" alt="" coords="1278,740,1447,767"/><area shape="rect" id="node46" href="../../d6/d5f/structSelectPass.html#a67bcfa71a927628f651c60402b96ea57" title="SelectPass::execute" alt="" coords="1293,689,1433,716"/><area shape="rect" id="node17" href="../../d1/d96/structDesignPass.html#a9ac07b519d14764df9bfa70b4c9b049b" title="DesignPass::execute" alt="" coords="1705,5,1847,32"/><area shape="rect" id="node18" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd" title="Pass::extra_args" alt="" coords="1506,715,1625,741"/><area shape="rect" id="node45" href="../../d3/d50/structShowPass.html#af2272ecfffd9827dae43df912c2a0b7a" title="ShowPass::execute" alt="" coords="1708,1323,1844,1349"/><area shape="rect" id="node19" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="1713,411,1839,437"/><area shape="rect" id="node20" href="../../d8/dfb/structAddPass.html#a1a0fac9fc1e5a0f2c2e257cccb01b8b7" title="AddPass::execute" alt="" coords="1713,461,1839,488"/><area shape="rect" id="node21" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="1699,512,1853,539"/><area shape="rect" id="node22" href="../../d1/d12/structConnwrappersPass.html#ae9b86bde618b866ac7d9d1a11f835150" title="ConnwrappersPass::execute" alt="" coords="1683,563,1869,589"/><area shape="rect" id="node23" href="../../d5/da5/structCoverPass.html#a82814118210d823d4387900a0bb60915" title="CoverPass::execute" alt="" coords="1707,613,1845,640"/><area shape="rect" id="node24" href="../../de/d47/structDeletePass.html#a2e5a8970ad0629192d0adf3064db8f49" title="DeletePass::execute" alt="" coords="1706,664,1846,691"/><area shape="rect" id="node25" href="../../d1/d2a/structDff2dffePass.html#a20ecaddfa6d4cd68a7fdde3370211edf" title="Dff2dffePass::execute" alt="" coords="1703,715,1849,741"/><area shape="rect" id="node26" href="../../df/db3/structDfflibmapPass.html#af16f2e179efeb7ef56d6b25c3bfd3d48" title="DfflibmapPass::execute" alt="" coords="1698,765,1854,792"/><area shape="rect" id="node27" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1712,816,1840,843"/><area shape="rect" id="node28" href="../../d6/d10/structExposePass.html#ab4ab9827a8f8892ddbbff3c8c2972526" title="ExposePass::execute" alt="" coords="1703,867,1849,893"/><area shape="rect" id="node29" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="1705,917,1847,944"/><area shape="rect" id="node30" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="1701,968,1851,995"/><area shape="rect" id="node31" href="../../d0/dca/structFsmPass.html#af2da01592a33889996c2e8b1558387d0" title="FsmPass::execute" alt="" coords="1711,1019,1841,1045"/><area shape="rect" id="node32" href="../../d0/de1/structFsmDetectPass.html#a208f14081dbaf34e23ca30fab80b69d3" title="FsmDetectPass::execute" alt="" coords="1693,1069,1859,1096"/><area shape="rect" id="node33" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="1691,1120,1861,1147"/><area shape="rect" id="node34" href="../../da/d87/structFsmExportPass.html#a5e9f7d657fc65df02cca4a2a442cf38a" title="FsmExportPass::execute" alt="" coords="1693,1171,1859,1197"/><area shape="rect" id="node35" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="1691,1221,1861,1248"/><area shape="rect" id="node36" href="../../db/d48/structFsmInfoPass.html#a981361de33c51a920422e683d714e6e9" title="FsmInfoPass::execute" alt="" coords="1701,1272,1851,1299"/><area shape="rect" id="node37" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="1699,56,1853,83"/><area shape="rect" id="node38" href="../../da/d8b/structFsmOptPass.html#ab81cb998c48dd43b7580fd5dcc888d4a" title="FsmOptPass::execute" alt="" coords="1701,107,1851,133"/><area shape="rect" id="node39" href="../../de/da5/structFsmRecodePass.html#afcc607d92015da935a0aeaf2fa2675af" title="FsmRecodePass::execute" alt="" coords="1689,157,1863,184"/><area shape="rect" id="node40" href="../../d7/d1b/structHierarchyPass.html#a8aec90959b007cbe981c3c79254f37df" title="HierarchyPass::execute" alt="" coords="1697,208,1855,235"/><area shape="rect" id="node41" href="../../d1/d00/structHilomapPass.html#ac7f0b43d9b9d931c99b29c6197ac0c38" title="HilomapPass::execute" alt="" coords="1701,259,1851,285"/><area shape="rect" id="node42" href="../../d4/d40/structIopadmapPass.html#a547fc39cb9024e508fc6e215cbfca97c" title="IopadmapPass::execute" alt="" coords="1696,309,1856,336"/><area shape="rect" id="node43" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="1696,360,1856,387"/><area shape="rect" id="node44" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="1697,1373,1855,1400"/><area shape="rect" id="node49" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4" title="MemoryMapWorker::MemoryMap\lWorker" alt="" coords="461,1226,672,1267"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af91cf90d8789dedfd92af6a72e696443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string RTLIL::SigSpec::as_string </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02840">2840</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;{</div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.as_string&quot;</span>);</div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;    std::string str;</div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size(); i &gt; 0; i--) {</div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;        <span class="keyword">const</span> <a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &amp;chunk = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i-1];</div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;        <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>; j++)</div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;                str += <span class="stringliteral">&quot;?&quot;</span>;</div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;            str += <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">data</a>).<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#a56b30858504163672b38575bd7f8f939">as_string</a>();</div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;    }</div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;    <span class="keywordflow">return</span> str;</div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_abbf3532ef7d58e63b594c645bb462508"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">RTLIL::SigChunk::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00885">rtlil.h:885</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_a56b30858504163672b38575bd7f8f939"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#a56b30858504163672b38575bd7f8f939">RTLIL::Const::as_string</a></div><div class="ttdeci">std::string as_string() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00116">rtlil.cc:116</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_addc20f55f4a908d5729b8bf8b9d995b1"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">RTLIL::SigChunk::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a3525a2cdfea778f992e7e9210b7b92ed"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">RTLIL::SigChunk::data</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; data</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00886">rtlil.h:886</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-23" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-23-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-23-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-23-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_af91cf90d8789dedfd92af6a72e696443_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_af91cf90d8789dedfd92af6a72e696443_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_af91cf90d8789dedfd92af6a72e696443_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_af91cf90d8789dedfd92af6a72e696443_cgraph">
<area shape="rect" id="node2" href="../../d8/db7/structRTLIL_1_1Const.html#a56b30858504163672b38575bd7f8f939" title="RTLIL::Const::as_string" alt="" coords="190,12,349,39"/></map>
</div>
</p>

<p><div id="dynsection-24" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-24-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-24-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-24-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_af91cf90d8789dedfd92af6a72e696443_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_af91cf90d8789dedfd92af6a72e696443_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_af91cf90d8789dedfd92af6a72e696443_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_af91cf90d8789dedfd92af6a72e696443_icgraph">
<area shape="rect" id="node2" href="../../d3/df6/test__cell_8cc.html#adbe94f6d1e35a3d35c247c90bd54092d" title="run_eval_test" alt="" coords="190,12,290,39"/><area shape="rect" id="node3" href="../../d4/d8a/structTestCellPass.html#ac862ec029865cd32ebc4b9977f66b1a9" title="TestCellPass::execute" alt="" coords="339,12,490,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9fbcfc56fee162a68e48091e3ea189ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * RTLIL::SigSpec::as_wire </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02868">2868</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;{</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.as_wire&quot;</span>);</div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab9002bfc0d5e7b701e1139f0081fd9f3">is_wire</a>());</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[0].wire;</div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab9002bfc0d5e7b701e1139f0081fd9f3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab9002bfc0d5e7b701e1139f0081fd9f3">RTLIL::SigSpec::is_wire</a></div><div class="ttdeci">bool is_wire() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02747">rtlil.cc:2747</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-25" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-25-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-25-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-25-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a9fbcfc56fee162a68e48091e3ea189ac_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a9fbcfc56fee162a68e48091e3ea189ac_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a9fbcfc56fee162a68e48091e3ea189ac_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a9fbcfc56fee162a68e48091e3ea189ac_icgraph">
<area shape="rect" id="node2" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="742,27,834,53"/><area shape="rect" id="node4" href="../../d7/d89/intersynth_8cc.html#a22e8ffa1eca5afdd4d69e86e3ecfb650" title="netname" alt="" coords="219,280,291,307"/><area shape="rect" id="node3" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="1442,5,1569,32"/><area shape="rect" id="node5" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="341,248,488,275"/><area shape="rect" id="node6" href="../../d9/d5a/structIntersynthBackend.html#a8c092789715560f575207ccfd5d20641" title="IntersynthBackend::\lexecute" alt="" coords="347,299,483,341"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b" title="RTLIL::SigSpec::parse" alt="" coords="339,687,491,713"/><area shape="rect" id="node8" href="../../d5/d3c/structVlogHammerReporter.html#a8e42c3dd172604a3082dc1dbd985393a" title="VlogHammerReporter\l::VlogHammerReporter" alt="" coords="539,622,693,663"/><area shape="rect" id="node9" href="../../dd/d59/select_8cc.html#a26f615bf35bf3515c7cfa203a8b75310" title="match_attr_val" alt="" coords="562,819,670,845"/><area shape="rect" id="node50" href="../../dc/ddc/structsetunset__t.html#afc7b2a22bb598daa8ea03c18960d179a" title="setunset_t::setunset_t" alt="" coords="541,688,691,715"/><area shape="rect" id="node10" href="../../dd/d59/select_8cc.html#a792dfd9d7d7905451925491d4d0c4d7d" title="match_attr" alt="" coords="746,859,830,885"/><area shape="rect" id="node11" href="../../dd/d59/select_8cc.html#a81f7f64d2b33890e75826f483b62bc56" title="match_attr" alt="" coords="886,909,970,936"/><area shape="rect" id="node12" href="../../dd/d59/select_8cc.html#afc9731b2fa84873ffc6111cb08c9c999" title="select_stmt" alt="" coords="883,859,973,885"/><area shape="rect" id="node13" href="../../dd/d59/select_8cc.html#ad8ef060ac92ac3c6c33abf7c3b86b521" title="handle_extra_select_args" alt="" coords="1022,859,1191,885"/><area shape="rect" id="node49" href="../../d6/d5f/structSelectPass.html#a67bcfa71a927628f651c60402b96ea57" title="SelectPass::execute" alt="" coords="1037,909,1177,936"/><area shape="rect" id="node14" href="../../d1/d96/structDesignPass.html#a9ac07b519d14764df9bfa70b4c9b049b" title="DesignPass::execute" alt="" coords="1434,1744,1577,1771"/><area shape="rect" id="node15" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd" title="Pass::extra_args" alt="" coords="1241,861,1359,888"/><area shape="rect" id="node48" href="../../d3/d50/structShowPass.html#af2272ecfffd9827dae43df912c2a0b7a" title="ShowPass::execute" alt="" coords="1437,56,1573,83"/><area shape="rect" id="node16" href="../../d8/dfb/structAddPass.html#a1a0fac9fc1e5a0f2c2e257cccb01b8b7" title="AddPass::execute" alt="" coords="1442,360,1569,387"/><area shape="rect" id="node17" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="1428,411,1583,437"/><area shape="rect" id="node18" href="../../d1/d12/structConnwrappersPass.html#ae9b86bde618b866ac7d9d1a11f835150" title="ConnwrappersPass::execute" alt="" coords="1412,461,1599,488"/><area shape="rect" id="node19" href="../../d5/da5/structCoverPass.html#a82814118210d823d4387900a0bb60915" title="CoverPass::execute" alt="" coords="1437,512,1574,539"/><area shape="rect" id="node20" href="../../de/d47/structDeletePass.html#a2e5a8970ad0629192d0adf3064db8f49" title="DeletePass::execute" alt="" coords="1435,563,1575,589"/><area shape="rect" id="node21" href="../../d1/d2a/structDff2dffePass.html#a20ecaddfa6d4cd68a7fdde3370211edf" title="Dff2dffePass::execute" alt="" coords="1432,613,1579,640"/><area shape="rect" id="node22" href="../../df/db3/structDfflibmapPass.html#af16f2e179efeb7ef56d6b25c3bfd3d48" title="DfflibmapPass::execute" alt="" coords="1427,664,1583,691"/><area shape="rect" id="node23" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1441,715,1569,741"/><area shape="rect" id="node24" href="../../d6/d10/structExposePass.html#ab4ab9827a8f8892ddbbff3c8c2972526" title="ExposePass::execute" alt="" coords="1433,765,1578,792"/><area shape="rect" id="node25" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="1434,816,1577,843"/><area shape="rect" id="node26" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="1430,867,1581,893"/><area shape="rect" id="node27" href="../../d0/dca/structFsmPass.html#af2da01592a33889996c2e8b1558387d0" title="FsmPass::execute" alt="" coords="1441,917,1570,944"/><area shape="rect" id="node28" href="../../d0/de1/structFsmDetectPass.html#a208f14081dbaf34e23ca30fab80b69d3" title="FsmDetectPass::execute" alt="" coords="1422,968,1589,995"/><area shape="rect" id="node29" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="1420,1019,1591,1045"/><area shape="rect" id="node30" href="../../da/d87/structFsmExportPass.html#a5e9f7d657fc65df02cca4a2a442cf38a" title="FsmExportPass::execute" alt="" coords="1423,1069,1588,1096"/><area shape="rect" id="node31" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="1421,1120,1590,1147"/><area shape="rect" id="node32" href="../../db/d48/structFsmInfoPass.html#a981361de33c51a920422e683d714e6e9" title="FsmInfoPass::execute" alt="" coords="1430,1171,1581,1197"/><area shape="rect" id="node33" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="1428,1221,1583,1248"/><area shape="rect" id="node34" href="../../da/d8b/structFsmOptPass.html#ab81cb998c48dd43b7580fd5dcc888d4a" title="FsmOptPass::execute" alt="" coords="1430,1272,1581,1299"/><area shape="rect" id="node35" href="../../de/da5/structFsmRecodePass.html#afcc607d92015da935a0aeaf2fa2675af" title="FsmRecodePass::execute" alt="" coords="1419,1323,1592,1349"/><area shape="rect" id="node36" href="../../d7/d1b/structHierarchyPass.html#a8aec90959b007cbe981c3c79254f37df" title="HierarchyPass::execute" alt="" coords="1426,1373,1585,1400"/><area shape="rect" id="node37" href="../../d1/d00/structHilomapPass.html#ac7f0b43d9b9d931c99b29c6197ac0c38" title="HilomapPass::execute" alt="" coords="1430,1424,1581,1451"/><area shape="rect" id="node38" href="../../d4/d40/structIopadmapPass.html#a547fc39cb9024e508fc6e215cbfca97c" title="IopadmapPass::execute" alt="" coords="1425,1475,1585,1501"/><area shape="rect" id="node39" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="1425,1525,1585,1552"/><area shape="rect" id="node40" href="../../d5/db5/structMemoryPass.html#a7714868e1ddb0623cf338c8e1427a920" title="MemoryPass::execute" alt="" coords="1431,1576,1580,1603"/><area shape="rect" id="node41" href="../../d4/ddc/structMemoryCollectPass.html#ada7b012a20ee79d89c3893e23f0686f5" title="MemoryCollectPass::\lexecute" alt="" coords="1433,1627,1577,1669"/><area shape="rect" id="node42" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="1423,1693,1588,1720"/><area shape="rect" id="node43" href="../../da/df4/structMemoryMapPass.html#a51728016b900e3e54a9b738a19501537" title="MemoryMapPass::execute" alt="" coords="1418,107,1593,133"/><area shape="rect" id="node44" href="../../d8/d96/structMemorySharePass.html#a2c855fea4bc78e5e5f5e4c88a4a97fc2" title="MemorySharePass::execute" alt="" coords="1414,157,1597,184"/><area shape="rect" id="node45" href="../../d8/d7c/structMemoryUnpackPass.html#a50becc6c3bb5186b777b22ed0a9bd122" title="MemoryUnpackPass::execute" alt="" coords="1408,208,1603,235"/><area shape="rect" id="node46" href="../../d1/d95/structOptPass.html#aa020149e70ec7c247066e1245edb491d" title="OptPass::execute" alt="" coords="1443,259,1567,285"/><area shape="rect" id="node47" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="1427,309,1584,336"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a220868878ef4843df2790fd124b9cd05"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html">RTLIL::SigSpecIterator</a> RTLIL::SigSpec::begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01024">1024</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;{ <a class="code" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html">RTLIL::SigSpecIterator</a> it; it.<a class="code" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html#a8cd36fbcdfa123ad5f3288cb60776d09">sig_p</a> = <span class="keyword">this</span>; it.<a class="code" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html#a41f04a6b4b635b871d3d822c9093456f">index</a> = 0; <span class="keywordflow">return</span> it; }</div>
<div class="ttc" id="structRTLIL_1_1SigSpecIterator_html"><div class="ttname"><a href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html">RTLIL::SigSpecIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00939">rtlil.h:939</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpecIterator_html_a41f04a6b4b635b871d3d822c9093456f"><div class="ttname"><a href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html#a41f04a6b4b635b871d3d822c9093456f">RTLIL::SigSpecIterator::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00942">rtlil.h:942</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpecIterator_html_a8cd36fbcdfa123ad5f3288cb60776d09"><div class="ttname"><a href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html#a8cd36fbcdfa123ad5f3288cb60776d09">RTLIL::SigSpecIterator::sig_p</a></div><div class="ttdeci">RTLIL::SigSpec * sig_p</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00941">rtlil.h:941</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-26" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-26-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-26-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-26-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a220868878ef4843df2790fd124b9cd05_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a220868878ef4843df2790fd124b9cd05_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a220868878ef4843df2790fd124b9cd05_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a220868878ef4843df2790fd124b9cd05_icgraph">
<area shape="rect" id="node2" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="223,5,361,32"/><area shape="rect" id="node4" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="205,57,379,98"/><area shape="rect" id="node3" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="427,5,586,32"/><area shape="rect" id="node5" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="428,60,585,87"/><area shape="rect" id="node6" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="435,111,578,137"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa422904601f383fbd8892d8d00dc7147"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html">RTLIL::SigSpecConstIterator</a> RTLIL::SigSpec::begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01027">1027</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;{ <a class="code" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html">RTLIL::SigSpecConstIterator</a> it; it.<a class="code" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html#add85c83a0869263c228d5ac730a81b28">sig_p</a> = <span class="keyword">this</span>; it.<a class="code" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html#a931fe782c153eb9dd2e265da68e7c216">index</a> = 0; <span class="keywordflow">return</span> it; }</div>
<div class="ttc" id="structRTLIL_1_1SigSpecConstIterator_html_a931fe782c153eb9dd2e265da68e7c216"><div class="ttname"><a href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html#a931fe782c153eb9dd2e265da68e7c216">RTLIL::SigSpecConstIterator::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00953">rtlil.h:953</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpecConstIterator_html_add85c83a0869263c228d5ac730a81b28"><div class="ttname"><a href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html#add85c83a0869263c228d5ac730a81b28">RTLIL::SigSpecConstIterator::sig_p</a></div><div class="ttdeci">const RTLIL::SigSpec * sig_p</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00952">rtlil.h:952</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpecConstIterator_html"><div class="ttname"><a href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html">RTLIL::SigSpecConstIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00950">rtlil.h:950</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a62238a4c0185bf5c0b0ee2dfb8247b7b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::vector&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt;&amp; RTLIL::SigSpec::bits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01017">1017</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;{ <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723">inline_unpack</a>(); <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>; }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a376deb553415871473df2ac483441723"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723">RTLIL::SigSpec::inline_unpack</a></div><div class="ttdeci">void inline_unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00977">rtlil.h:977</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-27" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-27-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-27-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-27-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a62238a4c0185bf5c0b0ee2dfb8247b7b_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a62238a4c0185bf5c0b0ee2dfb8247b7b_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a62238a4c0185bf5c0b0ee2dfb8247b7b_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a62238a4c0185bf5c0b0ee2dfb8247b7b_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723" title="RTLIL::SigSpec::inline\l_unpack" alt="" coords="195,5,346,46"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="395,12,557,39"/></map>
</div>
</p>

<p><div id="dynsection-28" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-28-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-28-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-28-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a62238a4c0185bf5c0b0ee2dfb8247b7b_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a62238a4c0185bf5c0b0ee2dfb8247b7b_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a62238a4c0185bf5c0b0ee2dfb8247b7b_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a62238a4c0185bf5c0b0ee2dfb8247b7b_icgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a50ee28c45db8cd5c6e1598515df34cec" title="RTLIL::SigSpec::vector\l\&lt; RTLIL::SigBit \&gt;" alt="" coords="195,5,351,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a6ac633d076d455844da0087e13e33c46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::check </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02642">2642</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;{</div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &gt; 64)</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;    {</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.check.skip&quot;</span>);</div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;    }</div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">packed</a>())</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;    {</div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.check.packed&quot;</span>);</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;        <span class="keywordtype">int</span> w = 0;</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size(); i++) {</div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;            <span class="keyword">const</span> <a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> chunk = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i];</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;            <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;                <span class="keywordflow">if</span> (i &gt; 0)</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;                    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i-1].wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> == 0);</div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">data</a>.size() == (size_t)chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>);</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;                <span class="keywordflow">if</span> (i &gt; 0 &amp;&amp; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i-1].wire == chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>)</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;                    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i-1].offset + <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i-1].width);</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> &gt;= 0);</div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a> &gt;= 0);</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a> &lt;= chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>);</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">data</a>.size() == 0);</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;            }</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;            w += chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>;</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;        }</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(w == <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.empty());</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    }</div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    {</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.check.unpacked&quot;</span>);</div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;</div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> == <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>));</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.empty());</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;    }</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a848274c30e38e79a2e73f87ee12677e9"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">RTLIL::SigChunk::offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9d9fae8fc6b1b07caff1a9dc5a45a1ec"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">RTLIL::SigSpec::packed</a></div><div class="ttdeci">bool packed() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00973">rtlil.h:973</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_abbf3532ef7d58e63b594c645bb462508"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">RTLIL::SigChunk::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00885">rtlil.h:885</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_addc20f55f4a908d5729b8bf8b9d995b1"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">RTLIL::SigChunk::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a3525a2cdfea778f992e7e9210b7b92ed"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">RTLIL::SigChunk::data</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; data</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00886">rtlil.h:886</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-29" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-29-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-29-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-29-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a6ac633d076d455844da0087e13e33c46_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a6ac633d076d455844da0087e13e33c46_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a6ac633d076d455844da0087e13e33c46_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a6ac633d076d455844da0087e13e33c46_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="209,5,277,32"/></map>
</div>
</p>

<p><div id="dynsection-30" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-30-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-30-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-30-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a6ac633d076d455844da0087e13e33c46_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a6ac633d076d455844da0087e13e33c46_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a6ac633d076d455844da0087e13e33c46_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a6ac633d076d455844da0087e13e33c46_icgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae72e59158587f3ab7669952a214dff9e" title="RTLIL::SigSpec::replace" alt="" coords="208,5,371,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4eda7ae4ca999d7b34d836d603a1c954" title="RTLIL::SigSpec::extract" alt="" coords="210,56,369,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a89320bf61e66da75ed172a1e0ecf2be0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::vector&lt;<a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>&gt;&amp; RTLIL::SigSpec::chunks </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01016">1016</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;{ <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>(); <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>; }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-31" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-31-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-31-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-31-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a89320bf61e66da75ed172a1e0ecf2be0_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a89320bf61e66da75ed172a1e0ecf2be0_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a89320bf61e66da75ed172a1e0ecf2be0_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a89320bf61e66da75ed172a1e0ecf2be0_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="217,56,365,83"/><area shape="rect" id="node3" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="414,56,471,83"/><area shape="rect" id="node4" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="525,5,707,32"/><area shape="rect" id="node5" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="539,56,693,83"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="520,107,712,133"/></map>
</div>
</p>

<p><div id="dynsection-32" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-32-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-32-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-32-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a89320bf61e66da75ed172a1e0ecf2be0_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a89320bf61e66da75ed172a1e0ecf2be0_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a89320bf61e66da75ed172a1e0ecf2be0_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a89320bf61e66da75ed172a1e0ecf2be0_icgraph">
<area shape="rect" id="node2" href="../../d0/dde/abc_8cc.html#a9179dcf7ae1e89324b0f7f81e7870f7c" title="extract_cell" alt="" coords="565,24,653,50"/><area shape="rect" id="node4" href="../../d5/d5a/structBtorDumper.html#a3ae2d6e367719bfb563a676e6e589e9c" title="BtorDumper::dump_wire" alt="" coords="252,878,412,905"/><area shape="rect" id="node6" href="../../d5/d5a/structBtorDumper.html#a869df607b50441c56875d4e2bdc53e9f" title="BtorDumper::dump_sigspec" alt="" coords="771,966,952,993"/><area shape="rect" id="node7" href="../../d5/d5a/structBtorDumper.html#aecf06ad6983b26953ce2c1fd6d78b413" title="BtorDumper::dump_cell" alt="" coords="1014,878,1170,905"/><area shape="rect" id="node8" href="../../d5/d5a/structBtorDumper.html#a1026d039996811c2f635e61d53d56422" title="BtorDumper::dump" alt="" coords="1233,790,1362,817"/><area shape="rect" id="node12" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="277,1030,387,1057"/><area shape="rect" id="node13" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="797,77,925,104"/><area shape="rect" id="node14" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="261,1081,403,1108"/><area shape="rect" id="node15" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a083f16c9a56c5725f1c4690fd5540e40" title="AST_INTERNAL::ProcessGenerator\l::new_temp_signal" alt="" coords="216,1132,448,1174"/><area shape="rect" id="node16" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d" title="AST_INTERNAL::ProcessGenerator\l::addChunkActions" alt="" coords="216,1198,448,1239"/><area shape="rect" id="node17" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="247,488,417,530"/><area shape="rect" id="node19" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="776,606,947,647"/><area shape="rect" id="node26" href="../../d5/d72/opt__const_8cc.html#aa46510e9c449ee6203cf720bcb711d7b" title="replace_undriven" alt="" coords="801,132,921,158"/><area shape="rect" id="node28" href="../../d5/dc1/proc__init_8cc.html#ac19f896f4c206f0ea9905aea39ac9fdb" title="proc_init" alt="" coords="826,182,897,209"/><area shape="rect" id="node30" href="../../dd/d09/structSatHelper.html#aec53ebe23a471f4c226a6e84e5d25317" title="SatHelper::generate\l_model" alt="" coords="793,240,929,282"/><area shape="rect" id="node33" href="../../de/d01/structOptShareWorker.html#abd555bd25859d130120a27a87127602a" title="OptShareWorker::hash\l_cell_parameters_and\l_connections" alt="" coords="256,1262,408,1318"/><area shape="rect" id="node35" href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4" title="RTLIL::Module::cloneInto" alt="" coords="526,328,693,354"/><area shape="rect" id="node36" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affe184441091b308cf101d772767f4c3" title="RTLIL::SigSpec::vector\l\&lt; RTLIL::SigChunk \&gt;" alt="" coords="254,1342,410,1383"/><area shape="rect" id="node37" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ab1d35670e069ee240e7b4c608b578673" title="RTLIL::SigBit::SigBit" alt="" coords="261,1408,403,1434"/><area shape="rect" id="node38" href="../../d0/d91/structSccWorker.html#addb59268e916c89e0526bbd19c8f13d2" title="SccWorker::select" alt="" coords="269,1458,395,1485"/><area shape="rect" id="node40" href="../../d4/d7e/structSetundefPass.html#a1b23a83c2d264af484f04b888109c2a2" title="SetundefPass::execute" alt="" coords="255,1509,409,1536"/><area shape="rect" id="node41" href="../../d3/d4b/structShowWorker.html#ae2f33f17305dd086cd0bac67a51ba962" title="ShowWorker::nextColor" alt="" coords="254,1560,410,1586"/><area shape="rect" id="node42" href="../../d3/d4b/structShowWorker.html#abe1de13e78b4de4ae146a6e26a71047b" title="ShowWorker::gen_portbox" alt="" coords="246,1610,418,1637"/><area shape="rect" id="node44" href="../../dc/d76/structSplitnetsPass.html#afd931f8dac62827f98a15eeeea01d861" title="SplitnetsPass::execute" alt="" coords="255,1661,409,1688"/><area shape="rect" id="node45" href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832" title="SubmodWorker::flag\l_signal" alt="" coords="263,1712,401,1754"/><area shape="rect" id="node47" href="../../d9/daf/test__autotb_8cc.html#a6b3c860a17f438381b7f5e4ccb9789a8" title="autotest" alt="" coords="297,1778,367,1805"/><area shape="rect" id="node49" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="279,1833,385,1860"/><area shape="rect" id="node3" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="815,25,907,52"/><area shape="rect" id="node5" href="../../d5/d5a/structBtorDumper.html#a70f588bb8fb008c23bc239b6b3056428" title="BtorDumper::dump_sigchunk" alt="" coords="515,992,703,1018"/><area shape="rect" id="node11" href="../../d5/d5a/structBtorDumper.html#ad1fa867c77210e18b07a9aa576aca2d9" title="BtorDumper::dump_property" alt="" coords="1001,816,1183,842"/><area shape="rect" id="node9" href="../../d5/d5a/structBtorDumper.html#a483b6b995eec232f6f02f3cd0ebbaafd" title="BtorDumper::dump" alt="" coords="1421,765,1550,792"/><area shape="rect" id="node10" href="../../dc/df4/structBtorBackend.html#aa80f84384a22900eb50bb9d854316f93" title="BtorBackend::execute" alt="" coords="1411,816,1559,842"/><area shape="rect" id="node18" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="510,613,709,640"/><area shape="rect" id="node21" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="524,430,695,471"/><area shape="rect" id="node22" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="776,430,947,471"/><area shape="rect" id="node23" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="524,547,695,588"/><area shape="rect" id="node24" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="506,496,713,522"/><area shape="rect" id="node25" href="../../d7/d7f/log_8h.html#a60b86fabb1430bf0e068c60e3ca832b2" title="log_signal" alt="" coords="569,226,649,253"/><area shape="rect" id="node20" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="1007,606,1177,647"/><area shape="rect" id="node32" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="775,319,948,360"/><area shape="rect" id="node27" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="1013,132,1171,158"/><area shape="rect" id="node29" href="../../df/d44/structProcInitPass.html#ae42e9064ec712606173d2de12addd6b6" title="ProcInitPass::execute" alt="" coords="1018,182,1166,209"/><area shape="rect" id="node31" href="../../d1/d50/structSatPass.html#ad8ce95c20717d3b0bff448f36bf26d21" title="SatPass::execute" alt="" coords="1031,248,1153,274"/><area shape="rect" id="node34" href="../../de/d01/structOptShareWorker.html#a18ef13aca78aa99402f92e9c002afdbb" title="OptShareWorker::compare\l_cell_parameters_and_connections" alt="" coords="496,1270,723,1311"/><area shape="rect" id="node39" href="../../d6/da8/structSccPass.html#a227bbf416edd067156fc2f6346f56d41" title="SccPass::execute" alt="" coords="546,1458,673,1485"/><area shape="rect" id="node43" href="../../d3/d4b/structShowWorker.html#a6313c2b23613f554f27f30799b823d61" title="ShowWorker::handle\l_module" alt="" coords="539,1603,679,1644"/><area shape="rect" id="node46" href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e" title="SubmodWorker::handle\l_submodule" alt="" coords="532,1706,687,1747"/><area shape="rect" id="node48" href="../../d9/da6/structTestAutotbBackend.html#a214a2cebe140f6a18318440931bedc53" title="TestAutotbBackend::\lexecute" alt="" coords="538,1771,681,1812"/><area shape="rect" id="node50" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="539,1837,680,1864"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a52b6496c80b984dc0b03cc61de3c7621"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html">RTLIL::SigSpecIterator</a> RTLIL::SigSpec::end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01025">1025</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;{ <a class="code" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html">RTLIL::SigSpecIterator</a> it; it.<a class="code" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html#a8cd36fbcdfa123ad5f3288cb60776d09">sig_p</a> = <span class="keyword">this</span>; it.<a class="code" href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html#a41f04a6b4b635b871d3d822c9093456f">index</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>; <span class="keywordflow">return</span> it; }</div>
<div class="ttc" id="structRTLIL_1_1SigSpecIterator_html"><div class="ttname"><a href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html">RTLIL::SigSpecIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00939">rtlil.h:939</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpecIterator_html_a41f04a6b4b635b871d3d822c9093456f"><div class="ttname"><a href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html#a41f04a6b4b635b871d3d822c9093456f">RTLIL::SigSpecIterator::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00942">rtlil.h:942</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpecIterator_html_a8cd36fbcdfa123ad5f3288cb60776d09"><div class="ttname"><a href="../../d3/d29/structRTLIL_1_1SigSpecIterator.html#a8cd36fbcdfa123ad5f3288cb60776d09">RTLIL::SigSpecIterator::sig_p</a></div><div class="ttdeci">RTLIL::SigSpec * sig_p</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00941">rtlil.h:941</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-33" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-33-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-33-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-33-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a52b6496c80b984dc0b03cc61de3c7621_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a52b6496c80b984dc0b03cc61de3c7621_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a52b6496c80b984dc0b03cc61de3c7621_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a52b6496c80b984dc0b03cc61de3c7621_icgraph">
<area shape="rect" id="node2" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="213,5,350,32"/><area shape="rect" id="node4" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="195,57,368,98"/><area shape="rect" id="node3" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="417,5,575,32"/><area shape="rect" id="node5" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="417,60,575,87"/><area shape="rect" id="node6" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="425,111,567,137"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2bec6cd9cd204100d665da2a2ec3ccc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html">RTLIL::SigSpecConstIterator</a> RTLIL::SigSpec::end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01028">1028</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;{ <a class="code" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html">RTLIL::SigSpecConstIterator</a> it; it.<a class="code" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html#add85c83a0869263c228d5ac730a81b28">sig_p</a> = <span class="keyword">this</span>; it.<a class="code" href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html#a931fe782c153eb9dd2e265da68e7c216">index</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>; <span class="keywordflow">return</span> it; }</div>
<div class="ttc" id="structRTLIL_1_1SigSpecConstIterator_html_a931fe782c153eb9dd2e265da68e7c216"><div class="ttname"><a href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html#a931fe782c153eb9dd2e265da68e7c216">RTLIL::SigSpecConstIterator::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00953">rtlil.h:953</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpecConstIterator_html_add85c83a0869263c228d5ac730a81b28"><div class="ttname"><a href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html#add85c83a0869263c228d5ac730a81b28">RTLIL::SigSpecConstIterator::sig_p</a></div><div class="ttdeci">const RTLIL::SigSpec * sig_p</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00952">rtlil.h:952</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpecConstIterator_html"><div class="ttname"><a href="../../df/dbf/structRTLIL_1_1SigSpecConstIterator.html">RTLIL::SigSpecConstIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00950">rtlil.h:950</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a72a0f0def01be52891bdf5eedad46c33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::extend </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02593">2593</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;{</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.extend&quot;</span>);</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;</div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &gt; width)</div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;        <span class="keyword">remove</span>(width, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> - width);</div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;    </div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &lt; width) {</div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> padding = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &gt; 0 ? <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> - 1, 1) : RTLIL::<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab624cc20a9c29d7e3498e0fcfc8f4a1b">SigSpec</a>(RTLIL::<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">State</a>::<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">S0</a>);</div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;        <span class="keywordflow">if</span> (!is_signed &amp;&amp; padding != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>) &amp;&amp; padding != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>) &amp;&amp;</div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;                padding != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::State::Sa</a>) &amp;&amp; padding != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>))</div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;            padding = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>);</div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;        <span class="keywordflow">while</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &lt; width)</div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(padding);</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;    }</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;}</div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::Sz</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00033">rtlil.h:33</a></div></div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::Sa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00034">rtlil.h:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00029">rtlil.h:29</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab624cc20a9c29d7e3498e0fcfc8f4a1b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab624cc20a9c29d7e3498e0fcfc8f4a1b">RTLIL::SigSpec::SigSpec</a></div><div class="ttdeci">SigSpec()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02015">rtlil.cc:2015</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-34" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-34-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-34-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-34-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a72a0f0def01be52891bdf5eedad46c33_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a72a0f0def01be52891bdf5eedad46c33_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a72a0f0def01be52891bdf5eedad46c33_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a72a0f0def01be52891bdf5eedad46c33_cgraph">
<area shape="rect" id="node2" href="../../d6/d0b/namespaceMinisat.html#ad45d20f93b53d687dc370b0b06fbdab4" title="Minisat::append" alt="" coords="213,5,325,32"/><area shape="rect" id="node3" href="../../d6/d0b/namespaceMinisat.html#ad8714c7d062a4cbf6f2e35a6c1f1d8b2" title="Minisat::copy" alt="" coords="374,5,471,32"/></map>
</div>
</p>

<p><div id="dynsection-35" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-35-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-35-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-35-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a72a0f0def01be52891bdf5eedad46c33_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a72a0f0def01be52891bdf5eedad46c33_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a72a0f0def01be52891bdf5eedad46c33_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a72a0f0def01be52891bdf5eedad46c33_icgraph">
<area shape="rect" id="node2" href="../../dc/db8/structAlumaccWorker.html#ab123e81080460ec9e6a452f2b469cf6c" title="AlumaccWorker::replace_alu" alt="" coords="213,5,400,32"/><area shape="rect" id="node5" href="../../d6/d10/structExposePass.html#ab4ab9827a8f8892ddbbff3c8c2972526" title="ExposePass::execute" alt="" coords="234,56,379,83"/><area shape="rect" id="node6" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="264,107,349,133"/><area shape="rect" id="node9" href="../../d4/de7/genrtlil_8cc.html#a69ef77edc2688d8044ea6ecbfbdce14d" title="widthExtend" alt="" coords="261,157,353,184"/><area shape="rect" id="node15" href="../../db/ddd/structMaccmapWorker.html#acb466678834f2b6f33ce6bfb527e3fc7" title="MaccmapWorker::add" alt="" coords="233,208,380,235"/><area shape="rect" id="node16" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547" title="handle_memory" alt="" coords="250,259,363,285"/><area shape="rect" id="node19" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="238,309,375,336"/><area shape="rect" id="node21" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="229,360,384,387"/><area shape="rect" id="node22" href="../../dc/d0f/simplemap_8cc.html#aecea915ca6ca1093c6f8c69140aff570" title="simplemap_not" alt="" coords="251,411,362,437"/><area shape="rect" id="node26" href="../../db/d81/spice_8cc.html#a4140d14d034d2e46e0db7adeab7f03ba" title="print_spice_module" alt="" coords="239,461,374,488"/><area shape="rect" id="node3" href="../../dc/db8/structAlumaccWorker.html#a5375d1f3072e76cebee7cf9ce19738e0" title="AlumaccWorker::run" alt="" coords="464,5,603,32"/><area shape="rect" id="node4" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="675,5,829,32"/><area shape="rect" id="node7" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="488,107,579,133"/><area shape="rect" id="node8" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="667,107,837,133"/><area shape="rect" id="node10" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="449,157,618,184"/><area shape="rect" id="node11" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="693,157,811,184"/><area shape="rect" id="node12" href="../../d4/dd1/namespaceAST.html#a00d03a3b449399745cee766910ff8fe4" title="AST::process" alt="" coords="914,132,1014,159"/><area shape="rect" id="node14" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="885,183,1043,209"/><area shape="rect" id="node13" href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0" title="VerilogFrontend::execute" alt="" coords="1091,132,1255,159"/><area shape="rect" id="node17" href="../../d7/d0b/memory__collect_8cc.html#a32252305391d8485b0875a64bb0313eb" title="handle_module" alt="" coords="479,259,588,285"/><area shape="rect" id="node18" href="../../d4/ddc/structMemoryCollectPass.html#ada7b012a20ee79d89c3893e23f0686f5" title="MemoryCollectPass::\lexecute" alt="" coords="680,251,824,293"/><area shape="rect" id="node20" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="454,309,613,336"/><area shape="rect" id="node23" href="../../db/d3b/techmap_8cc.html#aa36df4c209db4da5a433abcb23819961" title="simplemap_get_mappers" alt="" coords="450,411,617,437"/><area shape="rect" id="node24" href="../../da/d0a/structSimplemapPass.html#a88b7eac99970630070213f9ef1d649eb" title="SimplemapPass::execute" alt="" coords="668,385,836,412"/><area shape="rect" id="node25" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="673,436,831,463"/><area shape="rect" id="node27" href="../../de/dce/structSpiceBackend.html#af39a1c3f457ccdde49cf8b7514d95043" title="SpiceBackend::execute" alt="" coords="455,461,612,488"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa190ef13999edb4d38e01607bf6324a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::extend_u0 </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>is_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02612">2612</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;{</div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.extend_u0&quot;</span>);</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &gt; width)</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;        <span class="keyword">remove</span>(width, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> - width);</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    </div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &lt; width) {</div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> padding = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &gt; 0 ? <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> - 1, 1) : RTLIL::<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab624cc20a9c29d7e3498e0fcfc8f4a1b">SigSpec</a>(RTLIL::<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">State</a>::<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">S0</a>);</div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;        <span class="keywordflow">if</span> (!is_signed)</div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;            padding = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>);</div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;        <span class="keywordflow">while</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &lt; width)</div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(padding);</div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    }</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00029">rtlil.h:29</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab624cc20a9c29d7e3498e0fcfc8f4a1b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab624cc20a9c29d7e3498e0fcfc8f4a1b">RTLIL::SigSpec::SigSpec</a></div><div class="ttdeci">SigSpec()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02015">rtlil.cc:2015</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-36" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-36-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-36-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-36-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aa190ef13999edb4d38e01607bf6324a4_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aa190ef13999edb4d38e01607bf6324a4_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aa190ef13999edb4d38e01607bf6324a4_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_aa190ef13999edb4d38e01607bf6324a4_cgraph">
<area shape="rect" id="node2" href="../../d6/d0b/namespaceMinisat.html#ad45d20f93b53d687dc370b0b06fbdab4" title="Minisat::append" alt="" coords="232,5,344,32"/><area shape="rect" id="node3" href="../../d6/d0b/namespaceMinisat.html#ad8714c7d062a4cbf6f2e35a6c1f1d8b2" title="Minisat::copy" alt="" coords="393,5,490,32"/></map>
</div>
</p>

<p><div id="dynsection-37" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-37-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-37-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-37-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aa190ef13999edb4d38e01607bf6324a4_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aa190ef13999edb4d38e01607bf6324a4_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aa190ef13999edb4d38e01607bf6324a4_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_aa190ef13999edb4d38e01607bf6324a4_icgraph">
<area shape="rect" id="node2" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589" title="ConstEval::eval" alt="" coords="278,183,389,209"/><area shape="rect" id="node15" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="486,819,655,845"/><area shape="rect" id="node20" href="../../db/d68/structAST_1_1AstNode.html#a8a997b035f6221132f37ee8e05f6b55e" title="AST::AstNode::genWidthRTLIL" alt="" coords="232,427,435,453"/><area shape="rect" id="node21" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="269,376,397,403"/><area shape="rect" id="node24" href="../../d5/d72/opt__const_8cc.html#a1bc94b2bca723e7b79be3dbde567e8e2" title="replace_cell" alt="" coords="288,477,379,504"/><area shape="rect" id="node25" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="502,528,639,555"/><area shape="rect" id="node27" href="../../d5/d72/opt__const_8cc.html#a83e62052fedc4a9afb5bd71dabd91436" title="group_cell_inputs" alt="" coords="272,579,395,605"/><area shape="rect" id="node28" href="../../da/d05/structShareWorker.html#af4ebb2a0383fbca8dc37568bc8ce3a35" title="ShareWorker::share\l_macc_ports" alt="" coords="266,681,401,722"/><area shape="rect" id="node33" href="../../da/d05/structShareWorker.html#a67bc406f9804dfc4376049c228adf42a" title="ShareWorker::make_supercell" alt="" coords="712,629,907,656"/><area shape="rect" id="node34" href="../../dc/d0f/simplemap_8cc.html#a391b2c7851b0069ef1e3b32bf72f5515" title="simplemap_pos" alt="" coords="277,747,390,773"/><area shape="rect" id="node38" href="../../dc/d0f/simplemap_8cc.html#ad01a48fe4ea1276ab6e760b82becdfcd" title="simplemap_bitop" alt="" coords="273,797,393,824"/><area shape="rect" id="node39" href="../../db/d68/structAST_1_1AstNode.html#a5cf2515d40e89d40c4f3d4853454f86b" title="AST::AstNode::simplify" alt="" coords="256,943,411,969"/><area shape="rect" id="node3" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="515,208,626,235"/><area shape="rect" id="node4" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="487,310,654,351"/><area shape="rect" id="node6" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="485,259,656,285"/><area shape="rect" id="node7" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="745,208,873,235"/><area shape="rect" id="node8" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="516,5,625,32"/><area shape="rect" id="node11" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="537,56,605,83"/><area shape="rect" id="node13" href="../../d3/df6/test__cell_8cc.html#adbe94f6d1e35a3d35c247c90bd54092d" title="run_eval_test" alt="" coords="521,107,621,133"/><area shape="rect" id="node5" href="../../d7/d1a/structBruteForceEquivChecker.html#a068b4d2f9bf5abcc423ce703ec54144e" title="BruteForceEquivChecker\l::BruteForceEquivChecker" alt="" coords="723,310,895,351"/><area shape="rect" id="node9" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="764,5,855,32"/><area shape="rect" id="node10" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="969,5,1138,32"/><area shape="rect" id="node12" href="../../d3/d28/structProcDffPass.html#a08d6802cd3be4abacea94953a04b9ce9" title="ProcDffPass::execute" alt="" coords="736,56,883,83"/><area shape="rect" id="node14" href="../../d4/d8a/structTestCellPass.html#ac862ec029865cd32ebc4b9977f66b1a9" title="TestCellPass::execute" alt="" coords="734,107,885,133"/><area shape="rect" id="node16" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="751,929,868,956"/><area shape="rect" id="node17" href="../../d4/dd1/namespaceAST.html#a00d03a3b449399745cee766910ff8fe4" title="AST::process" alt="" coords="1003,955,1103,981"/><area shape="rect" id="node19" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="975,904,1132,931"/><area shape="rect" id="node18" href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0" title="VerilogFrontend::execute" alt="" coords="1202,955,1366,981"/><area shape="rect" id="node22" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="492,376,649,403"/><area shape="rect" id="node23" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="503,427,639,453"/><area shape="rect" id="node26" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="730,528,889,555"/><area shape="rect" id="node29" href="../../da/d05/structShareWorker.html#a3c72a8658dad17ab01457b6faafcbf88" title="ShareWorker::share_macc" alt="" coords="483,688,658,715"/><area shape="rect" id="node30" href="../../da/d05/structShareWorker.html#a331a31a0ac88af6467202536e79471ce" title="ShareWorker::is_shareable_pair" alt="" coords="707,688,911,715"/><area shape="rect" id="node31" href="../../da/d05/structShareWorker.html#a8391086550fecf22f37dccf9d474c6d5" title="ShareWorker::find_shareable\l_partners" alt="" coords="960,681,1147,722"/><area shape="rect" id="node32" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="1195,659,1373,685"/><area shape="rect" id="node35" href="../../db/d3b/techmap_8cc.html#aa36df4c209db4da5a433abcb23819961" title="simplemap_get_mappers" alt="" coords="487,757,654,784"/><area shape="rect" id="node36" href="../../da/d0a/structSimplemapPass.html#a88b7eac99970630070213f9ef1d649eb" title="SimplemapPass::execute" alt="" coords="725,799,893,825"/><area shape="rect" id="node37" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="731,748,888,775"/><area shape="rect" id="node40" href="../../db/d68/structAST_1_1AstNode.html#aa0b3eeaa27bfb5c9cff5750504748f9a" title="AST::AstNode::detectSign\lWidthWorker" alt="" coords="484,1053,657,1094"/><area shape="rect" id="node41" href="../../db/d68/structAST_1_1AstNode.html#afab847942e36fce2c23efa1918998bdc" title="AST::AstNode::mem2reg\l_as_needed_pass2" alt="" coords="488,870,653,911"/><area shape="rect" id="node42" href="../../db/d68/structAST_1_1AstNode.html#aa8b70b9b0c6af52e20bfb2c10b06138b" title="AST::AstNode::eval\l_const_function" alt="" coords="503,935,638,977"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aab47d4484bbd3b94c31f38e38ddec91a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::SigSpec::extract </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *&#160;</td>
          <td class="paramname"><em>other</em> = <code><a class="el" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02414">2414</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;{</div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    std::set&lt;RTLIL::SigBit&gt; pattern_bits = pattern.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">to_sigbit_set</a>();</div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(pattern_bits, other);</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a5dc7b683a05092e03e524ec50395b737"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">RTLIL::SigSpec::to_sigbit_set</a></div><div class="ttdeci">std::set&lt; RTLIL::SigBit &gt; to_sigbit_set() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02909">rtlil.cc:2909</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-38" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-38-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-38-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-38-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aab47d4484bbd3b94c31f38e38ddec91a_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aab47d4484bbd3b94c31f38e38ddec91a_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aab47d4484bbd3b94c31f38e38ddec91a_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_aab47d4484bbd3b94c31f38e38ddec91a_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="213,5,344,46"/></map>
</div>
</p>

<p><div id="dynsection-39" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-39-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-39-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-39-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aab47d4484bbd3b94c31f38e38ddec91a_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aab47d4484bbd3b94c31f38e38ddec91a_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aab47d4484bbd3b94c31f38e38ddec91a_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_aab47d4484bbd3b94c31f38e38ddec91a_icgraph">
<area shape="rect" id="node2" href="../../de/d7d/blifparse_8h.html#a7c4c1e3664a2c3dc8eeaae9d318d9ce2" title="abc_parse_blif" alt="" coords="276,5,383,32"/><area shape="rect" id="node4" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="256,57,403,98"/><area shape="rect" id="node6" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589" title="ConstEval::eval" alt="" coords="541,427,651,453"/><area shape="rect" id="node10" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="965,544,1093,571"/><area shape="rect" id="node11" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="777,224,887,251"/><area shape="rect" id="node12" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="984,173,1075,200"/><area shape="rect" id="node13" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="253,325,406,352"/><area shape="rect" id="node14" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="789,123,875,149"/><area shape="rect" id="node15" href="../../da/d09/fsm__map_8cc.html#ae9bc9aff331e245969670e7c1d1375c9" title="implement_pattern_cache" alt="" coords="244,275,415,301"/><area shape="rect" id="node16" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="558,325,634,352"/><area shape="rect" id="node17" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="249,529,409,570"/><area shape="rect" id="node18" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="258,594,401,635"/><area shape="rect" id="node19" href="../../d8/d65/structFsmOpt.html#aa14f76d26c9901a72e11c19b376e8467" title="FsmOpt::opt_alias_inputs" alt="" coords="245,660,414,687"/><area shape="rect" id="node20" href="../../d8/d65/structFsmOpt.html#ac37549696718ccf7609d0b17b2708279" title="FsmOpt::opt_feedback\l_inputs" alt="" coords="253,711,406,753"/><area shape="rect" id="node21" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a6e6d45482c2932ebd9808c5d025a66fa" title="AST_INTERNAL::ProcessGenerator\l::ProcessGenerator" alt="" coords="213,777,445,818"/><area shape="rect" id="node22" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d" title="AST_INTERNAL::ProcessGenerator\l::addChunkActions" alt="" coords="213,842,445,883"/><area shape="rect" id="node23" href="../../d0/d27/structMacc.html#a08b0a1d0376dcf9cee37142b7c6001f5" title="Macc::from_cell" alt="" coords="273,477,386,504"/><area shape="rect" id="node24" href="../../da/de4/structSatGen.html#a91c1be90a6c2ef1b98ab37502ab6b25b" title="SatGen::importCell" alt="" coords="531,693,661,720"/><area shape="rect" id="node25" href="../../db/ddd/structMaccmapWorker.html#a54745d963c858e6860156c82fa1f71d5" title="MaccmapWorker::add" alt="" coords="256,1009,403,1036"/><area shape="rect" id="node26" href="../../db/ddd/structMaccmapWorker.html#ac8d1ab7758fbb27143867a844ebe2143" title="MaccmapWorker::fulladd" alt="" coords="247,1060,411,1087"/><area shape="rect" id="node27" href="../../db/ddd/structMaccmapWorker.html#a96f6de94dc010bfe4d7b2554b8cd93b8" title="MaccmapWorker::synth" alt="" coords="517,1085,675,1112"/><area shape="rect" id="node28" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d" title="find_sig_before_dff" alt="" coords="264,1161,395,1188"/><area shape="rect" id="node29" href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24" title="MemoryMapWorker::addr\l_decode" alt="" coords="247,1213,412,1254"/><area shape="rect" id="node30" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="493,1249,699,1276"/><area shape="rect" id="node31" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="249,1330,410,1371"/><area shape="rect" id="node32" href="../../d7/dd7/memory__unpack_8cc.html#a2fe5b4481d56fadcf47dca0771cb3497" title="handle_memory" alt="" coords="273,1396,386,1423"/><area shape="rect" id="node33" href="../../d5/dff/miter_8cc.html#a7b88adf805cfeb2e4070e40b1075b9d7" title="create_miter_equiv" alt="" coords="263,1447,395,1473"/><area shape="rect" id="node34" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="261,1497,398,1524"/><area shape="rect" id="node35" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="228,1549,431,1590"/><area shape="rect" id="node36" href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6" title="OptReduceWorker::opt_mux" alt="" coords="238,1615,421,1641"/><area shape="rect" id="node37" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="252,1665,407,1692"/><area shape="rect" id="node38" href="../../d7/d3f/proc__dff_8cc.html#a25cba04023f441fccd6012f67478f43e" title="find_any_lvalue" alt="" coords="274,1716,385,1743"/><area shape="rect" id="node39" href="../../d5/dc1/proc__init_8cc.html#ac19f896f4c206f0ea9905aea39ac9fdb" title="proc_init" alt="" coords="294,1767,365,1793"/><area shape="rect" id="node40" href="../../d9/d7c/proc__mux_8cc.html#a2e464d569cadd321ae9799d93b3802b5" title="extract_core_signal" alt="" coords="262,1817,397,1844"/><area shape="rect" id="node41" href="../../dd/d09/structSatHelper.html#a206258b086e2416336e4b5b51a37e3b5" title="SatHelper::setup_init" alt="" coords="258,1868,401,1895"/><area shape="rect" id="node42" href="../../d0/d91/structSccWorker.html#addb59268e916c89e0526bbd19c8f13d2" title="SccWorker::select" alt="" coords="266,1919,393,1945"/><area shape="rect" id="node43" href="../../dc/d0f/simplemap_8cc.html#abfc1b94e0ce62445377bf14c85581ca7" title="simplemap_reduce" alt="" coords="264,1969,395,1996"/><area shape="rect" id="node44" href="../../dc/d0f/simplemap_8cc.html#adff9adca0d368e8a8aa3f2c72ce954f4" title="simplemap_lognot" alt="" coords="266,2020,393,2047"/><area shape="rect" id="node45" href="../../dc/d0f/simplemap_8cc.html#a0656082a683ef61834ed8e03a679334a" title="simplemap_logbin" alt="" coords="266,2071,393,2097"/><area shape="rect" id="node46" href="../../dc/d0f/simplemap_8cc.html#aff9b7d109eb87f390028c398f5cc7ff2" title="simplemap_slice" alt="" coords="270,2121,389,2148"/><area shape="rect" id="node47" href="../../db/d81/spice_8cc.html#a4140d14d034d2e46e0db7adeab7f03ba" title="print_spice_module" alt="" coords="262,2172,397,2199"/><area shape="rect" id="node48" href="../../d2/d22/structSpliceWorker.html#affcf2e9f0960acf99298f62802c4c02b" title="SpliceWorker::get_sliced\l_signal" alt="" coords="247,2223,411,2265"/><area shape="rect" id="node49" href="../../df/d0e/structWreduceWorker.html#aceb4891ac16107159ac8b2dfb0e99feb" title="WreduceWorker::run\l_cell_mux" alt="" coords="260,2289,399,2330"/><area shape="rect" id="node50" href="../../df/d0e/structWreduceWorker.html#a22479847d0f75d9fd294202a685316d9" title="WreduceWorker::run\l_reduce_inport" alt="" coords="260,2354,399,2395"/><area shape="rect" id="node3" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="550,5,642,32"/><area shape="rect" id="node5" href="../../d1/d12/structConnwrappersPass.html#ae9b86bde618b866ac7d9d1a11f835150" title="ConnwrappersPass::execute" alt="" coords="503,64,689,91"/><area shape="rect" id="node7" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="777,427,887,453"/><area shape="rect" id="node8" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="749,478,915,519"/><area shape="rect" id="node9" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="747,544,917,571"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a4eda7ae4ca999d7b34d836d603a1c954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::SigSpec::extract </td>
          <td>(</td>
          <td class="paramtype">const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *&#160;</td>
          <td class="paramname"><em>other</em> = <code><a class="el" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02420">2420</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;{</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;    <span class="keywordflow">if</span> (other)</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.extract_other&quot;</span>);</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.extract&quot;</span>);</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(other == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> || <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> == other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;    std::vector&lt;RTLIL::SigBit&gt; bits_match = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c">to_sigbit_vector</a>();</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ret;</div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;    <span class="keywordflow">if</span> (other) {</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; bits_other = other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c">to_sigbit_vector</a>();</div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>; i++)</div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;            <span class="keywordflow">if</span> (bits_match[i].wire &amp;&amp; pattern.count(bits_match[i]))</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;                ret.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(bits_other[i]);</div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>; i++)</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;            <span class="keywordflow">if</span> (bits_match[i].wire &amp;&amp; pattern.count(bits_match[i]))</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;                ret.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(bits_match[i]);</div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;    }</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;    ret.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;    <span class="keywordflow">return</span> ret;</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a70903ea1ee19c3f59a26497c106e8ec6"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">RTLIL::SigSpec::append_bit</a></div><div class="ttdeci">void append_bit(const RTLIL::SigBit &amp;bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02562">rtlil.cc:2562</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aef4a2cb4b1b7a48a7775b046f7a7431c"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c">RTLIL::SigSpec::to_sigbit_vector</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; to_sigbit_vector() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02921">rtlil.cc:2921</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-40" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-40-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-40-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-40-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a4eda7ae4ca999d7b34d836d603a1c954_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a4eda7ae4ca999d7b34d836d603a1c954_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a4eda7ae4ca999d7b34d836d603a1c954_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a4eda7ae4ca999d7b34d836d603a1c954_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aef4a2cb4b1b7a48a7775b046f7a7431c" title="RTLIL::SigSpec::to\l_sigbit_vector" alt="" coords="240,5,371,46"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6" title="RTLIL::SigSpec::append_bit" alt="" coords="214,71,397,97"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46" title="RTLIL::SigSpec::check" alt="" coords="228,121,383,148"/><area shape="rect" id="node4" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="451,71,509,97"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="567,20,750,47"/><area shape="rect" id="node6" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="582,71,735,97"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="563,121,755,148"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="446,121,514,148"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aeb37baea10a0f9e21a5863064345daec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::SigSpec::extract </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>length</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02516">2516</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;{</div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.extract_pos&quot;</span>);</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    <span class="keywordflow">return</span> std::vector&lt;RTLIL::SigBit&gt;(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.begin() + offset, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.begin() + offset + length);</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad90e53f5ab9dea9de2f251cf1750b1a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::has_marked_bits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02804">2804</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;{</div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.has_marked_bits&quot;</span>);</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.begin(); it != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.end(); it++)</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;        <span class="keywordflow">if</span> (it-&gt;width &gt; 0 &amp;&amp; it-&gt;wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; it-&gt;data.size(); i++)</div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;                <span class="keywordflow">if</span> (it-&gt;data[i] == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>)</div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;                    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;        }</div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-41" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-41-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-41-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-41-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ad90e53f5ab9dea9de2f251cf1750b1a1_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ad90e53f5ab9dea9de2f251cf1750b1a1_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ad90e53f5ab9dea9de2f251cf1750b1a1_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_ad90e53f5ab9dea9de2f251cf1750b1a1_icgraph">
<area shape="rect" id="node2" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="195,5,285,32"/><area shape="rect" id="node4" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="202,56,278,83"/><area shape="rect" id="node6" href="../../dd/dbd/proc__arst_8cc.html#a833547f7e18b003d817264fb2d86c66a" title="proc_arst" alt="" coords="202,107,278,133"/><area shape="rect" id="node3" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="334,5,503,32"/><area shape="rect" id="node5" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="341,56,496,83"/><area shape="rect" id="node7" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="341,107,496,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a62d76a768270be0369dd08222bb51c6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::hash </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02259">2259</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;{</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *that = (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>*)<span class="keyword">this</span>;</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;    <span class="keywordflow">if</span> (that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> != 0)</div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;</div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.hash&quot;</span>);</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 5381;</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>)</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;        <span class="keywordflow">if</span> (c.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;v : c.data)</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;                <a class="code" href="../../d4/d08/rtlil_8cc.html#a7d692141a1e98e6886d5b5258e116c42">DJB2</a>(that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>, v);</div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;            <a class="code" href="../../d4/d08/rtlil_8cc.html#a7d692141a1e98e6886d5b5258e116c42">DJB2</a>(that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>, c.wire-&gt;name.index_);</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;            <a class="code" href="../../d4/d08/rtlil_8cc.html#a7d692141a1e98e6886d5b5258e116c42">DJB2</a>(that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>, c.offset);</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;            <a class="code" href="../../d4/d08/rtlil_8cc.html#a7d692141a1e98e6886d5b5258e116c42">DJB2</a>(that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>, c.width);</div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;        }</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    <span class="keywordflow">if</span> (that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> == 0)</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;        that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 1;</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="rtlil_8cc_html_a7d692141a1e98e6886d5b5258e116c42"><div class="ttname"><a href="../../d4/d08/rtlil_8cc.html#a7d692141a1e98e6886d5b5258e116c42">DJB2</a></div><div class="ttdeci">#define DJB2(_hash, _value)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02257">rtlil.cc:2257</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-42" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-42-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-42-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-42-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a62d76a768270be0369dd08222bb51c6c_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a62d76a768270be0369dd08222bb51c6c_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a62d76a768270be0369dd08222bb51c6c_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a62d76a768270be0369dd08222bb51c6c_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="203,56,351,83"/><area shape="rect" id="node3" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="401,56,458,83"/><area shape="rect" id="node4" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="511,5,694,32"/><area shape="rect" id="node5" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="526,56,679,83"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="507,107,699,133"/></map>
</div>
</p>

<p><div id="dynsection-43" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-43-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-43-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-43-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a62d76a768270be0369dd08222bb51c6c_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a62d76a768270be0369dd08222bb51c6c_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a62d76a768270be0369dd08222bb51c6c_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a62d76a768270be0369dd08222bb51c6c_icgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a67470261fdd6b7a3507f25661f782bce" title="RTLIL::SigSpec::operator\&lt;" alt="" coords="207,5,382,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9bdc0cc12edbd16547f501abdba89fb1" title="RTLIL::SigSpec::operator==" alt="" coords="203,56,386,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a376deb553415871473df2ac483441723"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::inline_unpack </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00977">977</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                                      {</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.empty())</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-44" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-44-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-44-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-44-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a376deb553415871473df2ac483441723_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a376deb553415871473df2ac483441723_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a376deb553415871473df2ac483441723_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a376deb553415871473df2ac483441723_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="205,12,368,39"/></map>
</div>
</p>

<p><div id="dynsection-45" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-45-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-45-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-45-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a376deb553415871473df2ac483441723_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a376deb553415871473df2ac483441723_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a376deb553415871473df2ac483441723_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a376deb553415871473df2ac483441723_icgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b" title="RTLIL::SigSpec::bits" alt="" coords="223,12,364,39"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2668ea3699d40a9a87eeca0e0560fb5e" title="RTLIL::SigSpec::operator[]" alt="" coords="206,63,381,89"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a50ee28c45db8cd5c6e1598515df34cec" title="RTLIL::SigSpec::vector\l\&lt; RTLIL::SigBit \&gt;" alt="" coords="430,5,586,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a766321f59e1006e522e788d42dd1d18a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::is_chunk </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02755">2755</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;{</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.is_chunk&quot;</span>);</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;</div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>) == 1;</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-46" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-46-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-46-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-46-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a766321f59e1006e522e788d42dd1d18a_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a766321f59e1006e522e788d42dd1d18a_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a766321f59e1006e522e788d42dd1d18a_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a766321f59e1006e522e788d42dd1d18a_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="185,12,253,39"/></map>
</div>
</p>

<p><div id="dynsection-47" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-47-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-47-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-47-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a766321f59e1006e522e788d42dd1d18a_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a766321f59e1006e522e788d42dd1d18a_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a766321f59e1006e522e788d42dd1d18a_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a766321f59e1006e522e788d42dd1d18a_icgraph">
<area shape="rect" id="node2" href="../../d5/d5a/structBtorDumper.html#a869df607b50441c56875d4e2bdc53e9f" title="BtorDumper::dump_sigspec" alt="" coords="184,132,365,159"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="189,1383,360,1425"/><area shape="rect" id="node17" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="1151,1616,1254,1643"/><area shape="rect" id="node38" href="../../d3/d4b/structShowWorker.html#a0047ee63f50dab71af0833fdc30ceaa6" title="ShowWorker::gen_signode\l_simple" alt="" coords="678,1281,853,1322"/><area shape="rect" id="node40" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f" title="is_reg_wire" alt="" coords="231,1971,319,1997"/><area shape="rect" id="node43" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="221,1793,328,1820"/><area shape="rect" id="node3" href="../../d5/d5a/structBtorDumper.html#a3ae2d6e367719bfb563a676e6e589e9c" title="BtorDumper::dump_wire" alt="" coords="433,107,593,133"/><area shape="rect" id="node5" href="../../d5/d5a/structBtorDumper.html#aecf06ad6983b26953ce2c1fd6d78b413" title="BtorDumper::dump_cell" alt="" coords="687,157,843,184"/><area shape="rect" id="node4" href="../../d5/d5a/structBtorDumper.html#a70f588bb8fb008c23bc239b6b3056428" title="BtorDumper::dump_sigchunk" alt="" coords="671,5,859,32"/><area shape="rect" id="node6" href="../../d5/d5a/structBtorDumper.html#a1026d039996811c2f635e61d53d56422" title="BtorDumper::dump" alt="" coords="939,107,1069,133"/><area shape="rect" id="node7" href="../../d5/d5a/structBtorDumper.html#ad1fa867c77210e18b07a9aa576aca2d9" title="BtorDumper::dump_property" alt="" coords="674,107,857,133"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="414,1332,613,1359"/><area shape="rect" id="node12" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="428,1449,599,1490"/><area shape="rect" id="node13" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="680,1499,851,1541"/><area shape="rect" id="node15" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="428,1383,599,1425"/><area shape="rect" id="node16" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="662,1565,869,1592"/><area shape="rect" id="node19" href="../../d7/d7f/log_8h.html#a60b86fabb1430bf0e068c60e3ca832b2" title="log_signal" alt="" coords="473,791,553,817"/><area shape="rect" id="node10" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="919,1470,1089,1511"/><area shape="rect" id="node11" href="../../d7/d7f/log_8h.html#ab44a53c60020f165bea50d36a4edc954" title="log_cell" alt="" coords="732,1397,799,1424"/><area shape="rect" id="node14" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="664,1448,867,1475"/><area shape="rect" id="node18" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="1315,1616,1479,1643"/><area shape="rect" id="node20" href="../../d0/dde/abc_8cc.html#ae957455a74979021ee46b27a555ef840" title="dump_loop_graph" alt="" coords="703,360,827,387"/><area shape="rect" id="node21" href="../../d0/dde/abc_8cc.html#a1538e69c81ae0ee4319cbdfb16c1b537" title="handle_loops" alt="" coords="955,309,1053,336"/><area shape="rect" id="node22" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="1157,284,1249,311"/><area shape="rect" id="node23" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="687,461,844,488"/><area shape="rect" id="node24" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="692,513,839,554"/><area shape="rect" id="node25" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="690,578,841,619"/><area shape="rect" id="node26" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="692,644,839,671"/><area shape="rect" id="node27" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="682,695,849,737"/><area shape="rect" id="node28" href="../../d5/d3c/structVlogHammerReporter.html#a6f9d4edd55538c8afd05c03872dc321f" title="VlogHammerReporter\l::sat_check" alt="" coords="692,813,839,854"/><area shape="rect" id="node29" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="919,761,1089,788"/><area shape="rect" id="node30" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1139,587,1267,613"/><area shape="rect" id="node31" href="../../db/dcf/structFindReducedInputs.html#a0b5c76f24f50c7212a676b2137cddaf6" title="FindReducedInputs::\lregister_pi_bit" alt="" coords="695,878,835,919"/><area shape="rect" id="node32" href="../../db/dcf/structFindReducedInputs.html#aeaa77a3e58feb4804688071d1b3c1e33" title="FindReducedInputs::\lanalyze" alt="" coords="695,1113,835,1154"/><area shape="rect" id="node33" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="937,1032,1071,1059"/><area shape="rect" id="node34" href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1" title="PerformReduction::analyze\l_const" alt="" coords="678,995,853,1037"/><area shape="rect" id="node35" href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf" title="PerformReduction::analyze" alt="" coords="678,1061,853,1088"/><area shape="rect" id="node36" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="689,1179,842,1205"/><area shape="rect" id="node37" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="723,1229,808,1256"/><area shape="rect" id="node39" href="../../d3/d4b/structShowWorker.html#abe1de13e78b4de4ae146a6e26a71047b" title="ShowWorker::gen_portbox" alt="" coords="918,1288,1090,1315"/><area shape="rect" id="node41" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="709,2009,821,2036"/><area shape="rect" id="node42" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="963,1819,1045,1845"/><area shape="rect" id="node44" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="443,1920,584,1947"/><area shape="rect" id="node45" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="690,1895,841,1921"/><area shape="rect" id="node46" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="690,1959,841,1985"/><area shape="rect" id="node47" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="721,1717,810,1744"/><area shape="rect" id="node48" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="452,1667,575,1693"/><area shape="rect" id="node49" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="700,1667,831,1693"/><area shape="rect" id="node50" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="712,1616,819,1643"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="affb6be514bcd0dd530279d57a2fe0207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::is_fully_const </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02763">2763</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;{</div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.is_fully_const&quot;</span>);</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.begin(); it != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.end(); it++)</div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;        <span class="keywordflow">if</span> (it-&gt;width &gt; 0 &amp;&amp; it-&gt;wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-48" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-48-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-48-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-48-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_affb6be514bcd0dd530279d57a2fe0207_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_affb6be514bcd0dd530279d57a2fe0207_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_affb6be514bcd0dd530279d57a2fe0207_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_affb6be514bcd0dd530279d57a2fe0207_icgraph">
<area shape="rect" id="node2" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589" title="ConstEval::eval" alt="" coords="231,215,342,241"/><area shape="rect" id="node6" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="709,33,837,60"/><area shape="rect" id="node7" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="488,353,597,380"/><area shape="rect" id="node8" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="728,404,819,431"/><area shape="rect" id="node12" href="../../d5/d3c/structVlogHammerReporter.html#a8e42c3dd172604a3082dc1dbd985393a" title="VlogHammerReporter\l::VlogHammerReporter" alt="" coords="697,789,850,830"/><area shape="rect" id="node13" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="210,556,363,583"/><area shape="rect" id="node15" href="../../d9/d39/fsm__detect_8cc.html#a8318d40bc7e5df27dc0ac784c7593c2e" title="check_state_users" alt="" coords="221,505,353,532"/><area shape="rect" id="node16" href="../../d4/dfb/fsm__export_8cc.html#af312b28427a78bf6e021ced527823ece" title="kiss_convert_signal" alt="" coords="218,607,355,633"/><area shape="rect" id="node18" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="244,404,329,431"/><area shape="rect" id="node19" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="249,657,325,684"/><area shape="rect" id="node21" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="207,709,367,750"/><area shape="rect" id="node23" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="202,775,371,801"/><area shape="rect" id="node25" href="../../d7/d89/intersynth_8cc.html#a22e8ffa1eca5afdd4d69e86e3ecfb650" title="netname" alt="" coords="251,876,323,903"/><area shape="rect" id="node29" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547" title="handle_memory" alt="" coords="230,927,343,953"/><area shape="rect" id="node31" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="184,977,389,1004"/><area shape="rect" id="node33" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="218,1028,355,1055"/><area shape="rect" id="node35" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="185,1079,388,1121"/><area shape="rect" id="node36" href="../../d3/d02/opt__rmdff_8cc.html#a5a54138e791d48f49db114a07d510f98" title="handle_dff" alt="" coords="246,1145,327,1172"/><area shape="rect" id="node38" href="../../dd/dbd/proc__arst_8cc.html#a833547f7e18b003d817264fb2d86c66a" title="proc_arst" alt="" coords="249,1196,325,1223"/><area shape="rect" id="node40" href="../../d4/d5d/proc__clean_8cc.html#a47867c312bfb46d1fb61f1f15ed68097" title="proc_clean_switch" alt="" coords="221,1247,352,1273"/><area shape="rect" id="node42" href="../../d5/dc1/proc__init_8cc.html#ac19f896f4c206f0ea9905aea39ac9fdb" title="proc_init" alt="" coords="251,1297,322,1324"/><area shape="rect" id="node44" href="../../d6/da9/proc__rmdead_8cc.html#a1d9de1d0e6e3ae8d6077bfd4948023e4" title="proc_rmdead" alt="" coords="238,1348,335,1375"/><area shape="rect" id="node46" href="../../d2/d22/structSpliceWorker.html#affcf2e9f0960acf99298f62802c4c02b" title="SpliceWorker::get_sliced\l_signal" alt="" coords="205,1399,369,1441"/><area shape="rect" id="node47" href="../../d2/d22/structSpliceWorker.html#a93222ba9663b132a17aa6b0ed7b70237" title="SpliceWorker::get_spliced\l_signal" alt="" coords="457,1433,628,1474"/><area shape="rect" id="node49" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="200,1517,373,1558"/><area shape="rect" id="node50" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0" title="cellname" alt="" coords="249,1583,324,1609"/><area shape="rect" id="node3" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="487,185,598,212"/><area shape="rect" id="node4" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="459,237,626,278"/><area shape="rect" id="node5" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="457,33,628,60"/><area shape="rect" id="node10" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="509,84,577,111"/><area shape="rect" id="node11" href="../../d3/df6/test__cell_8cc.html#adbe94f6d1e35a3d35c247c90bd54092d" title="run_eval_test" alt="" coords="493,135,593,161"/><area shape="rect" id="node9" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="899,404,1069,431"/><area shape="rect" id="node14" href="../../d9/d39/fsm__detect_8cc.html#afd55bbfcb9a6db341edaeb119f756573" title="detect_fsm" alt="" coords="499,513,586,540"/><area shape="rect" id="node17" href="../../d4/dfb/fsm__export_8cc.html#a21e1944000eff7726326e02c9ced0c40" title="write_kiss2" alt="" coords="499,568,587,595"/><area shape="rect" id="node20" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="465,619,620,645"/><area shape="rect" id="node22" href="../../d8/d65/structFsmOpt.html#a9a542b63033bada48952dc1b2c7651e3" title="FsmOpt::FsmOpt" alt="" coords="481,669,604,696"/><area shape="rect" id="node24" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="484,720,601,747"/><area shape="rect" id="node26" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="469,872,616,899"/><area shape="rect" id="node27" href="../../d9/d5a/structIntersynthBackend.html#a8c092789715560f575207ccfd5d20641" title="IntersynthBackend::\lexecute" alt="" coords="475,923,611,965"/><area shape="rect" id="node28" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b" title="RTLIL::SigSpec::parse" alt="" coords="467,821,619,848"/><area shape="rect" id="node30" href="../../d7/d0b/memory__collect_8cc.html#a32252305391d8485b0875a64bb0313eb" title="handle_module" alt="" coords="488,989,597,1016"/><area shape="rect" id="node32" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4" title="MemoryMapWorker::MemoryMap\lWorker" alt="" coords="437,1041,648,1082"/><area shape="rect" id="node34" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="463,1107,622,1133"/><area shape="rect" id="node37" href="../../d9/d1d/structOptRmdffPass.html#a01e1e54699bd141b12a289eadd565d43" title="OptRmdffPass::execute" alt="" coords="463,1157,622,1184"/><area shape="rect" id="node39" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="465,1208,620,1235"/><area shape="rect" id="node41" href="../../d4/d5d/proc__clean_8cc.html#a2a5daed2a451283f7397ff4a52f6f146" title="proc_clean_case" alt="" coords="483,1259,603,1285"/><area shape="rect" id="node43" href="../../df/d44/structProcInitPass.html#ae42e9064ec712606173d2de12addd6b6" title="ProcInitPass::execute" alt="" coords="469,1309,617,1336"/><area shape="rect" id="node45" href="../../d2/d27/structProcRmdeadPass.html#a450fe0b4cca41914600f88d1c9724e15" title="ProcRmdeadPass::execute" alt="" coords="453,1360,632,1387"/><area shape="rect" id="node48" href="../../d2/d22/structSpliceWorker.html#a9bde161880ba7170e7862f21c2c2e941" title="SpliceWorker::run" alt="" coords="712,1440,835,1467"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aba44ce5db4d8dd4c1faff050305778fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::is_fully_def </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02774">2774</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;{</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.is_fully_def&quot;</span>);</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.begin(); it != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.end(); it++) {</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;        <span class="keywordflow">if</span> (it-&gt;width &gt; 0 &amp;&amp; it-&gt;wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; it-&gt;data.size(); i++)</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;            <span class="keywordflow">if</span> (it-&gt;data[i] != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a> &amp;&amp; it-&gt;data[i] != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>)</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    }</div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-49" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-49-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-49-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-49-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aba44ce5db4d8dd4c1faff050305778fb_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aba44ce5db4d8dd4c1faff050305778fb_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aba44ce5db4d8dd4c1faff050305778fb_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_aba44ce5db4d8dd4c1faff050305778fb_icgraph">
<area shape="rect" id="node2" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589" title="ConstEval::eval" alt="" coords="202,199,313,225"/><area shape="rect" id="node8" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="409,325,519,352"/><area shape="rect" id="node9" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="639,376,729,403"/><area shape="rect" id="node15" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="184,427,331,453"/><area shape="rect" id="node16" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="215,477,300,504"/><area shape="rect" id="node17" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="189,528,326,555"/><area shape="rect" id="node3" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="409,5,519,32"/><area shape="rect" id="node4" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="381,57,547,98"/><area shape="rect" id="node6" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="379,123,549,149"/><area shape="rect" id="node7" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="620,148,748,175"/><area shape="rect" id="node11" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="430,224,498,251"/><area shape="rect" id="node13" href="../../d3/df6/test__cell_8cc.html#adbe94f6d1e35a3d35c247c90bd54092d" title="run_eval_test" alt="" coords="414,275,514,301"/><area shape="rect" id="node5" href="../../d7/d1a/structBruteForceEquivChecker.html#a068b4d2f9bf5abcc423ce703ec54144e" title="BruteForceEquivChecker\l::BruteForceEquivChecker" alt="" coords="598,57,770,98"/><area shape="rect" id="node10" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="819,376,989,403"/><area shape="rect" id="node12" href="../../d3/d28/structProcDffPass.html#a08d6802cd3be4abacea94953a04b9ce9" title="ProcDffPass::execute" alt="" coords="611,224,757,251"/><area shape="rect" id="node14" href="../../d4/d8a/structTestCellPass.html#ac862ec029865cd32ebc4b9977f66b1a9" title="TestCellPass::execute" alt="" coords="609,275,759,301"/><area shape="rect" id="node18" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="385,528,543,555"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac188bee8020557fef57cfefce75cd56c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::is_fully_undef </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02789">2789</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;{</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.is_fully_undef&quot;</span>);</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.begin(); it != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.end(); it++) {</div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;        <span class="keywordflow">if</span> (it-&gt;width &gt; 0 &amp;&amp; it-&gt;wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; it-&gt;data.size(); i++)</div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;            <span class="keywordflow">if</span> (it-&gt;data[i] != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a> &amp;&amp; it-&gt;data[i] != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>)</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;    }</div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;}</div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::Sz</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00033">rtlil.h:33</a></div></div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-50" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-50-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-50-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-50-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ac188bee8020557fef57cfefce75cd56c_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ac188bee8020557fef57cfefce75cd56c_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ac188bee8020557fef57cfefce75cd56c_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_ac188bee8020557fef57cfefce75cd56c_icgraph">
<area shape="rect" id="node2" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="216,5,301,32"/><area shape="rect" id="node5" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="184,57,333,98"/><area shape="rect" id="node6" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="190,123,327,149"/><area shape="rect" id="node8" href="../../d3/d02/opt__rmdff_8cc.html#a5a54138e791d48f49db114a07d510f98" title="handle_dff" alt="" coords="218,173,299,200"/><area shape="rect" id="node3" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="416,5,507,32"/><area shape="rect" id="node4" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="590,5,759,32"/><area shape="rect" id="node7" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="382,123,541,149"/><area shape="rect" id="node9" href="../../d9/d1d/structOptRmdffPass.html#a01e1e54699bd141b12a289eadd565d43" title="OptRmdffPass::execute" alt="" coords="382,173,541,200"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab9002bfc0d5e7b701e1139f0081fd9f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::is_wire </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02747">2747</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;{</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.is_wire&quot;</span>);</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>) == 1 &amp;&amp; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[0].wire &amp;&amp; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[0].wire-&gt;width == <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>;</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-51" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-51-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-51-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-51-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ab9002bfc0d5e7b701e1139f0081fd9f3_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ab9002bfc0d5e7b701e1139f0081fd9f3_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ab9002bfc0d5e7b701e1139f0081fd9f3_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ab9002bfc0d5e7b701e1139f0081fd9f3_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="217,5,285,32"/></map>
</div>
</p>

<p><div id="dynsection-52" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-52-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-52-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-52-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ab9002bfc0d5e7b701e1139f0081fd9f3_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ab9002bfc0d5e7b701e1139f0081fd9f3_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ab9002bfc0d5e7b701e1139f0081fd9f3_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_ab9002bfc0d5e7b701e1139f0081fd9f3_icgraph">
<area shape="rect" id="node2" href="../../d7/d89/intersynth_8cc.html#a22e8ffa1eca5afdd4d69e86e3ecfb650" title="netname" alt="" coords="216,833,288,860"/><area shape="rect" id="node3" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="339,775,485,801"/><area shape="rect" id="node4" href="../../d9/d5a/structIntersynthBackend.html#a8c092789715560f575207ccfd5d20641" title="IntersynthBackend::\lexecute" alt="" coords="344,826,480,867"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b" title="RTLIL::SigSpec::parse" alt="" coords="336,892,488,919"/><area shape="rect" id="node6" href="../../d5/d3c/structVlogHammerReporter.html#a8e42c3dd172604a3082dc1dbd985393a" title="VlogHammerReporter\l::VlogHammerReporter" alt="" coords="537,826,690,867"/><area shape="rect" id="node7" href="../../dd/d59/select_8cc.html#a26f615bf35bf3515c7cfa203a8b75310" title="match_attr_val" alt="" coords="559,892,667,919"/><area shape="rect" id="node50" href="../../dc/ddc/structsetunset__t.html#afc7b2a22bb598daa8ea03c18960d179a" title="setunset_t::setunset_t" alt="" coords="538,943,689,969"/><area shape="rect" id="node8" href="../../dd/d59/select_8cc.html#a792dfd9d7d7905451925491d4d0c4d7d" title="match_attr" alt="" coords="739,892,823,919"/><area shape="rect" id="node9" href="../../dd/d59/select_8cc.html#a81f7f64d2b33890e75826f483b62bc56" title="match_attr" alt="" coords="875,867,959,893"/><area shape="rect" id="node10" href="../../dd/d59/select_8cc.html#afc9731b2fa84873ffc6111cb08c9c999" title="select_stmt" alt="" coords="872,917,963,944"/><area shape="rect" id="node11" href="../../dd/d59/select_8cc.html#ad8ef060ac92ac3c6c33abf7c3b86b521" title="handle_extra_select_args" alt="" coords="1011,892,1181,919"/><area shape="rect" id="node49" href="../../d6/d5f/structSelectPass.html#a67bcfa71a927628f651c60402b96ea57" title="SelectPass::execute" alt="" coords="1026,943,1166,969"/><area shape="rect" id="node12" href="../../d1/d96/structDesignPass.html#a9ac07b519d14764df9bfa70b4c9b049b" title="DesignPass::execute" alt="" coords="1423,5,1566,32"/><area shape="rect" id="node13" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd" title="Pass::extra_args" alt="" coords="1230,892,1349,919"/><area shape="rect" id="node48" href="../../d3/d50/structShowPass.html#af2272ecfffd9827dae43df912c2a0b7a" title="ShowPass::execute" alt="" coords="1427,1795,1563,1821"/><area shape="rect" id="node14" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="1431,56,1558,83"/><area shape="rect" id="node15" href="../../d8/dfb/structAddPass.html#a1a0fac9fc1e5a0f2c2e257cccb01b8b7" title="AddPass::execute" alt="" coords="1431,107,1558,133"/><area shape="rect" id="node16" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="1417,157,1572,184"/><area shape="rect" id="node17" href="../../d1/d12/structConnwrappersPass.html#ae9b86bde618b866ac7d9d1a11f835150" title="ConnwrappersPass::execute" alt="" coords="1401,208,1588,235"/><area shape="rect" id="node18" href="../../d5/da5/structCoverPass.html#a82814118210d823d4387900a0bb60915" title="CoverPass::execute" alt="" coords="1426,259,1563,285"/><area shape="rect" id="node19" href="../../de/d47/structDeletePass.html#a2e5a8970ad0629192d0adf3064db8f49" title="DeletePass::execute" alt="" coords="1425,309,1565,336"/><area shape="rect" id="node20" href="../../d1/d2a/structDff2dffePass.html#a20ecaddfa6d4cd68a7fdde3370211edf" title="Dff2dffePass::execute" alt="" coords="1421,360,1568,387"/><area shape="rect" id="node21" href="../../df/db3/structDfflibmapPass.html#af16f2e179efeb7ef56d6b25c3bfd3d48" title="DfflibmapPass::execute" alt="" coords="1417,411,1573,437"/><area shape="rect" id="node22" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1431,461,1559,488"/><area shape="rect" id="node23" href="../../d6/d10/structExposePass.html#ab4ab9827a8f8892ddbbff3c8c2972526" title="ExposePass::execute" alt="" coords="1422,512,1567,539"/><area shape="rect" id="node24" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="1423,563,1566,589"/><area shape="rect" id="node25" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="1419,613,1570,640"/><area shape="rect" id="node26" href="../../d0/dca/structFsmPass.html#af2da01592a33889996c2e8b1558387d0" title="FsmPass::execute" alt="" coords="1430,664,1559,691"/><area shape="rect" id="node27" href="../../d0/de1/structFsmDetectPass.html#a208f14081dbaf34e23ca30fab80b69d3" title="FsmDetectPass::execute" alt="" coords="1411,715,1578,741"/><area shape="rect" id="node28" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="1409,765,1580,792"/><area shape="rect" id="node29" href="../../da/d87/structFsmExportPass.html#a5e9f7d657fc65df02cca4a2a442cf38a" title="FsmExportPass::execute" alt="" coords="1412,816,1577,843"/><area shape="rect" id="node30" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="1410,867,1579,893"/><area shape="rect" id="node31" href="../../db/d48/structFsmInfoPass.html#a981361de33c51a920422e683d714e6e9" title="FsmInfoPass::execute" alt="" coords="1419,917,1570,944"/><area shape="rect" id="node32" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="1417,968,1572,995"/><area shape="rect" id="node33" href="../../da/d8b/structFsmOptPass.html#ab81cb998c48dd43b7580fd5dcc888d4a" title="FsmOptPass::execute" alt="" coords="1419,1019,1570,1045"/><area shape="rect" id="node34" href="../../de/da5/structFsmRecodePass.html#afcc607d92015da935a0aeaf2fa2675af" title="FsmRecodePass::execute" alt="" coords="1408,1069,1581,1096"/><area shape="rect" id="node35" href="../../d7/d1b/structHierarchyPass.html#a8aec90959b007cbe981c3c79254f37df" title="HierarchyPass::execute" alt="" coords="1415,1120,1574,1147"/><area shape="rect" id="node36" href="../../d1/d00/structHilomapPass.html#ac7f0b43d9b9d931c99b29c6197ac0c38" title="HilomapPass::execute" alt="" coords="1419,1171,1570,1197"/><area shape="rect" id="node37" href="../../d4/d40/structIopadmapPass.html#a547fc39cb9024e508fc6e215cbfca97c" title="IopadmapPass::execute" alt="" coords="1415,1221,1575,1248"/><area shape="rect" id="node38" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="1415,1272,1575,1299"/><area shape="rect" id="node39" href="../../d5/db5/structMemoryPass.html#a7714868e1ddb0623cf338c8e1427a920" title="MemoryPass::execute" alt="" coords="1420,1323,1569,1349"/><area shape="rect" id="node40" href="../../d4/ddc/structMemoryCollectPass.html#ada7b012a20ee79d89c3893e23f0686f5" title="MemoryCollectPass::\lexecute" alt="" coords="1423,1374,1567,1415"/><area shape="rect" id="node41" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="1412,1440,1577,1467"/><area shape="rect" id="node42" href="../../da/df4/structMemoryMapPass.html#a51728016b900e3e54a9b738a19501537" title="MemoryMapPass::execute" alt="" coords="1407,1491,1582,1517"/><area shape="rect" id="node43" href="../../d8/d96/structMemorySharePass.html#a2c855fea4bc78e5e5f5e4c88a4a97fc2" title="MemorySharePass::execute" alt="" coords="1403,1541,1586,1568"/><area shape="rect" id="node44" href="../../d8/d7c/structMemoryUnpackPass.html#a50becc6c3bb5186b777b22ed0a9bd122" title="MemoryUnpackPass::execute" alt="" coords="1397,1592,1592,1619"/><area shape="rect" id="node45" href="../../d1/d95/structOptPass.html#aa020149e70ec7c247066e1245edb491d" title="OptPass::execute" alt="" coords="1433,1643,1557,1669"/><area shape="rect" id="node46" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="1416,1693,1573,1720"/><area shape="rect" id="node47" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="1427,1744,1563,1771"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a187a58e1983cb5f0b4483f510763c122"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::match </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>pattern</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02886">2886</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;{</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.match&quot;</span>);</div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;</div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;    std::string str = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#af91cf90d8789dedfd92af6a72e696443">as_string</a>();</div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(pattern.size() == str.size());</div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; pattern.size(); i++) {</div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;        <span class="keywordflow">if</span> (pattern[i] == <span class="charliteral">&#39; &#39;</span>)</div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;        <span class="keywordflow">if</span> (pattern[i] == <span class="charliteral">&#39;*&#39;</span>) {</div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;            <span class="keywordflow">if</span> (str[i] != <span class="charliteral">&#39;z&#39;</span> &amp;&amp; str[i] != <span class="charliteral">&#39;x&#39;</span>)</div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;        }</div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;        <span class="keywordflow">if</span> (pattern[i] != str[i])</div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    }</div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;</div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_af91cf90d8789dedfd92af6a72e696443"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#af91cf90d8789dedfd92af6a72e696443">RTLIL::SigSpec::as_string</a></div><div class="ttdeci">std::string as_string() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02840">rtlil.cc:2840</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-53" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-53-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-53-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-53-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a187a58e1983cb5f0b4483f510763c122_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a187a58e1983cb5f0b4483f510763c122_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a187a58e1983cb5f0b4483f510763c122_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a187a58e1983cb5f0b4483f510763c122_icgraph">
<area shape="rect" id="node2" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="211,5,349,32"/><area shape="rect" id="node3" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="398,5,557,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a50ee28c45db8cd5c6e1598515df34cec"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::operator std::vector&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01095">1095</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b">bits</a>(); }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a62238a4c0185bf5c0b0ee2dfb8247b7b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b">RTLIL::SigSpec::bits</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigBit &gt; &amp; bits() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01017">rtlil.h:1017</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-54" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-54-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-54-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-54-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a50ee28c45db8cd5c6e1598515df34cec_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a50ee28c45db8cd5c6e1598515df34cec_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a50ee28c45db8cd5c6e1598515df34cec_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a50ee28c45db8cd5c6e1598515df34cec_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b" title="RTLIL::SigSpec::bits" alt="" coords="211,12,352,39"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723" title="RTLIL::SigSpec::inline\l_unpack" alt="" coords="401,5,551,46"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="600,12,763,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="affe184441091b308cf101d772767f4c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RTLIL::SigSpec::operator std::vector&lt; <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &gt; </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01094">1094</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>(); }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-55" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-55-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-55-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-55-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_affe184441091b308cf101d772767f4c3_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_affe184441091b308cf101d772767f4c3_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_affe184441091b308cf101d772767f4c3_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_affe184441091b308cf101d772767f4c3_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="211,56,373,83"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="422,56,570,83"/><area shape="rect" id="node4" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="619,56,677,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="730,5,913,32"/><area shape="rect" id="node6" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="745,56,898,83"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="725,107,917,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9a00873684774de96214de9621c565da"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::operator!= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01066">1066</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;{ <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == other); }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a67470261fdd6b7a3507f25661f782bce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::operator&lt; </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02683">2683</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;{</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.comp_lt&quot;</span>);</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;</div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">this</span> == &amp;other)</div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;</div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> != other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>)</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &lt; other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>;</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;    other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size() != other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size())</div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size() &lt; other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size();</div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c">hash</a>();</div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c">hash</a>();</div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;</div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> != other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>)</div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> &lt; other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>;</div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size(); i++)</div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i] != other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i]) {</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.comp_lt.hash_collision&quot;</span>);</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i] &lt; other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i];</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;        }</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.comp_lt.equal&quot;</span>);</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a62d76a768270be0369dd08222bb51c6c"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c">RTLIL::SigSpec::hash</a></div><div class="ttdeci">void hash() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02259">rtlil.cc:2259</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-56" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-56-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-56-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-56-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a67470261fdd6b7a3507f25661f782bce_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a67470261fdd6b7a3507f25661f782bce_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a67470261fdd6b7a3507f25661f782bce_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a67470261fdd6b7a3507f25661f782bce_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="427,56,575,83"/><area shape="rect" id="node7" href="../../d6/d0b/namespaceMinisat.html#ade22774b0573e60ecba94944fba72a71" title="Minisat::hash" alt="" coords="255,56,353,83"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c" title="RTLIL::SigSpec::hash" alt="" coords="230,107,378,133"/><area shape="rect" id="node3" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="625,56,682,83"/><area shape="rect" id="node4" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="735,5,918,32"/><area shape="rect" id="node5" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="750,56,903,83"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="731,107,923,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a36a801993e2eee581732931c3cae89c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp; RTLIL::SigSpec::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02038">2038</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;{</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.assign&quot;</span>);</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>;</div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>;</div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a> = other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>;</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.clear();</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    <span class="keywordflow">if</span> (!other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.empty())</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    {</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;        <a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> *last = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;        <span class="keywordtype">int</span> last_end_offset = 0;</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>) {</div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;            <span class="keywordflow">if</span> (last &amp;&amp; bit.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> == last-&gt;<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>) {</div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;                <span class="keywordflow">if</span> (bit.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;                    last-&gt;<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">data</a>.push_back(bit.data);</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;                    last-&gt;<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>++;</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (last_end_offset == bit.offset) {</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;                    last_end_offset++;</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;                    last-&gt;<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>++;</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;                }</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;            }</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(bit);</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;            last = &amp;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back();</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;            last_end_offset = bit.offset + 1;</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;        }</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    }</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_abbf3532ef7d58e63b594c645bb462508"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">RTLIL::SigChunk::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00885">rtlil.h:885</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_addc20f55f4a908d5729b8bf8b9d995b1"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">RTLIL::SigChunk::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a3525a2cdfea778f992e7e9210b7b92ed"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">RTLIL::SigChunk::data</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; data</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00886">rtlil.h:886</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-57" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-57-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-57-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-57-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a36a801993e2eee581732931c3cae89c5_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a36a801993e2eee581732931c3cae89c5_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a36a801993e2eee581732931c3cae89c5_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a36a801993e2eee581732931c3cae89c5_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="230,56,287,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="341,5,523,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="355,56,509,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="336,107,528,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af1e517ac471dc38ac57f15be8b093b2f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&amp; RTLIL::SigSpec::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01008">1008</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;                                                        {</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>;</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a> = std::move(other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>);</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a> = std::move(other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>);</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9bdc0cc12edbd16547f501abdba89fb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::operator== </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02715">2715</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;{</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.comp_eq&quot;</span>);</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">this</span> == &amp;other)</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;</div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> != other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>)</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;    other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size() != <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size())</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c">hash</a>();</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c">hash</a>();</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> != other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a>)</div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size(); i++)</div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i] != other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>[i]) {</div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.comp_eq.hash_collision&quot;</span>);</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;        }</div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.comp_eq.equal&quot;</span>);</div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a62d76a768270be0369dd08222bb51c6c"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c">RTLIL::SigSpec::hash</a></div><div class="ttdeci">void hash() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02259">rtlil.cc:2259</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-58" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-58-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-58-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-58-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a9bdc0cc12edbd16547f501abdba89fb1_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a9bdc0cc12edbd16547f501abdba89fb1_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a9bdc0cc12edbd16547f501abdba89fb1_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a9bdc0cc12edbd16547f501abdba89fb1_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="435,56,583,83"/><area shape="rect" id="node7" href="../../d6/d0b/namespaceMinisat.html#ade22774b0573e60ecba94944fba72a71" title="Minisat::hash" alt="" coords="263,56,361,83"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c" title="RTLIL::SigSpec::hash" alt="" coords="238,107,386,133"/><area shape="rect" id="node3" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="633,56,690,83"/><area shape="rect" id="node4" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="743,5,926,32"/><area shape="rect" id="node5" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="758,56,911,83"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="739,107,931,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2668ea3699d40a9a87eeca0e0560fb5e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&amp; RTLIL::SigSpec::operator[] </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01021">1021</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;{ <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723">inline_unpack</a>(); <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.at(index); }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a376deb553415871473df2ac483441723"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723">RTLIL::SigSpec::inline_unpack</a></div><div class="ttdeci">void inline_unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00977">rtlil.h:977</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-59" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-59-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-59-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-59-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a2668ea3699d40a9a87eeca0e0560fb5e_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a2668ea3699d40a9a87eeca0e0560fb5e_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a2668ea3699d40a9a87eeca0e0560fb5e_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a2668ea3699d40a9a87eeca0e0560fb5e_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723" title="RTLIL::SigSpec::inline\l_unpack" alt="" coords="230,5,381,46"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="429,12,592,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae230a98cb7a299c17de2805cd40f9a54"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&amp; RTLIL::SigSpec::operator[] </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01022">1022</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;{ <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723">inline_unpack</a>(); <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.at(index); }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a376deb553415871473df2ac483441723"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723">RTLIL::SigSpec::inline_unpack</a></div><div class="ttdeci">void inline_unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00977">rtlil.h:977</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-60" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-60-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-60-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-60-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ae230a98cb7a299c17de2805cd40f9a54_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ae230a98cb7a299c17de2805cd40f9a54_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ae230a98cb7a299c17de2805cd40f9a54_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ae230a98cb7a299c17de2805cd40f9a54_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723" title="RTLIL::SigSpec::inline\l_unpack" alt="" coords="230,5,381,46"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="429,12,592,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a23c5fe78b8654313b1a8ba6e0aea1b0b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::pack </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02202">2202</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;{</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *that = (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>*)<span class="keyword">this</span>;</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    <span class="keywordflow">if</span> (that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.empty())</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.convert.pack&quot;</span>);</div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.empty());</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    std::vector&lt;RTLIL::SigBit&gt; old_bits;</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    old_bits.swap(that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>);</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    <a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> *last = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    <span class="keywordtype">int</span> last_end_offset = 0;</div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : old_bits) {</div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;        <span class="keywordflow">if</span> (last &amp;&amp; bit.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> == last-&gt;<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>) {</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;            <span class="keywordflow">if</span> (bit.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;                last-&gt;<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">data</a>.push_back(bit.data);</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;                last-&gt;<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>++;</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (last_end_offset == bit.offset) {</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;                last_end_offset++;</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;                last-&gt;<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>++;</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;            }</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;        }</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;        that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.push_back(bit);</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;        last = &amp;that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.back();</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;        last_end_offset = bit.offset + 1;</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    }</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_abbf3532ef7d58e63b594c645bb462508"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">RTLIL::SigChunk::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00885">rtlil.h:885</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_addc20f55f4a908d5729b8bf8b9d995b1"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">RTLIL::SigChunk::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a3525a2cdfea778f992e7e9210b7b92ed"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">RTLIL::SigChunk::data</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; data</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00886">rtlil.h:886</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-61" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-61-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-61-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-61-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a23c5fe78b8654313b1a8ba6e0aea1b0b_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a23c5fe78b8654313b1a8ba6e0aea1b0b_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a23c5fe78b8654313b1a8ba6e0aea1b0b_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a23c5fe78b8654313b1a8ba6e0aea1b0b_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="203,56,261,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="314,5,497,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="329,56,482,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="309,107,501,133"/></map>
</div>
</p>

<p><div id="dynsection-62" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-62-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-62-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-62-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a23c5fe78b8654313b1a8ba6e0aea1b0b_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a23c5fe78b8654313b1a8ba6e0aea1b0b_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a23c5fe78b8654313b1a8ba6e0aea1b0b_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a23c5fe78b8654313b1a8ba6e0aea1b0b_icgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62d76a768270be0369dd08222bb51c6c" title="RTLIL::SigSpec::hash" alt="" coords="210,56,358,83"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a67470261fdd6b7a3507f25661f782bce" title="RTLIL::SigSpec::operator\&lt;" alt="" coords="442,5,617,32"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9bdc0cc12edbd16547f501abdba89fb1" title="RTLIL::SigSpec::operator==" alt="" coords="438,56,621,83"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="203,1336,365,1363"/><area shape="rect" id="node50" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="203,157,365,184"/><area shape="rect" id="node6" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="734,637,826,664"/><area shape="rect" id="node7" href="../../dc/db8/structAlumaccWorker.html#a759b36b13526957a270a56e00833ff96" title="AlumaccWorker::macc\l_to_alu" alt="" coords="453,1555,605,1597"/><area shape="rect" id="node8" href="../../dc/db8/structAlumaccWorker.html#ab123e81080460ec9e6a452f2b469cf6c" title="AlumaccWorker::replace_alu" alt="" coords="436,1621,623,1648"/><area shape="rect" id="node9" href="../../de/d7d/blifparse_8h.html#a7c4c1e3664a2c3dc8eeaae9d318d9ce2" title="abc_parse_blif" alt="" coords="476,797,583,824"/><area shape="rect" id="node10" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="474,208,585,235"/><area shape="rect" id="node11" href="../../d7/dd7/structDff2dffeWorker.html#a5044fffc4ad591fd7499fb06c7e84916" title="Dff2dffeWorker::make\l_patterns_logic" alt="" coords="457,1875,602,1917"/><area shape="rect" id="node12" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="705,1850,855,1891"/><area shape="rect" id="node13" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="446,1993,613,2034"/><area shape="rect" id="node14" href="../../d7/d1a/structBruteForceEquivChecker.html#a068b4d2f9bf5abcc423ce703ec54144e" title="BruteForceEquivChecker\l::BruteForceEquivChecker" alt="" coords="694,1967,866,2009"/><area shape="rect" id="node15" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="444,899,615,925"/><area shape="rect" id="node16" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="716,873,844,900"/><area shape="rect" id="node17" href="../../d5/d3f/structFsmExpand.html#a318d209702f0885841d29b2b664aebff" title="FsmExpand::is_cell\l_merge_candidate" alt="" coords="463,2058,596,2099"/><area shape="rect" id="node18" href="../../d5/d3f/structFsmExpand.html#aed190aa8264bb89766d8fa2a8e137326" title="FsmExpand::merge_cell\l_into_fsm" alt="" coords="450,2123,609,2165"/><area shape="rect" id="node19" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="487,2240,572,2267"/><area shape="rect" id="node20" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="735,2240,825,2267"/><area shape="rect" id="node21" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="475,2291,584,2317"/><area shape="rect" id="node22" href="../../da/d09/fsm__map_8cc.html#ae9bc9aff331e245969670e7c1d1375c9" title="implement_pattern_cache" alt="" coords="444,2392,615,2419"/><area shape="rect" id="node23" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="742,2367,818,2393"/><area shape="rect" id="node24" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a496b23e758ac5ec7cd8db0d7d6ebf7f6" title="AST_INTERNAL::ProcessGenerator\l::remove_unwanted_lvalue_bits" alt="" coords="413,2443,645,2485"/><area shape="rect" id="node25" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383" title="AST_INTERNAL::ProcessGenerator\l::collect_lvalues" alt="" coords="413,2509,645,2550"/><area shape="rect" id="node26" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="445,2575,614,2601"/><area shape="rect" id="node27" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="444,259,615,301"/><area shape="rect" id="node28" href="../../d0/d27/structMacc.html#a48a24576bc1acbec8b478ad4967856f3" title="Macc::optimize" alt="" coords="475,528,583,555"/><area shape="rect" id="node29" href="../../d0/d27/structMacc.html#a23136002c6eeb88b0aaf62dcd32283b6" title="Macc::to_cell" alt="" coords="480,579,579,605"/><area shape="rect" id="node30" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="490,629,569,656"/><area shape="rect" id="node31" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547" title="handle_memory" alt="" coords="473,680,586,707"/><area shape="rect" id="node32" href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19" title="MemoryShareWorker::\lconditions_to_logic" alt="" coords="455,731,604,773"/><area shape="rect" id="node33" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="443,1387,615,1429"/><area shape="rect" id="node34" href="../../d5/dff/miter_8cc.html#a7b88adf805cfeb2e4070e40b1075b9d7" title="create_miter_equiv" alt="" coords="463,949,595,976"/><area shape="rect" id="node35" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="461,1000,598,1027"/><area shape="rect" id="node36" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="428,1051,631,1093"/><area shape="rect" id="node37" href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6" title="OptReduceWorker::opt_mux" alt="" coords="438,1117,621,1144"/><area shape="rect" id="node38" href="../../da/d54/structOptReduceWorker.html#a307629c4aa069ac20fd24607683c8823" title="OptReduceWorker::opt\l_mux_bits" alt="" coords="453,1169,605,1210"/><area shape="rect" id="node39" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="452,1235,607,1261"/><area shape="rect" id="node40" href="../../d7/d3f/proc__dff_8cc.html#a25cba04023f441fccd6012f67478f43e" title="find_any_lvalue" alt="" coords="474,376,585,403"/><area shape="rect" id="node41" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="746,376,814,403"/><area shape="rect" id="node42" href="../../d7/d3f/proc__dff_8cc.html#a87bc15dfb7416fe16dbed6adb00165d0" title="gen_dffsr_complex" alt="" coords="464,427,595,453"/><area shape="rect" id="node43" href="../../d9/d7c/proc__mux_8cc.html#a28ae559415b1f9a4779d2e8150fde261" title="append_pmux" alt="" coords="478,1504,581,1531"/><area shape="rect" id="node44" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5fb2e04aaabb6e71aefc97e41579ba80" title="RTLIL::SigSpec::repeat" alt="" coords="451,1672,607,1699"/><area shape="rect" id="node45" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b" title="RTLIL::SigSpec::parse" alt="" coords="453,1723,605,1749"/><area shape="rect" id="node46" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad041bb3f98a0ffe1fba49078721ba635" title="RTLIL::SigSpec::parse_sel" alt="" coords="441,1336,617,1363"/><area shape="rect" id="node47" href="../../dd/d09/structSatHelper.html#a206258b086e2416336e4b5b51a37e3b5" title="SatHelper::setup_init" alt="" coords="709,1285,851,1312"/><area shape="rect" id="node48" href="../../dd/d09/structSatHelper.html#a242e51e5dd92b8c47d2fb2b13e18d2bc" title="SatHelper::setup" alt="" coords="721,1588,839,1615"/><area shape="rect" id="node49" href="../../dd/d09/structSatHelper.html#aec53ebe23a471f4c226a6e84e5d25317" title="SatHelper::generate\l_model" alt="" coords="712,1337,848,1378"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9d9fae8fc6b1b07caff1a9dc5a45a1ec"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::packed </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00973">973</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;                               {</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.empty();</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-63" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-63-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-63-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-63-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a9d9fae8fc6b1b07caff1a9dc5a45a1ec_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a9d9fae8fc6b1b07caff1a9dc5a45a1ec_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a9d9fae8fc6b1b07caff1a9dc5a45a1ec_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a9d9fae8fc6b1b07caff1a9dc5a45a1ec_icgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="216,1289,379,1315"/><area shape="rect" id="node3" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="747,41,839,67"/><area shape="rect" id="node4" href="../../dc/db8/structAlumaccWorker.html#a759b36b13526957a270a56e00833ff96" title="AlumaccWorker::macc\l_to_alu" alt="" coords="467,117,619,159"/><area shape="rect" id="node5" href="../../dc/db8/structAlumaccWorker.html#ab123e81080460ec9e6a452f2b469cf6c" title="AlumaccWorker::replace_alu" alt="" coords="449,183,636,210"/><area shape="rect" id="node6" href="../../de/d7d/blifparse_8h.html#a7c4c1e3664a2c3dc8eeaae9d318d9ce2" title="abc_parse_blif" alt="" coords="489,66,596,93"/><area shape="rect" id="node7" href="../../d8/d46/structConstEval.html#afb59bb188497c321f6ea7fe1c49fbef5" title="ConstEval::eval" alt="" coords="487,234,598,261"/><area shape="rect" id="node8" href="../../d7/dd7/structDff2dffeWorker.html#a5044fffc4ad591fd7499fb06c7e84916" title="Dff2dffeWorker::make\l_patterns_logic" alt="" coords="470,336,615,377"/><area shape="rect" id="node9" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="718,307,869,348"/><area shape="rect" id="node10" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="459,453,626,495"/><area shape="rect" id="node11" href="../../d7/d1a/structBruteForceEquivChecker.html#a068b4d2f9bf5abcc423ce703ec54144e" title="BruteForceEquivChecker\l::BruteForceEquivChecker" alt="" coords="707,424,879,465"/><area shape="rect" id="node12" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="457,570,628,597"/><area shape="rect" id="node13" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="729,570,857,597"/><area shape="rect" id="node14" href="../../d5/d3f/structFsmExpand.html#a318d209702f0885841d29b2b664aebff" title="FsmExpand::is_cell\l_merge_candidate" alt="" coords="476,925,609,967"/><area shape="rect" id="node15" href="../../d5/d3f/structFsmExpand.html#aed190aa8264bb89766d8fa2a8e137326" title="FsmExpand::merge_cell\l_into_fsm" alt="" coords="463,991,622,1032"/><area shape="rect" id="node16" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="500,1107,585,1134"/><area shape="rect" id="node17" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="748,1107,839,1134"/><area shape="rect" id="node18" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="488,1158,597,1185"/><area shape="rect" id="node19" href="../../da/d09/fsm__map_8cc.html#ae9bc9aff331e245969670e7c1d1375c9" title="implement_pattern_cache" alt="" coords="457,1259,628,1286"/><area shape="rect" id="node20" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="755,1234,831,1261"/><area shape="rect" id="node21" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a496b23e758ac5ec7cd8db0d7d6ebf7f6" title="AST_INTERNAL::ProcessGenerator\l::remove_unwanted_lvalue_bits" alt="" coords="427,1311,659,1352"/><area shape="rect" id="node22" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383" title="AST_INTERNAL::ProcessGenerator\l::collect_lvalues" alt="" coords="427,1376,659,1417"/><area shape="rect" id="node23" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="458,1442,627,1469"/><area shape="rect" id="node24" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="457,1493,628,1535"/><area shape="rect" id="node25" href="../../d0/d27/structMacc.html#a48a24576bc1acbec8b478ad4967856f3" title="Macc::optimize" alt="" coords="489,1559,597,1586"/><area shape="rect" id="node26" href="../../d0/d27/structMacc.html#a23136002c6eeb88b0aaf62dcd32283b6" title="Macc::to_cell" alt="" coords="493,1610,592,1637"/><area shape="rect" id="node27" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="503,1661,582,1687"/><area shape="rect" id="node28" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547" title="handle_memory" alt="" coords="486,1711,599,1738"/><area shape="rect" id="node29" href="../../d2/db8/structMemoryShareWorker.html#a854d3e9284265d2ab08f3971f1da9e19" title="MemoryShareWorker::\lconditions_to_logic" alt="" coords="468,1763,617,1804"/><area shape="rect" id="node30" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="707,845,879,887"/><area shape="rect" id="node31" href="../../d5/dff/miter_8cc.html#a7b88adf805cfeb2e4070e40b1075b9d7" title="create_miter_equiv" alt="" coords="477,1829,609,1855"/><area shape="rect" id="node32" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="474,1879,611,1906"/><area shape="rect" id="node33" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="441,1931,644,1972"/><area shape="rect" id="node34" href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6" title="OptReduceWorker::opt_mux" alt="" coords="451,1997,634,2023"/><area shape="rect" id="node35" href="../../da/d54/structOptReduceWorker.html#a307629c4aa069ac20fd24607683c8823" title="OptReduceWorker::opt\l_mux_bits" alt="" coords="467,2048,619,2089"/><area shape="rect" id="node36" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="465,2114,620,2141"/><area shape="rect" id="node37" href="../../d7/d3f/proc__dff_8cc.html#a25cba04023f441fccd6012f67478f43e" title="find_any_lvalue" alt="" coords="487,2215,598,2242"/><area shape="rect" id="node38" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="759,2215,827,2242"/><area shape="rect" id="node39" href="../../d7/d3f/proc__dff_8cc.html#a87bc15dfb7416fe16dbed6adb00165d0" title="gen_dffsr_complex" alt="" coords="477,2266,608,2293"/><area shape="rect" id="node40" href="../../d9/d7c/proc__mux_8cc.html#a28ae559415b1f9a4779d2e8150fde261" title="append_pmux" alt="" coords="491,2317,594,2343"/><area shape="rect" id="node41" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5fb2e04aaabb6e71aefc97e41579ba80" title="RTLIL::SigSpec::repeat" alt="" coords="465,2367,621,2394"/><area shape="rect" id="node42" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b" title="RTLIL::SigSpec::parse" alt="" coords="467,2418,619,2445"/><area shape="rect" id="node43" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad041bb3f98a0ffe1fba49078721ba635" title="RTLIL::SigSpec::parse_sel" alt="" coords="455,671,631,698"/><area shape="rect" id="node44" href="../../dd/d09/structSatHelper.html#a206258b086e2416336e4b5b51a37e3b5" title="SatHelper::setup_init" alt="" coords="722,629,865,655"/><area shape="rect" id="node45" href="../../dd/d09/structSatHelper.html#a242e51e5dd92b8c47d2fb2b13e18d2bc" title="SatHelper::setup" alt="" coords="734,773,853,799"/><area shape="rect" id="node46" href="../../dd/d09/structSatHelper.html#aec53ebe23a471f4c226a6e84e5d25317" title="SatHelper::generate\l_model" alt="" coords="725,697,861,739"/><area shape="rect" id="node47" href="../../da/de4/structSatGen.html#a91c1be90a6c2ef1b98ab37502ab6b25b" title="SatGen::importCell" alt="" coords="477,823,608,850"/><area shape="rect" id="node48" href="../../d0/d91/structSccWorker.html#a77f4fcc5f3ed60bb62bf3bf39a7ee04f" title="SccWorker::SccWorker" alt="" coords="465,2469,621,2495"/><area shape="rect" id="node49" href="../../d0/d91/structSccWorker.html#addb59268e916c89e0526bbd19c8f13d2" title="SccWorker::select" alt="" coords="479,2519,606,2546"/><area shape="rect" id="node50" href="../../d4/d7e/structSetundefPass.html#a1b23a83c2d264af484f04b888109c2a2" title="SetundefPass::execute" alt="" coords="465,2570,620,2597"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac4721167843063c7011b61606225d94b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::parse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02972">2972</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;{</div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.parse&quot;</span>);</div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;</div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;    std::vector&lt;std::string&gt; tokens;</div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;    <a class="code" href="../../d4/d08/rtlil_8cc.html#ad314d3930917a840f7c2eb6a63d220a1">sigspec_parse_split</a>(tokens, str, <span class="charliteral">&#39;,&#39;</span>);</div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;</div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    sig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>();</div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> tokidx = <span class="keywordtype">int</span>(tokens.size())-1; tokidx &gt;= 0; tokidx--)</div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;    {</div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;        std::string <a class="code" href="../../d7/d89/intersynth_8cc.html#a22e8ffa1eca5afdd4d69e86e3ecfb650">netname</a> = tokens[tokidx];</div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;        std::string indices;</div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;</div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;        <span class="keywordflow">if</span> (netname.size() == 0)</div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;        <span class="keywordflow">if</span> ((<span class="charliteral">&#39;0&#39;</span> &lt;= netname[0] &amp;&amp; netname[0] &lt;= <span class="charliteral">&#39;9&#39;</span>) || netname[0] == <span class="charliteral">&#39;\&#39;&#39;</span>) {</div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.parse.const&quot;</span>);</div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;            <a class="code" href="../../d4/dd1/namespaceAST.html#a69f54f1f6fd93d80779b9d68654f707f">AST::get_line_num</a> = <a class="code" href="../../d4/d08/rtlil_8cc.html#ab37efd9dc127b3fd345919ba7ff18b9c">sigspec_parse_get_dummy_line_num</a>;</div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;            <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AST::AstNode</a> *ast = <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548">VERILOG_FRONTEND::const2ast</a>(netname);</div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;            <span class="keywordflow">if</span> (ast == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;            sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ac1cefd10b07569a7f0a4effac439bd3c">bits</a>));</div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;            <span class="keyword">delete</span> ast;</div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;        }</div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;        <span class="keywordflow">if</span> (module == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.parse.net&quot;</span>);</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;</div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;        <span class="keywordflow">if</span> (netname[0] != <span class="charliteral">&#39;$&#39;</span> &amp;&amp; netname[0] != <span class="charliteral">&#39;\\&#39;</span>)</div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;            netname = <span class="stringliteral">&quot;\\&quot;</span> + <a class="code" href="../../d7/d89/intersynth_8cc.html#a22e8ffa1eca5afdd4d69e86e3ecfb650">netname</a>;</div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;</div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;        <span class="keywordflow">if</span> (module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(netname) == 0) {</div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;            <span class="keywordtype">size_t</span> indices_pos = netname.size()-1;</div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;            <span class="keywordflow">if</span> (indices_pos &gt; 2 &amp;&amp; netname[indices_pos] == <span class="charliteral">&#39;]&#39;</span>)</div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;            {</div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;                indices_pos--;</div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;                <span class="keywordflow">while</span> (indices_pos &gt; 0 &amp;&amp; (<span class="charliteral">&#39;0&#39;</span> &lt;= netname[indices_pos] &amp;&amp; netname[indices_pos] &lt;= <span class="charliteral">&#39;9&#39;</span>)) indices_pos--;</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;                <span class="keywordflow">if</span> (indices_pos &gt; 0 &amp;&amp; netname[indices_pos] == <span class="charliteral">&#39;:&#39;</span>) {</div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;                    indices_pos--;</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;                    <span class="keywordflow">while</span> (indices_pos &gt; 0 &amp;&amp; (<span class="charliteral">&#39;0&#39;</span> &lt;= netname[indices_pos] &amp;&amp; netname[indices_pos] &lt;= <span class="charliteral">&#39;9&#39;</span>)) indices_pos--;</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;                }</div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;                <span class="keywordflow">if</span> (indices_pos &gt; 0 &amp;&amp; netname[indices_pos] == <span class="charliteral">&#39;[&#39;</span>) {</div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;                    indices = netname.substr(indices_pos);</div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;                    netname = netname.substr(0, indices_pos);</div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;                }</div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;            }</div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;        }</div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;</div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;        <span class="keywordflow">if</span> (module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(netname) == 0)</div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;</div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.at(netname);</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;        <span class="keywordflow">if</span> (!indices.empty()) {</div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;            std::vector&lt;std::string&gt; index_tokens;</div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;            <a class="code" href="../../d4/d08/rtlil_8cc.html#ad314d3930917a840f7c2eb6a63d220a1">sigspec_parse_split</a>(index_tokens, indices.substr(1, indices.size()-2), <span class="charliteral">&#39;:&#39;</span>);</div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;            <span class="keywordflow">if</span> (index_tokens.size() == 1) {</div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.parse.bit_sel&quot;</span>);</div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;                <span class="keywordtype">int</span> a = atoi(index_tokens.at(0).c_str());</div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;                <span class="keywordflow">if</span> (a &lt; 0 || a &gt;= wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>)</div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;                    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;                sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire, a));</div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.parse.part_sel&quot;</span>);</div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;                <span class="keywordtype">int</span> a = atoi(index_tokens.at(0).c_str());</div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;                <span class="keywordtype">int</span> b = atoi(index_tokens.at(1).c_str());</div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;                <span class="keywordflow">if</span> (a &gt; b) {</div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;                    <span class="keywordtype">int</span> tmp = a;</div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;                    a = b, b = tmp;</div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;                }</div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;                <span class="keywordflow">if</span> (a &lt; 0 || a &gt;= wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>)</div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;                    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;                <span class="keywordflow">if</span> (b &lt; 0 || b &gt;= wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>)</div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;                    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;                sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire, a, b-a+1));</div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;            }</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;        } <span class="keywordflow">else</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;            sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(wire);</div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;    }</div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;</div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html">AST::AstNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00143">ast.h:143</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="namespaceAST_html_a69f54f1f6fd93d80779b9d68654f707f"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a69f54f1f6fd93d80779b9d68654f707f">AST::get_line_num</a></div><div class="ttdeci">int(* get_line_num)()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00051">ast.cc:51</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="intersynth_8cc_html_a22e8ffa1eca5afdd4d69e86e3ecfb650"><div class="ttname"><a href="../../d7/d89/intersynth_8cc.html#a22e8ffa1eca5afdd4d69e86e3ecfb650">netname</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE static PRIVATE_NAMESPACE_BEGIN std::string netname(std::set&lt; std::string &gt; &amp;conntypes_code, std::set&lt; std::string &gt; &amp;celltypes_code, std::set&lt; std::string &gt; &amp;constcells_code, RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d89/intersynth_8cc_source.html#l00030">intersynth.cc:30</a></div></div>
<div class="ttc" id="rtlil_8cc_html_ab37efd9dc127b3fd345919ba7ff18b9c"><div class="ttname"><a href="../../d4/d08/rtlil_8cc.html#ab37efd9dc127b3fd345919ba7ff18b9c">sigspec_parse_get_dummy_line_num</a></div><div class="ttdeci">static int sigspec_parse_get_dummy_line_num()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02967">rtlil.cc:2967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_aa2bf60677f843e7b7e3371f7c46cb548"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548">VERILOG_FRONTEND::const2ast</a></div><div class="ttdeci">AST::AstNode * const2ast(std::string code, char case_type=0, bool warn_z=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d6c/const2ast_8cc_source.html#l00135">const2ast.cc:135</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_ac1cefd10b07569a7f0a4effac439bd3c"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#ac1cefd10b07569a7f0a4effac439bd3c">AST::AstNode::bits</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; bits</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00157">ast.h:157</a></div></div>
<div class="ttc" id="rtlil_8cc_html_ad314d3930917a840f7c2eb6a63d220a1"><div class="ttname"><a href="../../d4/d08/rtlil_8cc.html#ad314d3930917a840f7c2eb6a63d220a1">sigspec_parse_split</a></div><div class="ttdeci">static void sigspec_parse_split(std::vector&lt; std::string &gt; &amp;tokens, const std::string &amp;text, char sep)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02957">rtlil.cc:2957</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-64" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-64-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-64-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-64-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ac4721167843063c7011b61606225d94b_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ac4721167843063c7011b61606225d94b_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ac4721167843063c7011b61606225d94b_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ac4721167843063c7011b61606225d94b_cgraph">
<area shape="rect" id="node2" href="../../d4/d08/rtlil_8cc.html#ad314d3930917a840f7c2eb6a63d220a1" title="sigspec_parse_split" alt="" coords="227,199,365,225"/><area shape="rect" id="node3" href="../../d7/d89/intersynth_8cc.html#a22e8ffa1eca5afdd4d69e86e3ecfb650" title="netname" alt="" coords="260,519,332,545"/><area shape="rect" id="node36" href="../../d4/d08/rtlil_8cc.html#ab37efd9dc127b3fd345919ba7ff18b9c" title="sigspec_parse_get_dummy\l_line_num" alt="" coords="206,850,386,891"/><area shape="rect" id="node37" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#aa2bf60677f843e7b7e3371f7c46cb548" title="VERILOG_FRONTEND::const2ast" alt="" coords="1086,169,1309,196"/><area shape="rect" id="node46" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="871,1009,1033,1036"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="452,402,583,443"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab9002bfc0d5e7b701e1139f0081fd9f3" title="RTLIL::SigSpec::is_wire" alt="" coords="2014,300,2175,327"/><area shape="rect" id="node7" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1416,581,1488,608"/><area shape="rect" id="node14" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="2247,721,2305,748"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="477,689,557,716"/><area shape="rect" id="node31" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="446,740,589,767"/><area shape="rect" id="node32" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a60a16d8ea442b0419779996a2858c71f" title="RTLIL::SigSpec::as_int" alt="" coords="440,468,595,495"/><area shape="rect" id="node34" href="../../d3/dc3/namespaceRTLIL.html#a5caa40a54737cffe9b5856eb9deaef4b" title="RTLIL::unescape_id" alt="" coords="448,351,587,377"/><area shape="rect" id="node35" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9fbcfc56fee162a68e48091e3ea189ac" title="RTLIL::SigSpec::as_wire" alt="" coords="435,519,600,545"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="2242,379,2310,405"/><area shape="rect" id="node8" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1651,581,1730,608"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1881,519,1919,545"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="2071,519,2118,545"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1863,569,1937,596"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="2377,671,2442,697"/><area shape="rect" id="node13" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="2225,519,2327,545"/><area shape="rect" id="node12" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2491,671,2535,697"/><area shape="rect" id="node17" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="648,733,819,774"/><area shape="rect" id="node18" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1835,402,1965,443"/><area shape="rect" id="node19" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="867,733,1037,774"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="885,798,1019,839"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="871,959,1033,985"/><area shape="rect" id="node20" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="1112,791,1283,833"/><area shape="rect" id="node22" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1125,689,1270,716"/><area shape="rect" id="node23" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1151,740,1244,767"/><area shape="rect" id="node21" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1379,741,1525,782"/><area shape="rect" id="node26" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="1123,959,1271,985"/><area shape="rect" id="node27" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1423,1009,1481,1036"/><area shape="rect" id="node28" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1599,959,1782,985"/><area shape="rect" id="node29" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1614,1009,1767,1036"/><area shape="rect" id="node30" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1595,1060,1787,1087"/><area shape="rect" id="node33" href="../../d8/db7/structRTLIL_1_1Const.html#a8e25680d9c437594db63bc84906aa102" title="RTLIL::Const::as_int" alt="" coords="663,468,803,495"/><area shape="rect" id="node38" href="../../d6/d0b/namespaceMinisat.html#a8dde6eed0840d1092688c12829715cd6" title="Minisat::find" alt="" coords="1407,81,1497,108"/><area shape="rect" id="node39" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec" title="log_warning" alt="" coords="1407,249,1497,276"/><area shape="rect" id="node41" href="../../d9/d81/verilog__frontend_8h.html#a06f010946c88dbbc56b6b195e4325140" title="frontend_verilog_yyget\l_lineno" alt="" coords="1377,133,1527,174"/><area shape="rect" id="node42" href="../../db/d68/structAST_1_1AstNode.html#acfe6df17f0345b7b97509dae85cf5ccf" title="AST::AstNode::mkconst_bits" alt="" coords="1357,199,1547,225"/><area shape="rect" id="node43" href="../../d6/d6c/const2ast_8cc.html#a12266e38817d459a2821c49c93c004c7" title="my_strtobin" alt="" coords="1407,31,1497,57"/><area shape="rect" id="node40" href="../../d4/dc1/log_8cc.html#a8c4ac3fe8197c62792c0682fff3d0283" title="logv_warning" alt="" coords="1641,531,1740,557"/><area shape="rect" id="node44" href="../../d6/d6c/const2ast_8cc.html#a5612b86c0a04e582dca81464b61857f4" title="my_decimal_div_by_two" alt="" coords="1609,56,1772,83"/><area shape="rect" id="node45" href="../../d6/d6c/const2ast_8cc.html#a76403fa141169a18b5fd5daed848ac48" title="my_ilog2" alt="" coords="1654,5,1727,32"/><area shape="rect" id="node47" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="1116,1060,1279,1087"/></map>
</div>
</p>

<p><div id="dynsection-65" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-65-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-65-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-65-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ac4721167843063c7011b61606225d94b_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ac4721167843063c7011b61606225d94b_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ac4721167843063c7011b61606225d94b_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_ac4721167843063c7011b61606225d94b_icgraph">
<area shape="rect" id="node2" href="../../d5/d3c/structVlogHammerReporter.html#a8e42c3dd172604a3082dc1dbd985393a" title="VlogHammerReporter\l::VlogHammerReporter" alt="" coords="206,927,359,969"/><area shape="rect" id="node3" href="../../dd/d59/select_8cc.html#a26f615bf35bf3515c7cfa203a8b75310" title="match_attr_val" alt="" coords="229,993,337,1020"/><area shape="rect" id="node50" href="../../dc/ddc/structsetunset__t.html#afc7b2a22bb598daa8ea03c18960d179a" title="setunset_t::setunset_t" alt="" coords="207,1044,358,1071"/><area shape="rect" id="node4" href="../../dd/d59/select_8cc.html#a792dfd9d7d7905451925491d4d0c4d7d" title="match_attr" alt="" coords="409,993,493,1020"/><area shape="rect" id="node5" href="../../dd/d59/select_8cc.html#a81f7f64d2b33890e75826f483b62bc56" title="match_attr" alt="" coords="545,968,629,995"/><area shape="rect" id="node6" href="../../dd/d59/select_8cc.html#afc9731b2fa84873ffc6111cb08c9c999" title="select_stmt" alt="" coords="541,1019,632,1045"/><area shape="rect" id="node7" href="../../dd/d59/select_8cc.html#ad8ef060ac92ac3c6c33abf7c3b86b521" title="handle_extra_select_args" alt="" coords="681,993,850,1020"/><area shape="rect" id="node49" href="../../d6/d5f/structSelectPass.html#a67bcfa71a927628f651c60402b96ea57" title="SelectPass::execute" alt="" coords="695,1044,835,1071"/><area shape="rect" id="node8" href="../../d1/d96/structDesignPass.html#a9ac07b519d14764df9bfa70b4c9b049b" title="DesignPass::execute" alt="" coords="1093,5,1235,32"/><area shape="rect" id="node9" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd" title="Pass::extra_args" alt="" coords="899,993,1018,1020"/><area shape="rect" id="node48" href="../../d3/d50/structShowPass.html#af2272ecfffd9827dae43df912c2a0b7a" title="ShowPass::execute" alt="" coords="1096,1997,1232,2024"/><area shape="rect" id="node10" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="1101,56,1227,83"/><area shape="rect" id="node11" href="../../d8/dfb/structAddPass.html#a1a0fac9fc1e5a0f2c2e257cccb01b8b7" title="AddPass::execute" alt="" coords="1101,107,1227,133"/><area shape="rect" id="node12" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="1087,157,1241,184"/><area shape="rect" id="node13" href="../../d1/d12/structConnwrappersPass.html#ae9b86bde618b866ac7d9d1a11f835150" title="ConnwrappersPass::execute" alt="" coords="1071,208,1257,235"/><area shape="rect" id="node14" href="../../d5/da5/structCoverPass.html#a82814118210d823d4387900a0bb60915" title="CoverPass::execute" alt="" coords="1095,259,1233,285"/><area shape="rect" id="node15" href="../../de/d47/structDeletePass.html#a2e5a8970ad0629192d0adf3064db8f49" title="DeletePass::execute" alt="" coords="1094,309,1234,336"/><area shape="rect" id="node16" href="../../d1/d2a/structDff2dffePass.html#a20ecaddfa6d4cd68a7fdde3370211edf" title="Dff2dffePass::execute" alt="" coords="1091,360,1237,387"/><area shape="rect" id="node17" href="../../df/db3/structDfflibmapPass.html#af16f2e179efeb7ef56d6b25c3bfd3d48" title="DfflibmapPass::execute" alt="" coords="1086,411,1242,437"/><area shape="rect" id="node18" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1100,461,1228,488"/><area shape="rect" id="node19" href="../../d6/d10/structExposePass.html#ab4ab9827a8f8892ddbbff3c8c2972526" title="ExposePass::execute" alt="" coords="1091,512,1237,539"/><area shape="rect" id="node20" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="1093,563,1235,589"/><area shape="rect" id="node21" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="1089,613,1239,640"/><area shape="rect" id="node22" href="../../d0/dca/structFsmPass.html#af2da01592a33889996c2e8b1558387d0" title="FsmPass::execute" alt="" coords="1099,664,1229,691"/><area shape="rect" id="node23" href="../../d0/de1/structFsmDetectPass.html#a208f14081dbaf34e23ca30fab80b69d3" title="FsmDetectPass::execute" alt="" coords="1081,715,1247,741"/><area shape="rect" id="node24" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="1079,765,1249,792"/><area shape="rect" id="node25" href="../../da/d87/structFsmExportPass.html#a5e9f7d657fc65df02cca4a2a442cf38a" title="FsmExportPass::execute" alt="" coords="1081,816,1247,843"/><area shape="rect" id="node26" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="1079,867,1249,893"/><area shape="rect" id="node27" href="../../db/d48/structFsmInfoPass.html#a981361de33c51a920422e683d714e6e9" title="FsmInfoPass::execute" alt="" coords="1089,917,1239,944"/><area shape="rect" id="node28" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="1087,968,1241,995"/><area shape="rect" id="node29" href="../../da/d8b/structFsmOptPass.html#ab81cb998c48dd43b7580fd5dcc888d4a" title="FsmOptPass::execute" alt="" coords="1089,1019,1239,1045"/><area shape="rect" id="node30" href="../../de/da5/structFsmRecodePass.html#afcc607d92015da935a0aeaf2fa2675af" title="FsmRecodePass::execute" alt="" coords="1077,1069,1251,1096"/><area shape="rect" id="node31" href="../../d7/d1b/structHierarchyPass.html#a8aec90959b007cbe981c3c79254f37df" title="HierarchyPass::execute" alt="" coords="1085,1120,1243,1147"/><area shape="rect" id="node32" href="../../d1/d00/structHilomapPass.html#ac7f0b43d9b9d931c99b29c6197ac0c38" title="HilomapPass::execute" alt="" coords="1089,1171,1239,1197"/><area shape="rect" id="node33" href="../../d4/d40/structIopadmapPass.html#a547fc39cb9024e508fc6e215cbfca97c" title="IopadmapPass::execute" alt="" coords="1084,1221,1244,1248"/><area shape="rect" id="node34" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="1084,1272,1244,1299"/><area shape="rect" id="node35" href="../../d5/db5/structMemoryPass.html#a7714868e1ddb0623cf338c8e1427a920" title="MemoryPass::execute" alt="" coords="1089,1323,1239,1349"/><area shape="rect" id="node36" href="../../d4/ddc/structMemoryCollectPass.html#ada7b012a20ee79d89c3893e23f0686f5" title="MemoryCollectPass::\lexecute" alt="" coords="1092,1374,1236,1415"/><area shape="rect" id="node37" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="1081,1440,1247,1467"/><area shape="rect" id="node38" href="../../da/df4/structMemoryMapPass.html#a51728016b900e3e54a9b738a19501537" title="MemoryMapPass::execute" alt="" coords="1077,1491,1251,1517"/><area shape="rect" id="node39" href="../../d8/d96/structMemorySharePass.html#a2c855fea4bc78e5e5f5e4c88a4a97fc2" title="MemorySharePass::execute" alt="" coords="1073,1541,1255,1568"/><area shape="rect" id="node40" href="../../d8/d7c/structMemoryUnpackPass.html#a50becc6c3bb5186b777b22ed0a9bd122" title="MemoryUnpackPass::execute" alt="" coords="1067,1592,1261,1619"/><area shape="rect" id="node41" href="../../d1/d95/structOptPass.html#aa020149e70ec7c247066e1245edb491d" title="OptPass::execute" alt="" coords="1102,1643,1226,1669"/><area shape="rect" id="node42" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="1085,1693,1243,1720"/><area shape="rect" id="node43" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="1096,1744,1232,1771"/><area shape="rect" id="node44" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="1085,1795,1243,1821"/><area shape="rect" id="node45" href="../../d6/d82/structOptMuxtreePass.html#aa13db8e9243bff66641e575481ce32d8" title="OptMuxtreePass::execute" alt="" coords="1079,1845,1249,1872"/><area shape="rect" id="node46" href="../../d7/dff/structOptReducePass.html#ad271693b10cd6bc7a84eec399728083f" title="OptReducePass::execute" alt="" coords="1080,1896,1248,1923"/><area shape="rect" id="node47" href="../../d9/d1d/structOptRmdffPass.html#a01e1e54699bd141b12a289eadd565d43" title="OptRmdffPass::execute" alt="" coords="1085,1947,1243,1973"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2172c35e477430b9c8bef8778e9998e3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::parse_rhs </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l03078">3078</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;{</div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;    <span class="keywordflow">if</span> (str == <span class="stringliteral">&quot;0&quot;</span>) {</div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.parse.rhs_zeros&quot;</span>);</div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;        sig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>, lhs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    }</div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;    <span class="keywordflow">if</span> (str == <span class="stringliteral">&quot;~0&quot;</span>) {</div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.parse.rhs_ones&quot;</span>);</div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;        sig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>, lhs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;    }</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;    <span class="keywordflow">if</span> (lhs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.size() == 1) {</div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;        <span class="keywordtype">char</span> *p = (<span class="keywordtype">char</span>*)str.c_str(), *endptr;</div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;        <span class="keywordtype">long</span> <span class="keywordtype">int</span> val = strtol(p, &amp;endptr, 10);</div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;        <span class="keywordflow">if</span> (endptr &amp;&amp; endptr != p &amp;&amp; *endptr == 0) {</div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;            sig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(val, lhs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.parse.rhs_dec&quot;</span>);</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;        }</div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;    }</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b">parse</a>(sig, module, str);</div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac4721167843063c7011b61606225d94b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b">RTLIL::SigSpec::parse</a></div><div class="ttdeci">static bool parse(RTLIL::SigSpec &amp;sig, RTLIL::Module *module, std::string str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02972">rtlil.cc:2972</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-66" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-66-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-66-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-66-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a2172c35e477430b9c8bef8778e9998e3_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a2172c35e477430b9c8bef8778e9998e3_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a2172c35e477430b9c8bef8778e9998e3_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a2172c35e477430b9c8bef8778e9998e3_icgraph">
<area shape="rect" id="node2" href="../../d1/d1c/structConnectPass.html#a331bc1f75364895841e5e309a0dbf90b" title="ConnectPass::execute" alt="" coords="234,5,385,32"/><area shape="rect" id="node3" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="245,56,373,83"/><area shape="rect" id="node4" href="../../dd/d09/structSatHelper.html#a206258b086e2416336e4b5b51a37e3b5" title="SatHelper::setup_init" alt="" coords="238,107,381,133"/><area shape="rect" id="node6" href="../../dd/d09/structSatHelper.html#a242e51e5dd92b8c47d2fb2b13e18d2bc" title="SatHelper::setup" alt="" coords="250,157,369,184"/><area shape="rect" id="node7" href="../../dd/d09/structSatHelper.html#a347c41bfc786a34498814a1b9d4b4e67" title="SatHelper::setup_proof" alt="" coords="232,208,387,235"/><area shape="rect" id="node5" href="../../d1/d50/structSatPass.html#ad8ce95c20717d3b0bff448f36bf26d21" title="SatPass::execute" alt="" coords="435,157,557,184"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad041bb3f98a0ffe1fba49078721ba635"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RTLIL::SigSpec::parse_sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>str</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l03058">3058</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;{</div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;    <span class="keywordflow">if</span> (str.empty() || str[0] != <span class="charliteral">&#39;@&#39;</span>)</div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b">parse</a>(sig, module, str);</div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.parse.sel&quot;</span>);</div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;</div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;    str = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a1a05b7e070f403880a1affd56d62b872">RTLIL::escape_id</a>(str.substr(1));</div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;    <span class="keywordflow">if</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#ac7579c520fce681edc9b171653d109f3">selection_vars</a>.count(str) == 0)</div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;    sig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>();</div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;    <a class="code" href="../../d2/dd8/structRTLIL_1_1Selection.html">RTLIL::Selection</a> &amp;sel = design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#ac7579c520fce681edc9b171653d109f3">selection_vars</a>.at(str);</div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;        <span class="keywordflow">if</span> (sel.<a class="code" href="../../d2/dd8/structRTLIL_1_1Selection.html#ac3016eef32dcb2ab081864618af2597b">selected_member</a>(module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, it.first))</div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;            sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(it.second);</div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1Selection_html_ac3016eef32dcb2ab081864618af2597b"><div class="ttname"><a href="../../d2/dd8/structRTLIL_1_1Selection.html#ac3016eef32dcb2ab081864618af2597b">RTLIL::Selection::selected_member</a></div><div class="ttdeci">bool selected_member(RTLIL::IdString mod_name, RTLIL::IdString memb_name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00168">rtlil.cc:168</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a1a05b7e070f403880a1affd56d62b872"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a1a05b7e070f403880a1affd56d62b872">RTLIL::escape_id</a></div><div class="ttdeci">static std::string escape_id(std::string str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00251">rtlil.h:251</a></div></div>
<div class="ttc" id="structRTLIL_1_1Selection_html"><div class="ttname"><a href="../../d2/dd8/structRTLIL_1_1Selection.html">RTLIL::Selection</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00460">rtlil.h:460</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_ac7579c520fce681edc9b171653d109f3"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#ac7579c520fce681edc9b171653d109f3">RTLIL::Design::selection_vars</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Selection &gt; selection_vars</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00510">rtlil.h:510</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac4721167843063c7011b61606225d94b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b">RTLIL::SigSpec::parse</a></div><div class="ttdeci">static bool parse(RTLIL::SigSpec &amp;sig, RTLIL::Module *module, std::string str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02972">rtlil.cc:2972</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-67" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-67-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-67-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-67-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ad041bb3f98a0ffe1fba49078721ba635_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ad041bb3f98a0ffe1fba49078721ba635_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ad041bb3f98a0ffe1fba49078721ba635_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ad041bb3f98a0ffe1fba49078721ba635_cgraph">
<area shape="rect" id="node2" href="../../d3/dc3/namespaceRTLIL.html#a1a05b7e070f403880a1affd56d62b872" title="RTLIL::escape_id" alt="" coords="255,5,379,32"/><area shape="rect" id="node3" href="../../d2/dd8/structRTLIL_1_1Selection.html#ac3016eef32dcb2ab081864618af2597b" title="RTLIL::Selection::selected\l_member" alt="" coords="230,57,405,98"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="236,123,399,149"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="453,72,616,99"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="461,123,609,149"/><area shape="rect" id="node7" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="665,148,722,175"/><area shape="rect" id="node8" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="775,97,958,124"/><area shape="rect" id="node9" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="790,148,943,175"/><area shape="rect" id="node10" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="771,199,963,225"/></map>
</div>
</p>

<p><div id="dynsection-68" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-68-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-68-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-68-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ad041bb3f98a0ffe1fba49078721ba635_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ad041bb3f98a0ffe1fba49078721ba635_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ad041bb3f98a0ffe1fba49078721ba635_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_ad041bb3f98a0ffe1fba49078721ba635_icgraph">
<area shape="rect" id="node2" href="../../d1/d1c/structConnectPass.html#a331bc1f75364895841e5e309a0dbf90b" title="ConnectPass::execute" alt="" coords="231,5,382,32"/><area shape="rect" id="node3" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="243,56,371,83"/><area shape="rect" id="node4" href="../../dd/d09/structSatHelper.html#a206258b086e2416336e4b5b51a37e3b5" title="SatHelper::setup_init" alt="" coords="235,107,378,133"/><area shape="rect" id="node6" href="../../dd/d09/structSatHelper.html#a242e51e5dd92b8c47d2fb2b13e18d2bc" title="SatHelper::setup" alt="" coords="247,157,366,184"/><area shape="rect" id="node7" href="../../dd/d09/structSatHelper.html#a347c41bfc786a34498814a1b9d4b4e67" title="SatHelper::setup_proof" alt="" coords="229,208,384,235"/><area shape="rect" id="node8" href="../../dd/d09/structSatHelper.html#aec53ebe23a471f4c226a6e84e5d25317" title="SatHelper::generate\l_model" alt="" coords="239,259,375,301"/><area shape="rect" id="node5" href="../../d1/d50/structSatPass.html#ad8ce95c20717d3b0bff448f36bf26d21" title="SatPass::execute" alt="" coords="432,183,555,209"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7197cc36be68abb4c3491bebde97290d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::remove </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>pattern</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02342">2342</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;{</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">remove2</a>(pattern, <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4f5240fe1a07a5b0eb69d59403250bff"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">RTLIL::SigSpec::remove2</a></div><div class="ttdeci">void remove2(const RTLIL::SigSpec &amp;pattern, RTLIL::SigSpec *other)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02353">rtlil.cc:2353</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-69" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-69-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-69-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-69-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a7197cc36be68abb4c3491bebde97290d_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a7197cc36be68abb4c3491bebde97290d_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a7197cc36be68abb4c3491bebde97290d_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a7197cc36be68abb4c3491bebde97290d_icgraph">
<area shape="rect" id="node2" href="../../dc/db8/structAlumaccWorker.html#a759b36b13526957a270a56e00833ff96" title="AlumaccWorker::macc\l_to_alu" alt="" coords="225,5,377,46"/><area shape="rect" id="node5" href="../../d5/d3f/structFsmExpand.html#a318d209702f0885841d29b2b664aebff" title="FsmExpand::is_cell\l_merge_candidate" alt="" coords="235,70,368,111"/><area shape="rect" id="node9" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="256,136,347,163"/><area shape="rect" id="node11" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="221,187,381,229"/><area shape="rect" id="node13" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="230,253,373,294"/><area shape="rect" id="node14" href="../../d8/d65/structFsmOpt.html#aa14f76d26c9901a72e11c19b376e8467" title="FsmOpt::opt_alias_inputs" alt="" coords="217,319,386,345"/><area shape="rect" id="node15" href="../../d8/d65/structFsmOpt.html#ac37549696718ccf7609d0b17b2708279" title="FsmOpt::opt_feedback\l_inputs" alt="" coords="225,370,378,411"/><area shape="rect" id="node16" href="../../d9/d7c/proc__mux_8cc.html#a966c925c2142aba1bc6492d9a5e3cdf3" title="gen_cmp" alt="" coords="264,436,339,463"/><area shape="rect" id="node22" href="../../dd/d09/structSatHelper.html#a206258b086e2416336e4b5b51a37e3b5" title="SatHelper::setup_init" alt="" coords="230,487,373,513"/><area shape="rect" id="node24" href="../../df/d0e/structWreduceWorker.html#a22479847d0f75d9fd294202a685316d9" title="WreduceWorker::run\l_reduce_inport" alt="" coords="232,538,371,579"/><area shape="rect" id="node25" href="../../df/d0e/structWreduceWorker.html#a29e390d5d3660e6dc7976f18e0caefd3" title="WreduceWorker::run_cell" alt="" coords="219,604,384,631"/><area shape="rect" id="node3" href="../../dc/db8/structAlumaccWorker.html#a5375d1f3072e76cebee7cf9ce19738e0" title="AlumaccWorker::run" alt="" coords="468,12,607,39"/><area shape="rect" id="node4" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="688,12,843,39"/><area shape="rect" id="node6" href="../../d5/d3f/structFsmExpand.html#ac341f53d8b25330cbe37ced7a8246db3" title="FsmExpand::create_current_set" alt="" coords="435,77,639,104"/><area shape="rect" id="node7" href="../../d5/d3f/structFsmExpand.html#a9a250621fe7efa0486d5f0fb0958bb75" title="FsmExpand::execute" alt="" coords="695,77,836,104"/><area shape="rect" id="node8" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="891,77,1061,104"/><area shape="rect" id="node10" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="453,136,622,163"/><area shape="rect" id="node12" href="../../d8/d65/structFsmOpt.html#a9a542b63033bada48952dc1b2c7651e3" title="FsmOpt::FsmOpt" alt="" coords="476,289,599,316"/><area shape="rect" id="node17" href="../../d9/d7c/proc__mux_8cc.html#ae856df0565565ec0c0894d7282e16e40" title="gen_mux" alt="" coords="500,385,575,412"/><area shape="rect" id="node21" href="../../d9/d7c/proc__mux_8cc.html#a28ae559415b1f9a4779d2e8150fde261" title="append_pmux" alt="" coords="486,436,589,463"/><area shape="rect" id="node18" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf" title="signal_to_mux_tree" alt="" coords="698,411,833,437"/><area shape="rect" id="node19" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c" title="proc_mux" alt="" coords="937,411,1015,437"/><area shape="rect" id="node20" href="../../d2/dc4/structProcMuxPass.html#a832093ae3222dc04e123893ea2f63232" title="ProcMuxPass::execute" alt="" coords="1109,411,1264,437"/><area shape="rect" id="node23" href="../../d1/d50/structSatPass.html#ad8ce95c20717d3b0bff448f36bf26d21" title="SatPass::execute" alt="" coords="476,487,599,513"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a509e850a3c94a4ba8b795ad2435fc3ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::remove </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *&#160;</td>
          <td class="paramname"><em>other</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02347">2347</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;{</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> tmp = *<span class="keyword">this</span>;</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;    tmp.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">remove2</a>(pattern, other);</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4f5240fe1a07a5b0eb69d59403250bff"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">RTLIL::SigSpec::remove2</a></div><div class="ttdeci">void remove2(const RTLIL::SigSpec &amp;pattern, RTLIL::SigSpec *other)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02353">rtlil.cc:2353</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-70" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-70-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-70-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-70-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a509e850a3c94a4ba8b795ad2435fc3ae_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a509e850a3c94a4ba8b795ad2435fc3ae_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a509e850a3c94a4ba8b795ad2435fc3ae_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a509e850a3c94a4ba8b795ad2435fc3ae_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff" title="RTLIL::SigSpec::remove2" alt="" coords="216,12,387,39"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="435,5,565,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab699a155f7b9432a0727f9228b09646f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::remove </td>
          <td>(</td>
          <td class="paramtype">const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>pattern</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02359">2359</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;{</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">remove2</a>(pattern, <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4f5240fe1a07a5b0eb69d59403250bff"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">RTLIL::SigSpec::remove2</a></div><div class="ttdeci">void remove2(const RTLIL::SigSpec &amp;pattern, RTLIL::SigSpec *other)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02353">rtlil.cc:2353</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a55a1e6ada683b3283cc2454f7dd2d1d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::remove </td>
          <td>(</td>
          <td class="paramtype">const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *&#160;</td>
          <td class="paramname"><em>other</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02364">2364</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;{</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> tmp = *<span class="keyword">this</span>;</div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;    tmp.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">remove2</a>(pattern, other);</div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4f5240fe1a07a5b0eb69d59403250bff"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">RTLIL::SigSpec::remove2</a></div><div class="ttdeci">void remove2(const RTLIL::SigSpec &amp;pattern, RTLIL::SigSpec *other)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02353">rtlil.cc:2353</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-71" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-71-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-71-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-71-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a55a1e6ada683b3283cc2454f7dd2d1d9_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a55a1e6ada683b3283cc2454f7dd2d1d9_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a55a1e6ada683b3283cc2454f7dd2d1d9_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a55a1e6ada683b3283cc2454f7dd2d1d9_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff" title="RTLIL::SigSpec::remove2" alt="" coords="216,12,387,39"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="435,5,565,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa53082b245dd9bfaf715319d2ebfffe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::remove </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>length</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02500">2500</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;{</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.remove_pos&quot;</span>);</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(offset &gt;= 0);</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(length &gt;= 0);</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(offset + length &lt;= <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.erase(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.begin() + offset, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.begin() + offset + length);</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.size();</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-72" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-72-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-72-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-72-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aa53082b245dd9bfaf715319d2ebfffe0_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aa53082b245dd9bfaf715319d2ebfffe0_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aa53082b245dd9bfaf715319d2ebfffe0_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_aa53082b245dd9bfaf715319d2ebfffe0_cgraph">
<area shape="rect" id="node2" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="217,56,274,83"/><area shape="rect" id="node3" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="327,5,510,32"/><area shape="rect" id="node4" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="342,56,495,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="323,107,515,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a4f5240fe1a07a5b0eb69d59403250bff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::remove2 </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *&#160;</td>
          <td class="paramname"><em>other</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02353">2353</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;{</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    std::set&lt;RTLIL::SigBit&gt; pattern_bits = pattern.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">to_sigbit_set</a>();</div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">remove2</a>(pattern_bits, other);</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a5dc7b683a05092e03e524ec50395b737"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">RTLIL::SigSpec::to_sigbit_set</a></div><div class="ttdeci">std::set&lt; RTLIL::SigBit &gt; to_sigbit_set() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02909">rtlil.cc:2909</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4f5240fe1a07a5b0eb69d59403250bff"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">RTLIL::SigSpec::remove2</a></div><div class="ttdeci">void remove2(const RTLIL::SigSpec &amp;pattern, RTLIL::SigSpec *other)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02353">rtlil.cc:2353</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-73" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-73-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-73-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-73-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a4f5240fe1a07a5b0eb69d59403250bff_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a4f5240fe1a07a5b0eb69d59403250bff_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a4f5240fe1a07a5b0eb69d59403250bff_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a4f5240fe1a07a5b0eb69d59403250bff_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="224,5,355,46"/></map>
</div>
</p>

<p><div id="dynsection-74" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-74-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-74-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-74-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a4f5240fe1a07a5b0eb69d59403250bff_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a4f5240fe1a07a5b0eb69d59403250bff_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a4f5240fe1a07a5b0eb69d59403250bff_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a4f5240fe1a07a5b0eb69d59403250bff_icgraph">
<area shape="rect" id="node2" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d" title="AST_INTERNAL::ProcessGenerator\l::addChunkActions" alt="" coords="224,5,456,46"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a509e850a3c94a4ba8b795ad2435fc3ae" title="RTLIL::SigSpec::remove" alt="" coords="259,71,421,97"/><area shape="rect" id="node4" href="../../dd/d09/structSatHelper.html#a206258b086e2416336e4b5b51a37e3b5" title="SatHelper::setup_init" alt="" coords="269,121,411,148"/><area shape="rect" id="node6" href="../../dd/d09/structSatHelper.html#a242e51e5dd92b8c47d2fb2b13e18d2bc" title="SatHelper::setup" alt="" coords="281,172,399,199"/><area shape="rect" id="node5" href="../../d1/d50/structSatPass.html#ad8ce95c20717d3b0bff448f36bf26d21" title="SatPass::execute" alt="" coords="504,147,627,173"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae455e76061425338fae9689380f4e77c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::remove2 </td>
          <td>(</td>
          <td class="paramtype">const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *&#160;</td>
          <td class="paramname"><em>other</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02370">2370</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;{</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="keywordflow">if</span> (other)</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.remove_other&quot;</span>);</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.remove&quot;</span>);</div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;</div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;    <span class="keywordflow">if</span> (other != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> == other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;        other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    }</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;    std::vector&lt;RTLIL::SigBit&gt; new_bits, new_other_bits;</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    new_bits.resize(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>));</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;    <span class="keywordflow">if</span> (other != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;        new_other_bits.resize(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>));</div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;</div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;    <span class="keywordtype">int</span> k = 0;</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>); i++) {</div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i].wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> &amp;&amp; pattern.count(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i]))</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;        <span class="keywordflow">if</span> (other != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;            new_other_bits[k] = other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i];</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;        new_bits[k++] = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i];</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;    }</div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;    new_bits.resize(k);</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;    <span class="keywordflow">if</span> (other != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;        new_other_bits.resize(k);</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.swap(new_bits);</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>);</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;    <span class="keywordflow">if</span> (other != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;        other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.swap(new_other_bits);</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;        other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>);</div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;    }</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-75" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-75-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-75-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-75-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ae455e76061425338fae9689380f4e77c_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ae455e76061425338fae9689380f4e77c_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ae455e76061425338fae9689380f4e77c_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ae455e76061425338fae9689380f4e77c_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="224,5,387,32"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="271,56,339,83"/><area shape="rect" id="node4" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="277,107,334,133"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="439,56,622,83"/><area shape="rect" id="node6" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="454,107,607,133"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="435,157,627,184"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a72cb468d2f0bb654a833263a6d828732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::remove_const </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02464">2464</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;{</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">packed</a>())</div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    {</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.remove_const.packed&quot;</span>);</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;        std::vector&lt;RTLIL::SigChunk&gt; new_chunks;</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;        new_chunks.reserve(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>));</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = 0;</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;chunk : <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>)</div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;            <span class="keywordflow">if</span> (chunk.wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;                new_chunks.push_back(chunk);</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> += chunk.width;</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;            }</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;        chunks_.swap(new_chunks);</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    }</div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    {</div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.remove_const.unpacked&quot;</span>);</div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; new_bits;</div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;        new_bits.reserve(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>)</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;            <span class="keywordflow">if</span> (bit.wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;                new_bits.push_back(bit);</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;        bits_.swap(new_bits);</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> = bits_.size();</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;    }</div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;</div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9d9fae8fc6b1b07caff1a9dc5a45a1ec"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec">RTLIL::SigSpec::packed</a></div><div class="ttdeci">bool packed() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00973">rtlil.h:973</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-76" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-76-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-76-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-76-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a72cb468d2f0bb654a833263a6d828732_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a72cb468d2f0bb654a833263a6d828732_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a72cb468d2f0bb654a833263a6d828732_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a72cb468d2f0bb654a833263a6d828732_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="217,5,285,32"/><area shape="rect" id="node3" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="222,56,279,83"/><area shape="rect" id="node4" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="338,5,521,32"/><area shape="rect" id="node5" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="353,56,506,83"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="333,107,525,133"/></map>
</div>
</p>

<p><div id="dynsection-77" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-77-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-77-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-77-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a72cb468d2f0bb654a833263a6d828732_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a72cb468d2f0bb654a833263a6d828732_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a72cb468d2f0bb654a833263a6d828732_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a72cb468d2f0bb654a833263a6d828732_icgraph">
<area shape="rect" id="node2" href="../../d5/d3f/structFsmExpand.html#a318d209702f0885841d29b2b664aebff" title="FsmExpand::is_cell\l_merge_candidate" alt="" coords="236,5,369,46"/><area shape="rect" id="node6" href="../../d5/d3f/structFsmExpand.html#aed190aa8264bb89766d8fa2a8e137326" title="FsmExpand::merge_cell\l_into_fsm" alt="" coords="223,70,382,111"/><area shape="rect" id="node7" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="234,136,371,163"/><area shape="rect" id="node9" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="216,187,389,229"/><area shape="rect" id="node3" href="../../d5/d3f/structFsmExpand.html#ac341f53d8b25330cbe37ced7a8246db3" title="FsmExpand::create_current_set" alt="" coords="438,16,642,43"/><area shape="rect" id="node4" href="../../d5/d3f/structFsmExpand.html#a9a250621fe7efa0486d5f0fb0958bb75" title="FsmExpand::execute" alt="" coords="691,44,832,71"/><area shape="rect" id="node5" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="880,44,1051,71"/><area shape="rect" id="node8" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="461,136,619,163"/><area shape="rect" id="node10" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="461,191,619,217"/><area shape="rect" id="node11" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="469,241,611,268"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5fb2e04aaabb6e71aefc97e41579ba80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> RTLIL::SigSpec::repeat </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>num</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02631">2631</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;{</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.repeat&quot;</span>);</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig;</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; num; i++)</div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;        sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(*<span class="keyword">this</span>);</div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;    <span class="keywordflow">return</span> sig;</div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-78" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-78-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-78-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-78-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a5fb2e04aaabb6e71aefc97e41579ba80_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a5fb2e04aaabb6e71aefc97e41579ba80_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a5fb2e04aaabb6e71aefc97e41579ba80_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a5fb2e04aaabb6e71aefc97e41579ba80_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="211,56,373,83"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="421,5,584,32"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="429,56,577,83"/><area shape="rect" id="node5" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="633,81,690,108"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="743,31,926,57"/><area shape="rect" id="node7" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="758,81,911,108"/><area shape="rect" id="node8" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="739,132,931,159"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a3fb735f158100bae38e6359f80ca09cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::replace </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>with</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02297">2297</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;{</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(pattern, with, <span class="keyword">this</span>);</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-79" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-79-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-79-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-79-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a3fb735f158100bae38e6359f80ca09cd_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a3fb735f158100bae38e6359f80ca09cd_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a3fb735f158100bae38e6359f80ca09cd_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a3fb735f158100bae38e6359f80ca09cd_cgraph">
<area shape="rect" id="node2" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="216,259,280,285"/><area shape="rect" id="node3" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="331,5,487,32"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="380,56,439,83"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="337,107,482,133"/><area shape="rect" id="node8" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="360,157,459,184"/><area shape="rect" id="node9" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="342,208,477,235"/><area shape="rect" id="node10" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="328,259,491,285"/><area shape="rect" id="node11" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="365,309,453,336"/><area shape="rect" id="node12" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="338,360,481,387"/><area shape="rect" id="node13" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="366,411,453,437"/><area shape="rect" id="node14" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="342,461,477,488"/><area shape="rect" id="node15" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="331,512,487,539"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="539,56,605,83"/><area shape="rect" id="node6" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="654,56,698,83"/></map>
</div>
</p>

<p><div id="dynsection-80" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-80-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-80-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-80-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a3fb735f158100bae38e6359f80ca09cd_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a3fb735f158100bae38e6359f80ca09cd_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a3fb735f158100bae38e6359f80ca09cd_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a3fb735f158100bae38e6359f80ca09cd_icgraph">
<area shape="rect" id="node2" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="259,5,405,46"/><area shape="rect" id="node4" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="300,71,364,97"/><area shape="rect" id="node6" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="289,121,375,148"/><area shape="rect" id="node7" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="556,147,647,173"/><area shape="rect" id="node9" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="294,223,370,249"/><area shape="rect" id="node11" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aeca6e53492177dbf9a05261496acc91f" title="AST_INTERNAL::ProcessGenerator\l::processAst" alt="" coords="216,274,448,315"/><area shape="rect" id="node12" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="247,340,417,367"/><area shape="rect" id="node17" href="../../d9/d92/memory__dff_8cc.html#a003c067380b6b163c1cb8d7b8f8bcb33" title="normalize_sig" alt="" coords="281,391,383,417"/><area shape="rect" id="node23" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f" title="disconnect_dff" alt="" coords="548,420,655,447"/><area shape="rect" id="node24" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="229,492,435,519"/><area shape="rect" id="node26" href="../../d2/db8/structMemoryShareWorker.html#a51f09b1a0f77dae6b85da3438d694ffa" title="MemoryShareWorker::\lfind_data_feedback" alt="" coords="257,543,407,585"/><area shape="rect" id="node29" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="521,602,682,643"/><area shape="rect" id="node30" href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2" title="apply_const" alt="" coords="287,661,377,688"/><area shape="rect" id="node33" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="298,716,366,743"/><area shape="rect" id="node35" href="../../d5/dc1/proc__init_8cc.html#a96b759a5ae6244d2ee9797bedd6352c8" title="proc_get_const" alt="" coords="277,768,387,795"/><area shape="rect" id="node38" href="../../d9/d7c/proc__mux_8cc.html#abea9041331def8ea15d0563b2c366fbf" title="signal_to_mux_tree" alt="" coords="265,820,399,847"/><area shape="rect" id="node3" href="../../d1/d12/structConnwrappersPass.html#ae9b86bde618b866ac7d9d1a11f835150" title="ConnwrappersPass::execute" alt="" coords="508,12,695,39"/><area shape="rect" id="node5" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="530,71,673,97"/><area shape="rect" id="node8" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="755,147,925,173"/><area shape="rect" id="node10" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="524,223,679,249"/><area shape="rect" id="node13" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="543,319,660,345"/><area shape="rect" id="node14" href="../../d4/dd1/namespaceAST.html#a00d03a3b449399745cee766910ff8fe4" title="AST::process" alt="" coords="790,268,890,295"/><area shape="rect" id="node16" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="761,319,919,345"/><area shape="rect" id="node15" href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0" title="VerilogFrontend::execute" alt="" coords="974,268,1138,295"/><area shape="rect" id="node18" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d" title="find_sig_before_dff" alt="" coords="536,369,667,396"/><area shape="rect" id="node19" href="../../d9/d92/memory__dff_8cc.html#aa2e5200e96dad9d69b26b0a1f1802ffc" title="handle_wr_cell" alt="" coords="786,369,894,396"/><area shape="rect" id="node22" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85" title="handle_rd_cell" alt="" coords="787,420,893,447"/><area shape="rect" id="node20" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="1001,395,1111,421"/><area shape="rect" id="node21" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="1187,395,1352,421"/><area shape="rect" id="node25" href="../../d8/d73/structMemoryMapWorker.html#a9e8d8d6b08f743ed90d2c85b7a8024f4" title="MemoryMapWorker::MemoryMap\lWorker" alt="" coords="496,471,707,513"/><area shape="rect" id="node27" href="../../d2/db8/structMemoryShareWorker.html#a45f24a6ff725607c2464c3619e32cab2" title="MemoryShareWorker::\ltranslate_rd_feedback_to_en" alt="" coords="507,537,696,578"/><area shape="rect" id="node28" href="../../d2/db8/structMemoryShareWorker.html#a5717b648835e9b27ba3a3ee9c4401307" title="MemoryShareWorker::\lMemoryShareWorker" alt="" coords="765,569,915,610"/><area shape="rect" id="node31" href="../../dd/dbd/proc__arst_8cc.html#a833547f7e18b003d817264fb2d86c66a" title="proc_arst" alt="" coords="563,668,639,695"/><area shape="rect" id="node32" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="763,668,917,695"/><area shape="rect" id="node34" href="../../d3/d28/structProcDffPass.html#a08d6802cd3be4abacea94953a04b9ce9" title="ProcDffPass::execute" alt="" coords="528,719,675,745"/><area shape="rect" id="node36" href="../../d5/dc1/proc__init_8cc.html#ac19f896f4c206f0ea9905aea39ac9fdb" title="proc_init" alt="" coords="566,769,637,796"/><area shape="rect" id="node37" href="../../df/d44/structProcInitPass.html#ae42e9064ec712606173d2de12addd6b6" title="ProcInitPass::execute" alt="" coords="766,769,914,796"/><area shape="rect" id="node39" href="../../d9/d7c/proc__mux_8cc.html#af041294116a325134e28dd17a8671f9c" title="proc_mux" alt="" coords="562,820,641,847"/><area shape="rect" id="node40" href="../../d2/dc4/structProcMuxPass.html#a832093ae3222dc04e123893ea2f63232" title="ProcMuxPass::execute" alt="" coords="763,820,917,847"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab2e4eb93ea1a62a451b6074e9eca4f1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::replace </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>with</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *&#160;</td>
          <td class="paramname"><em>other</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02302">2302</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;{</div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(pattern.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> == with.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;    pattern.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;    with.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;    std::map&lt;RTLIL::SigBit, RTLIL::SigBit&gt; rules;</div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(pattern.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>); i++)</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;        <span class="keywordflow">if</span> (pattern.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i].wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;            rules[pattern.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i]] = with.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i];</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(rules, other);</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-81" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-81-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-81-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-81-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ab2e4eb93ea1a62a451b6074e9eca4f1f_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ab2e4eb93ea1a62a451b6074e9eca4f1f_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ab2e4eb93ea1a62a451b6074e9eca4f1f_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ab2e4eb93ea1a62a451b6074e9eca4f1f_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="216,208,379,235"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="263,259,331,285"/><area shape="rect" id="node4" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="265,309,329,336"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="430,5,586,32"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="479,56,537,83"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="435,107,581,133"/><area shape="rect" id="node10" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="459,157,557,184"/><area shape="rect" id="node11" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="441,208,575,235"/><area shape="rect" id="node12" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="427,259,589,285"/><area shape="rect" id="node13" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="464,309,552,336"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="437,360,579,387"/><area shape="rect" id="node15" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="465,411,551,437"/><area shape="rect" id="node16" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="441,461,575,488"/><area shape="rect" id="node17" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="427,512,589,539"/><area shape="rect" id="node18" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="430,563,586,589"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="638,56,703,83"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="753,56,797,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a680e901b0a2555f43ba58bb30d96a986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::replace </td>
          <td>(</td>
          <td class="paramtype">const std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>rules</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02318">2318</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;{</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(rules, <span class="keyword">this</span>);</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-82" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-82-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-82-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-82-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a680e901b0a2555f43ba58bb30d96a986_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a680e901b0a2555f43ba58bb30d96a986_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a680e901b0a2555f43ba58bb30d96a986_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a680e901b0a2555f43ba58bb30d96a986_cgraph">
<area shape="rect" id="node2" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="216,309,280,336"/><area shape="rect" id="node3" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="331,5,487,32"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="380,56,439,83"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="337,107,482,133"/><area shape="rect" id="node8" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="360,157,459,184"/><area shape="rect" id="node9" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="342,208,477,235"/><area shape="rect" id="node10" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="328,259,491,285"/><area shape="rect" id="node11" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="365,309,453,336"/><area shape="rect" id="node12" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="338,360,481,387"/><area shape="rect" id="node13" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="366,411,453,437"/><area shape="rect" id="node14" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="342,461,477,488"/><area shape="rect" id="node15" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="328,512,491,539"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="331,563,487,589"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="539,56,605,83"/><area shape="rect" id="node6" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="654,56,698,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae72e59158587f3ab7669952a214dff9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::replace </td>
          <td>(</td>
          <td class="paramtype">const std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>rules</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *&#160;</td>
          <td class="paramname"><em>other</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02323">2323</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;{</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.replace&quot;</span>);</div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;</div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(other != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> == other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;</div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>); i++) {</div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;        <span class="keyword">auto</span> it = rules.find(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i]);</div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;        <span class="keywordflow">if</span> (it != rules.end())</div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;            other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i] = it-&gt;second;</div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;    }</div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;</div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    other-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-83" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-83-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-83-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-83-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ae72e59158587f3ab7669952a214dff9e_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ae72e59158587f3ab7669952a214dff9e_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ae72e59158587f3ab7669952a214dff9e_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_ae72e59158587f3ab7669952a214dff9e_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="216,5,379,32"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="427,81,495,108"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46" title="RTLIL::SigSpec::check" alt="" coords="220,107,375,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5ddbf74995ae4c6e4e1bbc7790a66cd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::replace </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>with</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02447">2447</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;{</div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.replace_pos&quot;</span>);</div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;</div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;    with.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(offset &gt;= 0);</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(with.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &gt;= 0);</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(offset+with.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> &lt;= <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; with.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>; i++)</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.at(offset + i) = with.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.at(i);</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">check</a>();</div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a6ac633d076d455844da0087e13e33c46"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a6ac633d076d455844da0087e13e33c46">RTLIL::SigSpec::check</a></div><div class="ttdeci">void check() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02642">rtlil.cc:2642</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-84" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-84-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-84-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-84-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a5ddbf74995ae4c6e4e1bbc7790a66cd5_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a5ddbf74995ae4c6e4e1bbc7790a66cd5_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a5ddbf74995ae4c6e4e1bbc7790a66cd5_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a5ddbf74995ae4c6e4e1bbc7790a66cd5_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="216,5,379,32"/><area shape="rect" id="node3" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="269,56,326,83"/><area shape="rect" id="node4" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="431,5,614,32"/><area shape="rect" id="node5" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="446,56,599,83"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="427,107,619,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9a085a75d9ede59180209a69cbff8abc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int RTLIL::SigSpec::size </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l01019">1019</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>; }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa6541e0f694eab6b424023378ad92423"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::sort </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02284">2284</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;{</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.sort&quot;</span>);</div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    <a class="code" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">std::sort</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.begin(), <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.end());</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="namespaceMinisat_html_a1810c0444f62172970ee3ca403ec5882"><div class="ttname"><a href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">Minisat::sort</a></div><div class="ttdeci">void sort(T *array, int size, LessThan lt)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d87/Sort_8h_source.html#l00057">Sort.h:57</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-85" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-85-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-85-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-85-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aa6541e0f694eab6b424023378ad92423_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aa6541e0f694eab6b424023378ad92423_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aa6541e0f694eab6b424023378ad92423_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_aa6541e0f694eab6b424023378ad92423_cgraph">
<area shape="rect" id="node2" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="198,5,290,32"/><area shape="rect" id="node3" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="339,5,485,32"/></map>
</div>
</p>

<p><div id="dynsection-86" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-86-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-86-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-86-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aa6541e0f694eab6b424023378ad92423_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aa6541e0f694eab6b424023378ad92423_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aa6541e0f694eab6b424023378ad92423_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_aa6541e0f694eab6b424023378ad92423_icgraph">
<area shape="rect" id="node2" href="../../de/d01/structOptShareWorker.html#a18ef13aca78aa99402f92e9c002afdbb" title="OptShareWorker::compare\l_cell_parameters_and_connections" alt="" coords="197,5,424,46"/><area shape="rect" id="node3" href="../../de/d01/structOptShareWorker.html#af41b430f4805e58ee199c35b82d4c35d" title="OptShareWorker::compare\l_cells" alt="" coords="473,5,647,46"/><area shape="rect" id="node4" href="../../d0/d0a/structOptShareWorker_1_1CompareCells.html#ab947be43ee16fecdff360f2c213bf4e7" title="OptShareWorker::CompareCells\l::operator()" alt="" coords="696,5,901,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2cb755aa8d61546cf354c72766678992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::sort_and_unify </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02291">2291</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;{</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.sort_and_unify&quot;</span>);</div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    *<span class="keyword">this</span> = this-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">to_sigbit_set</a>();</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a5dc7b683a05092e03e524ec50395b737"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">RTLIL::SigSpec::to_sigbit_set</a></div><div class="ttdeci">std::set&lt; RTLIL::SigBit &gt; to_sigbit_set() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02909">rtlil.cc:2909</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-87" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-87-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-87-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-87-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a2cb755aa8d61546cf354c72766678992_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a2cb755aa8d61546cf354c72766678992_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a2cb755aa8d61546cf354c72766678992_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a2cb755aa8d61546cf354c72766678992_icgraph">
<area shape="rect" id="node2" href="../../d7/de1/ast_8cc.html#a9a16ac38401c86ce78f91716430e13d6" title="process_module" alt="" coords="228,31,345,57"/><area shape="rect" id="node6" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="223,81,351,108"/><area shape="rect" id="node7" href="../../d5/d3f/structFsmExpand.html#a318d209702f0885841d29b2b664aebff" title="FsmExpand::is_cell\l_merge_candidate" alt="" coords="220,133,353,174"/><area shape="rect" id="node11" href="../../d5/d3f/structFsmExpand.html#aed190aa8264bb89766d8fa2a8e137326" title="FsmExpand::merge_cell\l_into_fsm" alt="" coords="447,183,606,225"/><area shape="rect" id="node12" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="241,249,332,276"/><area shape="rect" id="node14" href="../../d9/d92/memory__dff_8cc.html#a3620b3fb63afcdfcc86d43cd4798119f" title="disconnect_dff" alt="" coords="233,300,340,327"/><area shape="rect" id="node18" href="../../d7/d3f/proc__dff_8cc.html#a25cba04023f441fccd6012f67478f43e" title="find_any_lvalue" alt="" coords="231,351,342,377"/><area shape="rect" id="node21" href="../../dd/d09/structSatHelper.html#aec53ebe23a471f4c226a6e84e5d25317" title="SatHelper::generate\l_model" alt="" coords="219,402,355,443"/><area shape="rect" id="node23" href="../../d0/d91/structSccWorker.html#a77f4fcc5f3ed60bb62bf3bf39a7ee04f" title="SccWorker::SccWorker" alt="" coords="209,468,365,495"/><area shape="rect" id="node24" href="../../d0/d91/structSccWorker.html#addb59268e916c89e0526bbd19c8f13d2" title="SccWorker::select" alt="" coords="223,519,350,545"/><area shape="rect" id="node26" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="197,569,376,596"/><area shape="rect" id="node27" href="../../d3/d4b/structShowWorker.html#ae2f33f17305dd086cd0bac67a51ba962" title="ShowWorker::nextColor" alt="" coords="209,620,365,647"/><area shape="rect" id="node3" href="../../d4/dd1/namespaceAST.html#a00d03a3b449399745cee766910ff8fe4" title="AST::process" alt="" coords="477,5,577,32"/><area shape="rect" id="node5" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="448,56,605,83"/><area shape="rect" id="node4" href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0" title="VerilogFrontend::execute" alt="" coords="678,5,842,32"/><area shape="rect" id="node8" href="../../d5/d3f/structFsmExpand.html#ac341f53d8b25330cbe37ced7a8246db3" title="FsmExpand::create_current_set" alt="" coords="425,132,629,159"/><area shape="rect" id="node9" href="../../d5/d3f/structFsmExpand.html#a9a250621fe7efa0486d5f0fb0958bb75" title="FsmExpand::execute" alt="" coords="689,161,831,188"/><area shape="rect" id="node10" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="891,161,1061,188"/><area shape="rect" id="node13" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="442,249,611,276"/><area shape="rect" id="node15" href="../../d9/d92/memory__dff_8cc.html#aef4b635ec3784b3677db3384c764bf85" title="handle_rd_cell" alt="" coords="474,300,579,327"/><area shape="rect" id="node16" href="../../d9/d92/memory__dff_8cc.html#a23dc741cd99335da6c6bb4ec482f7f17" title="handle_module" alt="" coords="705,300,815,327"/><area shape="rect" id="node17" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="893,300,1059,327"/><area shape="rect" id="node19" href="../../d7/d3f/proc__dff_8cc.html#adc9dd28a87bbda04ca83b557c7cbf34a" title="proc_dff" alt="" coords="493,351,561,377"/><area shape="rect" id="node20" href="../../d3/d28/structProcDffPass.html#a08d6802cd3be4abacea94953a04b9ce9" title="ProcDffPass::execute" alt="" coords="687,351,833,377"/><area shape="rect" id="node22" href="../../d1/d50/structSatPass.html#ad8ce95c20717d3b0bff448f36bf26d21" title="SatPass::execute" alt="" coords="465,409,588,436"/><area shape="rect" id="node25" href="../../d6/da8/structSccPass.html#a227bbf416edd067156fc2f6346f56d41" title="SccPass::execute" alt="" coords="463,519,590,545"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a73e9686dc98137f694fa0863e851e99c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; RTLIL::SigSpec::to_sigbit_map </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02929">2929</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;{</div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.to_sigbit_map&quot;</span>);</div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;</div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;    other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;</div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> == other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;    std::map&lt;RTLIL::SigBit, RTLIL::SigBit&gt; new_map;</div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>; i++)</div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;        new_map[<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i]] = other.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>[i];</div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;</div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    <span class="keywordflow">return</span> new_map;</div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-88" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-88-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-88-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-88-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a73e9686dc98137f694fa0863e851e99c_cgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a73e9686dc98137f694fa0863e851e99c_cgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a73e9686dc98137f694fa0863e851e99c_cgraph" id="dd/d74/structRTLIL_1_1SigSpec_a73e9686dc98137f694fa0863e851e99c_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="184,12,347,39"/></map>
</div>
</p>

<p><div id="dynsection-89" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-89-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-89-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-89-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a73e9686dc98137f694fa0863e851e99c_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a73e9686dc98137f694fa0863e851e99c_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a73e9686dc98137f694fa0863e851e99c_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a73e9686dc98137f694fa0863e851e99c_icgraph">
<area shape="rect" id="node2" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a6e6d45482c2932ebd9808c5d025a66fa" title="AST_INTERNAL::ProcessGenerator\l::ProcessGenerator" alt="" coords="184,5,416,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5dc7b683a05092e03e524ec50395b737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; RTLIL::SigSpec::to_sigbit_set </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02909">2909</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;{</div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.to_sigbit_set&quot;</span>);</div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;    std::set&lt;RTLIL::SigBit&gt; sigbits;</div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>)</div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; c.width; i++)</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;            sigbits.insert(<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(c, i));</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;    <span class="keywordflow">return</span> sigbits;</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-90" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-90-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-90-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-90-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_a5dc7b683a05092e03e524ec50395b737_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_a5dc7b683a05092e03e524ec50395b737_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_a5dc7b683a05092e03e524ec50395b737_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_a5dc7b683a05092e03e524ec50395b737_icgraph">
<area shape="rect" id="node2" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aeca6e53492177dbf9a05261496acc91f" title="AST_INTERNAL::ProcessGenerator\l::processAst" alt="" coords="184,5,416,46"/><area shape="rect" id="node3" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="1022,365,1101,392"/><area shape="rect" id="node6" href="../../da/d54/structOptReduceWorker.html#aa29c37cf5c51da15ce848ec48d934698" title="OptReduceWorker::opt\l_reduce" alt="" coords="224,1801,376,1842"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff" title="RTLIL::SigSpec::remove2" alt="" coords="215,197,385,224"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="221,1192,379,1219"/><area shape="rect" id="node4" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="1180,395,1340,421"/><area shape="rect" id="node5" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="1173,329,1347,370"/><area shape="rect" id="node7" href="../../da/d54/structOptReduceWorker.html#a0fd2443f2a32f6c0b71fc5ac115d8afd" title="OptReduceWorker::OptReduce\lWorker" alt="" coords="747,2307,946,2349"/><area shape="rect" id="node9" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d" title="AST_INTERNAL::ProcessGenerator\l::addChunkActions" alt="" coords="464,274,696,315"/><area shape="rect" id="node10" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a509e850a3c94a4ba8b795ad2435fc3ae" title="RTLIL::SigSpec::remove" alt="" coords="499,121,661,148"/><area shape="rect" id="node11" href="../../dd/d09/structSatHelper.html#a206258b086e2416336e4b5b51a37e3b5" title="SatHelper::setup_init" alt="" coords="509,223,651,249"/><area shape="rect" id="node12" href="../../dd/d09/structSatHelper.html#a242e51e5dd92b8c47d2fb2b13e18d2bc" title="SatHelper::setup" alt="" coords="1002,505,1121,532"/><area shape="rect" id="node14" href="../../de/d7d/blifparse_8h.html#a7c4c1e3664a2c3dc8eeaae9d318d9ce2" title="abc_parse_blif" alt="" coords="527,948,633,975"/><area shape="rect" id="node15" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="507,999,653,1041"/><area shape="rect" id="node16" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589" title="ConstEval::eval" alt="" coords="791,847,902,873"/><area shape="rect" id="node17" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="997,745,1125,772"/><area shape="rect" id="node18" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="1007,1065,1116,1092"/><area shape="rect" id="node19" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="1215,1116,1305,1143"/><area shape="rect" id="node20" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="503,1217,657,1244"/><area shape="rect" id="node21" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="1019,1167,1104,1193"/><area shape="rect" id="node22" href="../../da/d09/fsm__map_8cc.html#ae9bc9aff331e245969670e7c1d1375c9" title="implement_pattern_cache" alt="" coords="495,1268,665,1295"/><area shape="rect" id="node23" href="../../da/d09/fsm__map_8cc.html#a656e406e9fab4b14c77e81761ed8f969" title="map_fsm" alt="" coords="809,1293,885,1320"/><area shape="rect" id="node24" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="500,1370,660,1411"/><area shape="rect" id="node25" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="509,1435,651,1477"/><area shape="rect" id="node26" href="../../d8/d65/structFsmOpt.html#aa14f76d26c9901a72e11c19b376e8467" title="FsmOpt::opt_alias_inputs" alt="" coords="495,1501,665,1528"/><area shape="rect" id="node27" href="../../d8/d65/structFsmOpt.html#ac37549696718ccf7609d0b17b2708279" title="FsmOpt::opt_feedback\l_inputs" alt="" coords="503,1553,657,1594"/><area shape="rect" id="node28" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a6e6d45482c2932ebd9808c5d025a66fa" title="AST_INTERNAL::ProcessGenerator\l::ProcessGenerator" alt="" coords="464,1618,696,1659"/><area shape="rect" id="node29" href="../../d0/d27/structMacc.html#a08b0a1d0376dcf9cee37142b7c6001f5" title="Macc::from_cell" alt="" coords="523,644,637,671"/><area shape="rect" id="node30" href="../../da/de4/structSatGen.html#a91c1be90a6c2ef1b98ab37502ab6b25b" title="SatGen::importCell" alt="" coords="781,593,912,620"/><area shape="rect" id="node31" href="../../db/ddd/structMaccmapWorker.html#a54745d963c858e6860156c82fa1f71d5" title="MaccmapWorker::add" alt="" coords="507,1684,653,1711"/><area shape="rect" id="node32" href="../../db/ddd/structMaccmapWorker.html#ac8d1ab7758fbb27143867a844ebe2143" title="MaccmapWorker::fulladd" alt="" coords="498,340,662,367"/><area shape="rect" id="node33" href="../../db/ddd/structMaccmapWorker.html#a96f6de94dc010bfe4d7b2554b8cd93b8" title="MaccmapWorker::synth" alt="" coords="768,365,925,392"/><area shape="rect" id="node34" href="../../d9/d92/memory__dff_8cc.html#a920b1df63fa52e86fd36241e8de0434d" title="find_sig_before_dff" alt="" coords="515,1735,645,1761"/><area shape="rect" id="node35" href="../../d8/d73/structMemoryMapWorker.html#a4416cc577a45f3b3ecc3158ffcb3ae24" title="MemoryMapWorker::addr\l_decode" alt="" coords="497,1786,663,1827"/><area shape="rect" id="node36" href="../../d8/d73/structMemoryMapWorker.html#a197f390e22afbbcbb1e9b88d8345b82b" title="MemoryMapWorker::handle_cell" alt="" coords="744,1823,949,1849"/><area shape="rect" id="node37" href="../../d2/db8/structMemoryShareWorker.html#a2d7ba3c62cfc9c4bc044edb6fcd3f8f2" title="MemoryShareWorker::\lconsolidate_wr_by_addr" alt="" coords="499,1903,661,1945"/><area shape="rect" id="node38" href="../../d7/dd7/memory__unpack_8cc.html#a2fe5b4481d56fadcf47dca0771cb3497" title="handle_memory" alt="" coords="523,1969,637,1996"/><area shape="rect" id="node39" href="../../d5/dff/miter_8cc.html#a7b88adf805cfeb2e4070e40b1075b9d7" title="create_miter_equiv" alt="" coords="514,2020,646,2047"/><area shape="rect" id="node40" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="511,2071,649,2097"/><area shape="rect" id="node41" href="../../db/d91/structOptMuxtreeWorker.html#abe1ae1e5ed6bf6d7dedda94a9fb326e4" title="OptMuxtreeWorker::OptMuxtree\lWorker" alt="" coords="479,2122,681,2163"/><area shape="rect" id="node42" href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6" title="OptReduceWorker::opt_mux" alt="" coords="489,2289,671,2316"/><area shape="rect" id="node43" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="503,2188,657,2215"/><area shape="rect" id="node44" href="../../d7/d3f/proc__dff_8cc.html#a25cba04023f441fccd6012f67478f43e" title="find_any_lvalue" alt="" coords="525,2239,635,2265"/><area shape="rect" id="node45" href="../../d5/dc1/proc__init_8cc.html#ac19f896f4c206f0ea9905aea39ac9fdb" title="proc_init" alt="" coords="545,441,615,468"/><area shape="rect" id="node46" href="../../d9/d7c/proc__mux_8cc.html#a2e464d569cadd321ae9799d93b3802b5" title="extract_core_signal" alt="" coords="513,492,647,519"/><area shape="rect" id="node47" href="../../d0/d91/structSccWorker.html#addb59268e916c89e0526bbd19c8f13d2" title="SccWorker::select" alt="" coords="517,543,643,569"/><area shape="rect" id="node48" href="../../dc/d0f/simplemap_8cc.html#abfc1b94e0ce62445377bf14c85581ca7" title="simplemap_reduce" alt="" coords="515,745,645,772"/><area shape="rect" id="node49" href="../../dc/d0f/simplemap_8cc.html#adff9adca0d368e8a8aa3f2c72ce954f4" title="simplemap_lognot" alt="" coords="517,796,643,823"/><area shape="rect" id="node50" href="../../dc/d0f/simplemap_8cc.html#a0656082a683ef61834ed8e03a679334a" title="simplemap_logbin" alt="" coords="517,847,643,873"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aef4a2cb4b1b7a48a7775b046f7a7431c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; RTLIL::SigSpec::to_sigbit_vector </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02921">2921</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;{</div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.to_sigbit_vector&quot;</span>);</div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">unpack</a>();</div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>;</div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ab8a1ac0510ec6f5a7742b9f18f0238d9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9">RTLIL::SigSpec::unpack</a></div><div class="ttdeci">void unpack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02238">rtlil.cc:2238</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-91" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-91-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-91-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-91-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_aef4a2cb4b1b7a48a7775b046f7a7431c_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_aef4a2cb4b1b7a48a7775b046f7a7431c_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_aef4a2cb4b1b7a48a7775b046f7a7431c_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_aef4a2cb4b1b7a48a7775b046f7a7431c_icgraph">
<area shape="rect" id="node2" href="../../d5/d72/opt__const_8cc.html#a5b23a61a6440397718696410025d84e5" title="replace_const_cells" alt="" coords="213,5,350,32"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4eda7ae4ca999d7b34d836d603a1c954" title="RTLIL::SigSpec::extract" alt="" coords="202,56,361,83"/><area shape="rect" id="node5" href="../../dd/d09/structSatHelper.html#a81e9fc8a80451172567c7459fffc8c6f" title="SatHelper::check_undef\l_enabled" alt="" coords="201,107,361,149"/><area shape="rect" id="node10" href="../../da/d05/structShareWorker.html#a67bc406f9804dfc4376049c228adf42a" title="ShareWorker::make_supercell" alt="" coords="184,173,379,200"/><area shape="rect" id="node11" href="../../da/d05/structShareWorker.html#a609cde801a68cdf7ca57169e08a9d03a" title="ShareWorker::ShareWorker" alt="" coords="427,220,605,247"/><area shape="rect" id="node12" href="../../d2/d22/structSpliceWorker.html#a93222ba9663b132a17aa6b0ed7b70237" title="SpliceWorker::get_spliced\l_signal" alt="" coords="196,275,367,317"/><area shape="rect" id="node13" href="../../d2/d22/structSpliceWorker.html#a9bde161880ba7170e7862f21c2c2e941" title="SpliceWorker::run" alt="" coords="455,312,577,339"/><area shape="rect" id="node15" href="../../d4/db6/structSplitnetsWorker.html#ab39eb40229f915cd19ea979e870c773e" title="SplitnetsWorker::append_wire" alt="" coords="185,392,378,419"/><area shape="rect" id="node3" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="437,5,595,32"/><area shape="rect" id="node6" href="../../dd/d09/structSatHelper.html#a206258b086e2416336e4b5b51a37e3b5" title="SatHelper::setup_init" alt="" coords="445,64,587,91"/><area shape="rect" id="node8" href="../../dd/d09/structSatHelper.html#a242e51e5dd92b8c47d2fb2b13e18d2bc" title="SatHelper::setup" alt="" coords="457,115,575,141"/><area shape="rect" id="node9" href="../../dd/d09/structSatHelper.html#a347c41bfc786a34498814a1b9d4b4e67" title="SatHelper::setup_proof" alt="" coords="439,165,593,192"/><area shape="rect" id="node7" href="../../d1/d50/structSatPass.html#ad8ce95c20717d3b0bff448f36bf26d21" title="SatPass::execute" alt="" coords="661,115,784,141"/><area shape="rect" id="node14" href="../../d8/da2/structSplicePass.html#a54362f9b186baed6e58841c83dcd3b5d" title="SplicePass::execute" alt="" coords="653,312,792,339"/><area shape="rect" id="node16" href="../../dc/d76/structSplitnetsPass.html#afd931f8dac62827f98a15eeeea01d861" title="SplitnetsPass::execute" alt="" coords="439,392,593,419"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae34c127004981694c044e055e8f7c506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> RTLIL::SigSpec::to_single_sigbit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02945">2945</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;{</div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.to_single_sigbit&quot;</span>);</div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;</div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">pack</a>();</div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a> == 1);</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>)</div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;        <span class="keywordflow">if</span> (c.width)</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(c);</div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a>();</div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="log_8h_html_a2b3336a4d98341aba8258e03bc302557"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a></div><div class="ttdeci">#define log_abort()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00084">log.h:84</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a23c5fe78b8654313b1a8ba6e0aea1b0b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b">RTLIL::SigSpec::pack</a></div><div class="ttdeci">void pack() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02202">rtlil.cc:2202</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-92" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-92-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-92-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-92-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ae34c127004981694c044e055e8f7c506_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ae34c127004981694c044e055e8f7c506_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ae34c127004981694c044e055e8f7c506_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_ae34c127004981694c044e055e8f7c506_icgraph">
<area shape="rect" id="node2" href="../../d8/d65/structFsmOpt.html#ae13127d2bda7c18defd12d5122652cb2" title="FsmOpt::signal_is_unused" alt="" coords="185,15,359,41"/><area shape="rect" id="node5" href="../../d2/d22/structSpliceWorker.html#affcf2e9f0960acf99298f62802c4c02b" title="SpliceWorker::get_sliced\l_signal" alt="" coords="190,67,354,109"/><area shape="rect" id="node3" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="422,5,565,46"/><area shape="rect" id="node4" href="../../d8/d65/structFsmOpt.html#a9a542b63033bada48952dc1b2c7651e3" title="FsmOpt::FsmOpt" alt="" coords="627,12,749,39"/><area shape="rect" id="node6" href="../../d2/d22/structSpliceWorker.html#a93222ba9663b132a17aa6b0ed7b70237" title="SpliceWorker::get_spliced\l_signal" alt="" coords="408,70,579,111"/><area shape="rect" id="node7" href="../../d2/d22/structSpliceWorker.html#a9bde161880ba7170e7862f21c2c2e941" title="SpliceWorker::run" alt="" coords="627,77,749,104"/><area shape="rect" id="node8" href="../../d8/da2/structSplicePass.html#a54362f9b186baed6e58841c83dcd3b5d" title="SplicePass::execute" alt="" coords="797,77,936,104"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab8a1ac0510ec6f5a7742b9f18f0238d9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RTLIL::SigSpec::unpack </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02238">2238</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;{</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> *that = (<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>*)<span class="keyword">this</span>;</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <span class="keywordflow">if</span> (that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.empty())</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a>(<span class="stringliteral">&quot;kernel.rtlil.sigspec.convert.unpack&quot;</span>);</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.empty());</div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.reserve(that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">width_</a>);</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>)</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; c.width; i++)</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;            that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">bits_</a>.push_back(<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(c, i));</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">chunks_</a>.clear();</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    that-&gt;<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">hash_</a> = 0;</div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;}</div>
<div class="ttc" id="log_8h_html_ae5b8499c977fb60fbcb6588cd89abb32"><div class="ttname"><a href="../../d7/d7f/log_8h.html#ae5b8499c977fb60fbcb6588cd89abb32">cover</a></div><div class="ttdeci">#define cover(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00131">log.h:131</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a01280afcd23820c2ccccdb89fad86e04"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a01280afcd23820c2ccccdb89fad86e04">RTLIL::SigSpec::hash_</a></div><div class="ttdeci">unsigned long hash_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00965">rtlil.h:965</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac1a41fb1612da11cfef36f51faf2bddc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac1a41fb1612da11cfef36f51faf2bddc">RTLIL::SigSpec::bits_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigBit &gt; bits_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00967">rtlil.h:967</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa10af6d54022033678e0f5a3238f0940"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa10af6d54022033678e0f5a3238f0940">RTLIL::SigSpec::chunks_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigChunk &gt; chunks_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00966">rtlil.h:966</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7ad683c3e9b9ab7116bc10561341cdd3"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7ad683c3e9b9ab7116bc10561341cdd3">RTLIL::SigSpec::width_</a></div><div class="ttdeci">int width_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00964">rtlil.h:964</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-93" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-93-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-93-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-93-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d74/structRTLIL_1_1SigSpec_ab8a1ac0510ec6f5a7742b9f18f0238d9_icgraph.png" border="0" usemap="#dd/d74/structRTLIL_1_1SigSpec_ab8a1ac0510ec6f5a7742b9f18f0238d9_icgraph" alt=""/></div>
<map name="dd/d74/structRTLIL_1_1SigSpec_ab8a1ac0510ec6f5a7742b9f18f0238d9_icgraph" id="dd/d74/structRTLIL_1_1SigSpec_ab8a1ac0510ec6f5a7742b9f18f0238d9_icgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab2e4eb93ea1a62a451b6074e9eca4f1f" title="RTLIL::SigSpec::replace" alt="" coords="220,5,383,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae455e76061425338fae9689380f4e77c" title="RTLIL::SigSpec::remove2" alt="" coords="216,56,387,83"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a73e9686dc98137f694fa0863e851e99c" title="RTLIL::SigSpec::to\l_sigbit_map" alt="" coords="236,107,367,149"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a376deb553415871473df2ac483441723" title="RTLIL::SigSpec::inline\l_unpack" alt="" coords="226,173,377,214"/><area shape="rect" id="node5" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a6e6d45482c2932ebd9808c5d025a66fa" title="AST_INTERNAL::ProcessGenerator\l::ProcessGenerator" alt="" coords="435,107,667,149"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a62238a4c0185bf5c0b0ee2dfb8247b7b" title="RTLIL::SigSpec::bits" alt="" coords="480,176,621,203"/><area shape="rect" id="node9" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2668ea3699d40a9a87eeca0e0560fb5e" title="RTLIL::SigSpec::operator[]" alt="" coords="463,227,638,253"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a50ee28c45db8cd5c6e1598515df34cec" title="RTLIL::SigSpec::vector\l\&lt; RTLIL::SigBit \&gt;" alt="" coords="715,169,871,210"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ac1a41fb1612da11cfef36f51faf2bddc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt; RTLIL::SigSpec::bits_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00967">967</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa10af6d54022033678e0f5a3238f0940"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a>&gt; RTLIL::SigSpec::chunks_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00966">966</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="a01280afcd23820c2ccccdb89fad86e04"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long RTLIL::SigSpec::hash_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00965">965</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ad683c3e9b9ab7116bc10561341cdd3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int RTLIL::SigSpec::width_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d80/rtlil_8h_source.html#l00964">964</a> of file <a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li><a class="el" href="../../d4/d80/rtlil_8h_source.html">rtlil.h</a></li>
<li><a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d3/dc3/namespaceRTLIL.html">RTLIL</a></li><li class="navelem"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:22 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
