;license:MIT
;(c) 2017-2021 by qkumba/4am/John Brooks
;
!cpu 6502
!to "build/DGR.FIZZLE",plain
*=$6000

src      = $FC
dst      = $FE

         ldy   #0
         sty   src
         sty   dst
         lda   #$40
         sta   src+1
         sta   $C005
         clv
--       ldx   #4
         stx   dst+1
-        tya
         and   #$78
         cmp   #$78
         beq   +                     ; skip screen holes
         lda   (src), y
         sta   (dst), y
+        iny
         bne   -
         inc   src+1
         inc   dst+1
         dex
         bne   -
         bvs   exit
         sta   $C004
         bit   exit
         bvs   --                    ; always branches
exit     rts
