<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1176' type='llvm::SDValue llvm::PPCTargetLowering::lowerToVINSERTB(llvm::ShuffleVectorSDNode * N, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1173'>/// lowerToVINSERTB - Return the SDValue if this VECTOR_SHUFFLE can be
    /// handled by the VINSERTB instruction introduced in ISA 3.0. This is
    /// essentially v16i8 vector version of VINSERTH.</doc>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8470' ll='8566' type='llvm::SDValue llvm::PPCTargetLowering::lowerToVINSERTB(llvm::ShuffleVectorSDNode * N, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8719' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8467'>/// lowerToVINSERTB - Return the SDValue if this VECTOR_SHUFFLE can be handled
/// by the VINSERTB instruction introduced in ISA 3.0, else just return default
/// SDValue.</doc>
