<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64InstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AArch64InstrInfo.h - AArch64 Instruction Information -----*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the AArch64 implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TypeSize_8h.html">llvm/Support/TypeSize.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   21</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>AArch64Subtarget;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">   28</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code" href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">MOSuppressPair</a> =</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">MachineMemOperand::MOTargetFlag1</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">   30</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">MOStridedAccess</a> =</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">MachineMemOperand::MOTargetFlag2</a>;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a309185dacbbc2610d98ea8130927f3b3">   33</a></span>&#160;<span class="preprocessor">#define FALKOR_STRIDED_ACCESS_MD &quot;falkor.strided.access&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html">   35</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> final : <span class="keyword">public</span> <a class="code" href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a> {</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> RI;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">   45</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3477f1dd30b1caa79a5216523b50ce8c">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                             <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// Does this instruction set its full destination register to zero?</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// Does this instruction rename a GPR without modifying bits?</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// Does this instruction rename an FPR without modifying bits?</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// Return true if pairing the given load or store is hinted to be</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// unprofitable.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// Return true if the given load or store is a strided memory access.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// Return true if it has an unscaled load/store offset.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">hasUnscaledLdStOffset</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a43d75eef1ce19e91ce70d4b964b1bf42">   81</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a43d75eef1ce19e91ce70d4b964b1bf42">hasUnscaledLdStOffset</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">hasUnscaledLdStOffset</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// Returns the unscaled load/store for the scaled load/store opcode,</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// if there is a corresponding unscaled variant available.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> std::optional&lt;unsigned&gt; <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3ed4919d637d0c25ecee9f7bd16f11b2">getUnscaledLdSt</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// Scaling factor for (scaled or unscaled) load or store.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">   91</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  }</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// Returns whether the instruction is a pre-indexed load.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aea1877f1ea9ff547ae50f179902e2961">isPreLd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// Returns whether the instruction is a pre-indexed store.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a61af0a6c92c6e41f81dcead5ef46a4a7">isPreSt</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// Returns whether the instruction is a pre-indexed load/store.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a482f66b2913dcfcc84a4cfeafc83e304">isPreLdSt</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// Returns whether the instruction is a paired load/store.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a6ba8f62a5514943195111193dfd7ae08">isPairedLdSt</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// Returns the base register operator of a load/store.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#af66bca919a5501ae9f377298fd684864">getLdStBaseOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  /// Returns the the immediate offset operator of a load/store.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">getLdStOffsetOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// Returns whether the instruction is FP or NEON.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a918c01f70ad534a740d3dc2ad3af1a3f">isFpOrNEON</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// Returns whether the instruction is in Q form (128 bit operands)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a0650a7436e6924414e9d28b7b7cbfd66">isQForm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  /// Returns the index for the immediate for a given instruction.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  /// Return true if pairing the given load or store may be paired with another.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// Return the opcode that set flags when possible.  The caller is</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// responsible for ensuring the opc has a flag setting equivalent.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a2aa16f9d03ff7a4744cc7b83b4c39ec4">convertToFlagSettingOpc</a>(<span class="keywordtype">unsigned</span> Opc);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// Return true if this is a load/store that can be potentially paired/merged.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// Hint that pairing the given load or store is unprofitable.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  std::optional&lt;ExtAddrMode&gt;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a4d52ee98b63ac121fc09f1a5b04358ed">getAddrModeFromMemoryOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI,</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a90a17ebfc2faf34552e728b4bd90800c">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      int64_t &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">bool</span> &amp;OffsetIsScalable, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  /// If \p OffsetIsScalable is set to &#39;true&#39;, the offset is scaled by `vscale`.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// This is true for some SVE instructions like ldr/str that have a</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// &#39;reg + imm&#39; addressing mode where the immediate is an index to the</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// scalable vector located at &#39;reg + imm * vscale x #bytes&#39;.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1e330d75233f2f61fdb64b374f55ee04">getMemOperandWithOffsetWidth</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                    int64_t &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">bool</span> &amp;OffsetIsScalable,</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// Return the immediate offset of the base register in a load/store \p LdSt.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  /// Returns true if opcode \p Opc is a memory operation. If it is, set</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// \p Scale, \p Width, \p MinOffset, and \p MaxOffset accordingly.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// For unscaled instructions, \p Scale is set to 1.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aaab2023296750137637c02807f30ef25">getMemOpInfo</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Scale, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                           int64_t &amp;MinOffset, int64_t &amp;MaxOffset);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1c6c6052f4f028c5fc16a59cce34dd14">shouldClusterMemOps</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps1,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                           <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps2,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                           <span class="keywordtype">unsigned</span> NumLoads, <span class="keywordtype">unsigned</span> NumBytes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                        <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc, <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                        <a class="code" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                       <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                       <span class="keywordtype">bool</span> KillSrc, <span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> ZeroReg,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                       <a class="code" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9443e11ff036b633e23f360416d529e8">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                           <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a7663d9ec7fc1457a7d7f3eeaeb3b356a">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                            <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">// This tells target independent code that it is okay to pass instructions</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// with subreg operands to foldMemoryOperandImpl.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">  195</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">isSubregFoldable</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">TargetInstrInfo::foldMemoryOperandImpl</a>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                        <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                        <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// \returns true if a branch from an instruction with opcode \p BranchOpc</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">  ///  bytes is capable of jumping to a position \p BrOffset bytes away.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                             int64_t BrOffset) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                     <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a51f54f2b0fd916f4c01b600905180782">analyzeBranchPredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                              MachineBranchPredicate &amp;MBP,</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                              <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a2fe077e55074778fb173f0f5cc8f5ca2">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                       <a class="code" href="classllvm_1_1Register.html">Register</a>, <a class="code" href="classllvm_1_1Register.html">Register</a>, <a class="code" href="classllvm_1_1Register.html">Register</a>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                       <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a029c7ad54d8731492ed559aa860e3395">insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> TrueReg,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                    <a class="code" href="classllvm_1_1Register.html">Register</a> FalseReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af373607877e9c76b500c1942c86e8da2">getNop</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// Return true if the comparison instruction can be analyzed.</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ad11fff0bd7672635d1cabedca7be31c6">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                      <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;CmpMask,</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                      int64_t &amp;CmpValue) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// optimizeCompareInstr - Convert the instruction supplying the argument to</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// the comparison into one that sets the zero bit in the flags register.</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#abc0f8152bb9c4cdd79a31196933bb5df">optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t CmpMask, int64_t CmpValue,</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// Return true when a code sequence can improve throughput. It</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// should be called only for instructions in loops.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// \param Pattern - combiner pattern</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">isThroughputPattern</a>(<a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// Return true when there is potentially a faster code sequence</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  /// for an instruction chain ending in ``Root``. All potential patterns are</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  /// listed in the ``Patterns`` array.</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e">getMachineCombinerPatterns</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns,</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                             <span class="keywordtype">bool</span> DoRegPressureReduce) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// Return true when Inst is associative and commutative so that it can be</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  /// reassociated. If Invert is true, then the inverse of Inst operation must</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">  /// be checked.</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aab3d65d6e0daa1da2c564a3803f207b2">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                   <span class="keywordtype">bool</span> Invert) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// the instructions that could replace the original code sequence</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab">genAlternativeCodeSequence</a>(</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// AArch64 supports MachineCombiner.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">useMachineCombiner</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">getSerializableBitmaskMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">getSerializableMachineMemOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">isFunctionSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                   <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">getOutliningCandidateInfo</a>(</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a2360ff10d0e52ff8bf237809c794de14">getOutliningTypeImpl</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT, <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      std::pair&lt;MachineBasicBlock::iterator, MachineBasicBlock::iterator&gt;&gt;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a57639f2f066637e2f3571662526f213d">getOutlinableRanges</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> &amp;Flags) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">buildOutlinedFrame</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a4c5be0dce0caceff8b457e09b8a998fc">insertOutlinedCall</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                     <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">shouldOutlineFromFunctionByDefault</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// Returns the vector element size (B, H, S or D) of an SVE opcode.</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span>  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a225bf56c837056189e19a6d525e9a93a">getElementSizeForOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// Returns true if the opcode is for an SVE instruction that sets the</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// condition codes as if it&#39;s results had been fed to a PTEST instruction</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// along with the same general predicate.</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af93867ed83dede2b0063fbaa26a3086d">isPTestLikeOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// Returns true if the opcode is for an SVE WHILE## instruction.</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a38f8066c29c8c7afd3906d08e8407282">isWhileOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  /// Returns true if the instruction has a shift by immediate that can be</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">  /// executed in one cycle less.</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">isFalkorShiftExtFast</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);<span class="comment"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">  /// Return true if the instructions is a SEH instruciton used for unwinding</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  /// on Windows.</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  std::optional&lt;RegImmPair&gt; <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a195a0fee60fb5a1164767ec13d9729dd">isAddImmediate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                           <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  std::optional&lt;ParamLoadedValue&gt;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a7a1bb4352b705901de9836f44ad326f4">describeLoadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af0696650ebf608e7bfc64a5ac79f3704">getTailDuplicateSize</a>(<a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">CodeGenOpt::Level</a> OptLevel) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a791f9b87aba84585f9777360bb26d84b">isExtendLikelyToBeFolded</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ExtMI,</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a06abc64620fa2741d4756f05c337c9aa">decomposeStackOffsetForFrameOffsets</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                                                  int64_t &amp;NumBytes,</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                                  int64_t &amp;NumPredicateVectors,</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                                                  int64_t &amp;NumDataVectors);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#aff8cfe59027e5ffa1af1ff646a2da516">decomposeStackOffsetForDwarfOffsets</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                                                  int64_t &amp;ByteSized,</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                                  int64_t &amp;VGSized);</div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ae3a5564e9b47164e48b07656ac0e2098">  339</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HELPER_DECLS</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  /// If the specific machine instruction is an instruction that moves/copies</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">  /// value from one register to another register return destination and source</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// registers as machine operands.</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span>  std::optional&lt;DestSourcePair&gt;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a117c27122f686eca6691089a9aecbc21">isCopyInstrImpl</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordtype">unsigned</span> getInstBundleLength(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// Sets the offsets on outlined instructions in \p MBB which use SP</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// so that they will be valid post-outlining.</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">  /// \param MBB A \p MachineBasicBlock in an outlined function.</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> fixupPostOutline(MachineBasicBlock &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordtype">void</span> instantiateCondBranch(MachineBasicBlock &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keyword">const</span> DebugLoc &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                             MachineBasicBlock *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                             ArrayRef&lt;MachineOperand&gt; <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordtype">bool</span> substituteCmpToZero(MachineInstr &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                           <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordtype">bool</span> removeCmpToZeroOrOne(MachineInstr &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                            <span class="keywordtype">int</span> CmpValue, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">  /// Returns an unused general-purpose register which can be used for</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// constructing an outlined call if one exists. Returns 0 otherwise.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"></span>  Register findRegisterToSaveLRTo(outliner::Candidate &amp;<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">  /// Remove a ptest of a predicate-generating operation that already sets, or</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">  /// can be made to set, the condition codes in an identical manner</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> optimizePTestInstr(MachineInstr *PTest, <span class="keywordtype">unsigned</span> MaskReg,</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                          <span class="keywordtype">unsigned</span> PredReg,</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                          <span class="keyword">const</span> MachineRegisterInfo *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;};</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html">  377</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1UsedNZCV.html">UsedNZCV</a> {</div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#abe2f97a45fb29b53c3258372c7baa7c6">  378</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1UsedNZCV.html#abe2f97a45fb29b53c3258372c7baa7c6">N</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#af3f54f8d3913945d66d952527d20a025">  379</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1UsedNZCV.html#af3f54f8d3913945d66d952527d20a025">Z</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#a45bff45182b5da58e31d988ef5826e69">  380</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#a1574ad01c6812d8d7758ded60242f6d8">  381</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1UsedNZCV.html#a1574ad01c6812d8d7758ded60242f6d8">V</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="structllvm_1_1UsedNZCV.html#a5059ec85dcd9c74a861acc8ae3107e8d">UsedNZCV</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structllvm_1_1UsedNZCV.html#ac59783f36d77fa9085d92d98d2ce3890">  385</a></span>&#160;  <a class="code" href="structllvm_1_1UsedNZCV.html">UsedNZCV</a> &amp;<a class="code" href="structllvm_1_1UsedNZCV.html#ac59783f36d77fa9085d92d98d2ce3890">operator|=</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1UsedNZCV.html">UsedNZCV</a> &amp;UsedFlags) {</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    this-&gt;N |= UsedFlags.<a class="code" href="structllvm_1_1UsedNZCV.html#abe2f97a45fb29b53c3258372c7baa7c6">N</a>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    this-&gt;Z |= UsedFlags.<a class="code" href="structllvm_1_1UsedNZCV.html#af3f54f8d3913945d66d952527d20a025">Z</a>;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    this-&gt;C |= UsedFlags.<a class="code" href="structllvm_1_1UsedNZCV.html#a45bff45182b5da58e31d988ef5826e69">C</a>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    this-&gt;V |= UsedFlags.<a class="code" href="structllvm_1_1UsedNZCV.html#a1574ad01c6812d8d7758ded60242f6d8">V</a>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  }</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;};</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/// \returns Conditions flags used after \p CmpInstr in its MachineBB if  NZCV</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/// flags are not alive in successors of the same \p CmpInstr and \p MI parent.</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/// \returns std::nullopt otherwise.</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/// Collect instructions using that flags in \p CCUseInstrs if provided.</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span>std::optional&lt;UsedNZCV&gt;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<a class="code" href="namespacellvm.html#a8d6c4616e2c2cc90d58377868eda6102">examineCFlagsUse</a>(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineInstr &amp;CmpInstr,</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                 <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                 SmallVectorImpl&lt;MachineInstr *&gt; *CCUseInstrs = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/// Return true if there is an instruction /after/ \p DefMI and before \p UseMI</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/// which either reads or clobbers NZCV.</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#adb26c86c4abcccbe5376b3f7e5e8af69">isNZCVTouchedInInstructionRange</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                     <span class="keyword">const</span> MachineInstr &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                     <span class="keyword">const</span> TargetRegisterInfo *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160; </div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;MCCFIInstruction <a class="code" href="namespacellvm.html#a1170c3796a8947456c2d7841642b96eb">createDefCFA</a>(<span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keywordtype">unsigned</span> FrameReg,</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                              <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> StackOffset &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                              <span class="keywordtype">bool</span> LastAdjustmentWasScalable = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;MCCFIInstruction <a class="code" href="namespacellvm.html#a2cd95c4fd57b9c1804bc70a37ac24574">createCFAOffset</a>(<span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                 <span class="keyword">const</span> StackOffset &amp;OffsetFromDefCFA);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/// emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/// plus Offset.  This is intended to be used from within the prolog/epilog</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/// insertion (PEI) pass, where a virtual scratch register may be allocated</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/// if necessary, to be replaced by the scavenger at the end of PEI.</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7c6206e8d8fd98ecca8ac2c785ee9491">emitFrameOffset</a>(MachineBasicBlock &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                     <span class="keyword">const</span> DebugLoc &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                     StackOffset <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keyword">const</span> TargetInstrInfo *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                     <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> = <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>,</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                     <span class="keywordtype">bool</span> SetNZCV = <span class="keyword">false</span>, <span class="keywordtype">bool</span> NeedsWinCFI = <span class="keyword">false</span>,</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                     <span class="keywordtype">bool</span> *HasWinCFI = <span class="keyword">nullptr</span>, <span class="keywordtype">bool</span> EmitCFAOffset = <span class="keyword">false</span>,</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                     StackOffset InitialOffset = {},</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                     <span class="keywordtype">unsigned</span> FrameReg = AArch64::SP);</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/// rewriteAArch64FrameIndex - Rewrite MI to access &#39;Offset&#39; bytes from the</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/// FP. Return false if the offset could not be handled directly in MI, and</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/// return the left-over portion by reference.</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">rewriteAArch64FrameIndex</a>(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> FrameRegIdx,</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                              <span class="keywordtype">unsigned</span> FrameReg, StackOffset &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                              <span class="keyword">const</span> AArch64InstrInfo *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/// Use to report the frame offset status in isAArch64FrameOffsetLegal.</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">  437</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">AArch64FrameOffsetStatus</a> {</div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">  438</a></span>&#160;  <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">AArch64FrameOffsetCannotUpdate</a> = 0x0, <span class="comment">///&lt; Offset cannot apply.</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">  439</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">AArch64FrameOffsetIsLegal</a> = 0x1,      <span class="comment">///&lt; Offset is legal.</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">  440</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">AArch64FrameOffsetCanUpdate</a> = 0x2     <span class="comment">///&lt; Offset can apply, at least partly.</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span>};</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/// Check if the @p Offset is a valid frame offset for @p MI.</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/// The returned value reports the validity of the frame offset for @p MI.</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/// It uses the values defined by AArch64FrameOffsetStatus for that.</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/// If result == AArch64FrameOffsetCannotUpdate, @p MI cannot be updated to</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/// use an offset.eq</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/// If result &amp; AArch64FrameOffsetIsLegal, @p Offset can completely be</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/// rewritten in @p MI.</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/// If result &amp; AArch64FrameOffsetCanUpdate, @p Offset contains the</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/// amount that is off the limit of the legal offset.</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/// If set, @p OutUseUnscaledOp will contain the whether @p MI should be</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/// turned into an unscaled operator, which opcode is in @p OutUnscaledOp.</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/// If set, @p EmittableOffset contains the amount that can be set in @p MI</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/// (possibly with @p OutUnscaledOp if OutUseUnscaledOp is true) and that</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/// is a legal offset.</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">isAArch64FrameOffsetLegal</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, StackOffset &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                              <span class="keywordtype">bool</span> *OutUseUnscaledOp = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                              <span class="keywordtype">unsigned</span> *OutUnscaledOp = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                              int64_t *EmittableOffset = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">  462</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) { <span class="keywordflow">return</span> Opc == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">AArch64::B</a>; }</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">  464</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">case</span> AArch64::Bcc:</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  }</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;}</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">  481</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">AArch64::BR</a>:</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">case</span> AArch64::BRAA:</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">case</span> AArch64::BRAB:</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">case</span> AArch64::BRAAZ:</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">case</span> AArch64::BRABZ:</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  }</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;}</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="namespacellvm.html#a133ece1ebe8f30b0e292213ab8c16753">  493</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a133ece1ebe8f30b0e292213ab8c16753">isPTrueOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">case</span> AArch64::PTRUE_B:</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">case</span> AArch64::PTRUE_H:</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">case</span> AArch64::PTRUE_S:</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">case</span> AArch64::PTRUE_D:</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  }</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;}</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/// Return opcode to be used for indirect calls.</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a3a91375dbee36ddeeee15b974e39782c">getBLRCallOpcode</a>(<span class="keyword">const</span> MachineFunction &amp;MF);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/// Return XPAC opcode to be used for a ptrauth strip using the given key.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="namespacellvm.html#a2c635acfc68033798540dea72a03fced">  509</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a2c635acfc68033798540dea72a03fced">getXPACOpcodeForKey</a>(<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a> K) {</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keyword">using namespace </span>AArch64PACKey;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">switch</span> (K) {</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">IB</a>: <span class="keywordflow">return</span> AArch64::XPACI;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a4babe0d4b2a36f887f48dfeb4b4a7cc6">DA</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a8a67c950f093761829058d45fbc3f522">DB</a>: <span class="keywordflow">return</span> AArch64::XPACD;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  }</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled AArch64PACKey::ID enum&quot;</span>);</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;}</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/// Return AUT opcode to be used for a ptrauth auth using the given key, or its</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/// AUT*Z variant that doesn&#39;t take a discriminator operand, using zero instead.</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="namespacellvm.html#adeaafd19e35dd177bb6c9daa0247fbda">  520</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#adeaafd19e35dd177bb6c9daa0247fbda">getAUTOpcodeForKey</a>(<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a> K, <span class="keywordtype">bool</span> Zero) {</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keyword">using namespace </span>AArch64PACKey;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">switch</span> (K) {</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>: <span class="keywordflow">return</span> Zero ? AArch64::AUTIZA : AArch64::AUTIA;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">IB</a>: <span class="keywordflow">return</span> Zero ? AArch64::AUTIZB : AArch64::AUTIB;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a4babe0d4b2a36f887f48dfeb4b4a7cc6">DA</a>: <span class="keywordflow">return</span> Zero ? AArch64::AUTDZA : AArch64::AUTDA;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a8a67c950f093761829058d45fbc3f522">DB</a>: <span class="keywordflow">return</span> Zero ? AArch64::AUTDZB : AArch64::AUTDB;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  }</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;}</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/// Return PAC opcode to be used for a ptrauth sign using the given key, or its</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/// PAC*Z variant that doesn&#39;t take a discriminator operand, using zero instead.</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="namespacellvm.html#abcbcb9cd48f8f0399387bfa5c2b6e80d">  532</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#abcbcb9cd48f8f0399387bfa5c2b6e80d">getPACOpcodeForKey</a>(<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">AArch64PACKey::ID</a> K, <span class="keywordtype">bool</span> Zero) {</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keyword">using namespace </span>AArch64PACKey;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">switch</span> (K) {</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>: <span class="keywordflow">return</span> Zero ? AArch64::PACIZA : AArch64::PACIA;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">IB</a>: <span class="keywordflow">return</span> Zero ? AArch64::PACIZB : AArch64::PACIB;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a4babe0d4b2a36f887f48dfeb4b4a7cc6">DA</a>: <span class="keywordflow">return</span> Zero ? AArch64::PACDZA : AArch64::PACDA;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a8a67c950f093761829058d45fbc3f522">DB</a>: <span class="keywordflow">return</span> Zero ? AArch64::PACDZB : AArch64::PACDB;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  }</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;}</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// struct TSFlags {</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">  543</a></span>&#160;<span class="preprocessor">#define TSFLAG_ELEMENT_SIZE_TYPE(X)      (X)        // 3-bits</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">  544</a></span>&#160;<span class="preprocessor">#define TSFLAG_DESTRUCTIVE_INST_TYPE(X) ((X) &lt;&lt; 3)  // 4-bits</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">  545</a></span>&#160;<span class="preprocessor">#define TSFLAG_FALSE_LANE_TYPE(X)       ((X) &lt;&lt; 7)  // 2-bits</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">  546</a></span>&#160;<span class="preprocessor">#define TSFLAG_INSTR_FLAGS(X)           ((X) &lt;&lt; 9)  // 2-bits</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">  547</a></span>&#160;<span class="preprocessor">#define TSFLAG_SME_MATRIX_TYPE(X)       ((X) &lt;&lt; 11) // 3-bits</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">// }</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="keyword">namespace </span>AArch64 {</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">  552</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">ElementSizeType</a> {</div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">  553</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">ElementSizeMask</a> = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x7),</div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">  554</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">ElementSizeNone</a> = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x0),</div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">  555</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">ElementSizeB</a>    = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x1),</div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">  556</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">ElementSizeH</a>    = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0<a class="code" href="README-SSE_8txt.html#a95f2850bc8948fe1629b4395cc3eac8a">x2</a>),</div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">  557</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">ElementSizeS</a>    = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0<a class="code" href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a>),</div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">  558</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">ElementSizeD</a>    = <a class="code" href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a>(0x4),</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;};</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">  561</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">DestructiveInstType</a> {</div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">  562</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">DestructiveInstTypeMask</a>       = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0xf),</div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">  563</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">NotDestructive</a>                = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x0),</div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">  564</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">DestructiveOther</a>              = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x1),</div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">  565</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">DestructiveUnary</a>              = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0<a class="code" href="README-SSE_8txt.html#a95f2850bc8948fe1629b4395cc3eac8a">x2</a>),</div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">  566</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">DestructiveBinaryImm</a>          = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0<a class="code" href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a>),</div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">  567</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">DestructiveBinaryShImmUnpred</a>  = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x4),</div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">  568</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">DestructiveBinary</a>             = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x5),</div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">  569</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">DestructiveBinaryComm</a>         = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x6),</div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">  570</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">DestructiveBinaryCommWithRev</a>  = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x7),</div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">  571</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">DestructiveTernaryCommWithRev</a> = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x8),</div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988">  572</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988">DestructiveUnaryPassthru</a>      = <a class="code" href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(0x9),</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;};</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1">  575</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1">FalseLaneType</a> {</div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">  576</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">FalseLanesMask</a>  = <a class="code" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a>(0<a class="code" href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a>),</div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">  577</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">FalseLanesZero</a>  = <a class="code" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a>(0x1),</div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">  578</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">FalseLanesUndef</a> = <a class="code" href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a>(0<a class="code" href="README-SSE_8txt.html#a95f2850bc8948fe1629b4395cc3eac8a">x2</a>),</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;};</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">// NOTE: This is a bit field.</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a55a90256e857e185aeaac9aabf606133">  582</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AArch64.html#a55a90256e857e185aeaac9aabf606133">InstrFlagIsWhile</a>     = <a class="code" href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG_INSTR_FLAGS</a>(0x1);</div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a6d80df9ebba012ae0264f1a6bfefb887">  583</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AArch64.html#a6d80df9ebba012ae0264f1a6bfefb887">InstrFlagIsPTestLike</a> = <a class="code" href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG_INSTR_FLAGS</a>(0<a class="code" href="README-SSE_8txt.html#a95f2850bc8948fe1629b4395cc3eac8a">x2</a>);</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160; </div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34c">  585</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34c">SMEMatrixType</a> {</div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1">  586</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1">SMEMatrixTypeMask</a> = <a class="code" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x7),</div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7">  587</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7">SMEMatrixNone</a>     = <a class="code" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x0),</div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4">  588</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4">SMEMatrixTileB</a>    = <a class="code" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x1),</div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed">  589</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed">SMEMatrixTileH</a>    = <a class="code" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0<a class="code" href="README-SSE_8txt.html#a95f2850bc8948fe1629b4395cc3eac8a">x2</a>),</div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610">  590</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610">SMEMatrixTileS</a>    = <a class="code" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0<a class="code" href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a>),</div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff">  591</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff">SMEMatrixTileD</a>    = <a class="code" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x4),</div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37">  592</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37">SMEMatrixTileQ</a>    = <a class="code" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x5),</div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd">  593</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd">SMEMatrixArray</a>    = <a class="code" href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a>(0x6),</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;};</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160; </div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#undef TSFLAG_ELEMENT_SIZE_TYPE</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#undef TSFLAG_DESTRUCTIVE_INST_TYPE</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#undef TSFLAG_FALSE_LANE_TYPE</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#undef TSFLAG_INSTR_FLAGS</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#undef TSFLAG_SME_MATRIX_TYPE</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160; </div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AArch64.html#adf45e97d6e46b991fa7604fcfd62bac2">getSVEPseudoMap</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AArch64.html#a0be8ef5cd466708d68f127d3e2e156ae">getSVERevInstr</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AArch64.html#af70553c20e5491cad4fad3ce00af56fc">getSVENonRevInstr</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160; </div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AArch64.html#a0ffbe496b7d5843d2beb9b4054b080da">getSMEPseudoMap</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;}</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160; </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af0696650ebf608e7bfc64a5ac79f3704"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af0696650ebf608e7bfc64a5ac79f3704">llvm::AArch64InstrInfo::getTailDuplicateSize</a></div><div class="ttdeci">unsigned int getTailDuplicateSize(CodeGenOpt::Level OptLevel) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08301">AArch64InstrInfo.cpp:8301</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3">llvm::AArch64::DestructiveInstType</a></div><div class="ttdeci">DestructiveInstType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00561">AArch64InstrInfo.h:561</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa2bfd6e51621618cc84253fa9978daa0d">llvm::AArch64::ElementSizeNone</a></div><div class="ttdeci">@ ElementSizeNone</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00554">AArch64InstrInfo.h:554</a></div></div>
<div class="ttc" id="aAArch64RegisterInfo_8h_html"><div class="ttname"><a href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ae2f38a334980a3888a4fc55b8e9542ac"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">llvm::AArch64InstrInfo::suppressLdStPair</a></div><div class="ttdeci">static void suppressLdStPair(MachineInstr &amp;MI)</div><div class="ttdoc">Hint that pairing the given load or store is unprofitable.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02169">AArch64InstrInfo.cpp:2169</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a10ff9c7b29be1debe32fa6ba92256068"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">llvm::AArch64InstrInfo::isThroughputPattern</a></div><div class="ttdeci">bool isThroughputPattern(MachineCombinerPattern Pattern) const override</div><div class="ttdoc">Return true when a code sequence can improve throughput.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05392">AArch64InstrInfo.cpp:5392</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aAArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">AArch64ExpandPseudoInsts.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a298be1031f30bb6d33dda81a8fc572fc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">llvm::AArch64InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03475">AArch64InstrInfo.cpp:3475</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_a3287cf6d372c025dfa662057a353dbe7"><div class="ttname"><a href="AArch64InstrInfo_8h.html#a3287cf6d372c025dfa662057a353dbe7">TSFLAG_DESTRUCTIVE_INST_TYPE</a></div><div class="ttdeci">#define TSFLAG_DESTRUCTIVE_INST_TYPE(X)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00544">AArch64InstrInfo.h:544</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46">llvm::AArch64PACKey::ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00790">AArch64BaseInfo.h:790</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0ffbe496b7d5843d2beb9b4054b080da"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0ffbe496b7d5843d2beb9b4054b080da">llvm::AArch64::getSMEPseudoMap</a></div><div class="ttdeci">int getSMEPseudoMap(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a8997d907b1de0e1b433c59102335b06a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">llvm::AArch64InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01871">AArch64InstrInfo.cpp:1871</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1bf38b3bbe867377cde6e530a0256b29"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">llvm::AArch64InstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00079">AArch64InstrInfo.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a8802372ecac79ca18a5dcda12b70f48c">llvm::AArch64::FalseLanesZero</a></div><div class="ttdeci">@ FalseLanesZero</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00577">AArch64InstrInfo.h:577</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa6e4491d21c679ebbe32f408bd4a95384">llvm::AArch64::ElementSizeS</a></div><div class="ttdeci">@ ElementSizeS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00557">AArch64InstrInfo.h:557</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a8dc2c9caf2dbb5337725c3f2dc11f72f">llvm::AArch64FrameOffsetCanUpdate</a></div><div class="ttdeci">@ AArch64FrameOffsetCanUpdate</div><div class="ttdoc">Offset can apply, at least partly.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00440">AArch64InstrInfo.h:440</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1e330d75233f2f61fdb64b374f55ee04"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1e330d75233f2f61fdb64b374f55ee04">llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">If OffsetIsScalable is set to 'true', the offset is scaled by vscale.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02616">AArch64InstrInfo.cpp:2616</a></div></div>
<div class="ttc" id="aTypeSize_8h_html"><div class="ttname"><a href="TypeSize_8h.html">TypeSize.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a6d80df9ebba012ae0264f1a6bfefb887"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a6d80df9ebba012ae0264f1a6bfefb887">llvm::AArch64::InstrFlagIsPTestLike</a></div><div class="ttdeci">static const uint64_t InstrFlagIsPTestLike</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00583">AArch64InstrInfo.h:583</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34caf68cf94f58139b71c80a13c6d21e43c1">llvm::AArch64::SMEMatrixTypeMask</a></div><div class="ttdeci">@ SMEMatrixTypeMask</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00586">AArch64InstrInfo.h:586</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_a1574ad01c6812d8d7758ded60242f6d8"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#a1574ad01c6812d8d7758ded60242f6d8">llvm::UsedNZCV::V</a></div><div class="ttdeci">bool V</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00381">AArch64InstrInfo.h:381</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a90a17ebfc2faf34552e728b4bd90800c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a90a17ebfc2faf34552e728b4bd90800c">llvm::AArch64InstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02582">AArch64InstrInfo.cpp:2582</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3a91375dbee36ddeeee15b974e39782c"><div class="ttname"><a href="namespacellvm.html#a3a91375dbee36ddeeee15b974e39782c">llvm::getBLRCallOpcode</a></div><div class="ttdeci">unsigned getBLRCallOpcode(const MachineFunction &amp;MF)</div><div class="ttdoc">Return opcode to be used for indirect calls.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08305">AArch64InstrInfo.cpp:8305</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a482f66b2913dcfcc84a4cfeafc83e304"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a482f66b2913dcfcc84a4cfeafc83e304">llvm::AArch64InstrInfo::isPreLdSt</a></div><div class="ttdeci">static bool isPreLdSt(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is a pre-indexed load/store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03189">AArch64InstrInfo.cpp:3189</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a11e0c0c1465e563be81d564f2ba60abb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00091">AArch64InstrInfo.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9e7195b691e065ac34568c1b3340a3f8"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">llvm::AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06976">AArch64InstrInfo.cpp:6976</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda036efcf0f4eac932646d211f480528c3">llvm::MachineMemOperand::MOTargetFlag2</a></div><div class="ttdeci">@ MOTargetFlag2</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00151">MachineMemOperand.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a4c5be0dce0caceff8b457e09b8a998fc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a4c5be0dce0caceff8b457e09b8a998fc">llvm::AArch64InstrInfo::insertOutlinedCall</a></div><div class="ttdeci">MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, outliner::Candidate &amp;C) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08065">AArch64InstrInfo.cpp:8065</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a225bf56c837056189e19a6d525e9a93a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a225bf56c837056189e19a6d525e9a93a">llvm::AArch64InstrInfo::getElementSizeForOpcode</a></div><div class="ttdeci">uint64_t getElementSizeForOpcode(unsigned Opc) const</div><div class="ttdoc">Returns the vector element size (B, H, S or D) of an SVE opcode.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08288">AArch64InstrInfo.cpp:8288</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a23fc03605ab508eb40a5fb968a78e139"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01045">AArch64InstrInfo.cpp:1045</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00464">AArch64InstrInfo.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a117c27122f686eca6691089a9aecbc21"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a117c27122f686eca6691089a9aecbc21">llvm::AArch64InstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">std::optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is an instruction that moves/copies value from one register to an...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08147">AArch64InstrInfo.cpp:8147</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbe69ef233b07b4362366dcfc380abca"><div class="ttname"><a href="namespacellvm.html#acbe69ef233b07b4362366dcfc380abca">llvm::rewriteAArch64FrameIndex</a></div><div class="ttdeci">bool rewriteAArch64FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, StackOffset &amp;Offset, const AArch64InstrInfo *TII)</div><div class="ttdoc">rewriteAArch64FrameIndex - Rewrite MI to access 'Offset' bytes from the FP.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04747">AArch64InstrInfo.cpp:4747</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_ac59783f36d77fa9085d92d98d2ce3890"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#ac59783f36d77fa9085d92d98d2ce3890">llvm::UsedNZCV::operator|=</a></div><div class="ttdeci">UsedNZCV &amp; operator|=(const UsedNZCV &amp;UsedFlags)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00385">AArch64InstrInfo.h:385</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a918c01f70ad534a740d3dc2ad3af1a3f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a918c01f70ad534a740d3dc2ad3af1a3f">llvm::AArch64InstrInfo::isFpOrNEON</a></div><div class="ttdeci">static bool isFpOrNEON(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is FP or NEON.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03250">AArch64InstrInfo.cpp:3250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa86e49744f5bdd2e0dde6362eb361c36f">llvm::AArch64::ElementSizeB</a></div><div class="ttdeci">@ ElementSizeB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00555">AArch64InstrInfo.h:555</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ac8f7708d93adc55bcd69c2523a610d1f">llvm::AArch64::DestructiveTernaryCommWithRev</a></div><div class="ttdeci">@ DestructiveTernaryCommWithRev</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00571">AArch64InstrInfo.h:571</a></div></div>
<div class="ttc" id="anamespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00462">AArch64InstrInfo.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00214">MachineOutliner.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a989da0fe668d5de76ef2ccd3c04a8d35"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">llvm::AArch64InstrInfo::copyGPRRegTuple</a></div><div class="ttdeci">void copyGPRRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03450">AArch64InstrInfo.cpp:3450</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html">llvm::UsedNZCV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00377">AArch64InstrInfo.h:377</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a063c677656d8ba54d5960a332b7127f2">llvm::AArch64::DestructiveOther</a></div><div class="ttdeci">@ DestructiveOther</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00564">AArch64InstrInfo.h:564</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9b0a622dbae74cb8a4b9b87a8b559b25"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">llvm::AArch64InstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l07927">AArch64InstrInfo.cpp:7927</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34cad7cdfa4c052e2d822501a828a121ebed">llvm::AArch64::SMEMatrixTileH</a></div><div class="ttdeci">@ SMEMatrixTileH</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00589">AArch64InstrInfo.h:589</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46a8a67c950f093761829058d45fbc3f522"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a8a67c950f093761829058d45fbc3f522">llvm::AArch64PACKey::DB</a></div><div class="ttdeci">@ DB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00794">AArch64BaseInfo.h:794</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afb5cb35207b915f8db3811db32920094">llvm::AArch64FrameOffsetCannotUpdate</a></div><div class="ttdeci">@ AArch64FrameOffsetCannotUpdate</div><div class="ttdoc">Offset cannot apply.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00438">AArch64InstrInfo.h:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a5c41685529bfa4394f6b8f15207809c1"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">llvm::AArch64InstrInfo::isPairableLdStInst</a></div><div class="ttdeci">static bool isPairableLdStInst(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store may be paired with another.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02379">AArch64InstrInfo.cpp:2379</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0be8ef5cd466708d68f127d3e2e156ae"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0be8ef5cd466708d68f127d3e2e156ae">llvm::AArch64::getSVERevInstr</a></div><div class="ttdeci">int getSVERevInstr(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassAArch64GenInstrInfo_html"><div class="ttname"><a href="classAArch64GenInstrInfo.html">AArch64GenInstrInfo</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8d6c4616e2c2cc90d58377868eda6102"><div class="ttname"><a href="namespacellvm.html#a8d6c4616e2c2cc90d58377868eda6102">llvm::examineCFlagsUse</a></div><div class="ttdeci">std::optional&lt; UsedNZCV &gt; examineCFlagsUse(MachineInstr &amp;MI, MachineInstr &amp;CmpInstr, const TargetRegisterInfo &amp;TRI, SmallVectorImpl&lt; MachineInstr * &gt; *CCUseInstrs=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01650">AArch64InstrInfo.cpp:1650</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a11ca92463dc5dfc09bbe2ba2f3ea0c96"><div class="ttname"><a href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a></div><div class="ttdeci">In x86 we generate this spiffy xmm0 xmm0 ret in x86 we generate this which could be xmm1 movss xmm1 xmm0 ret In sse4 we could use insertps to make both better Here s another testcase that could use x3</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00547">README-SSE.txt:547</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">llvm::MachineMemOperand::MOTargetFlag1</a></div><div class="ttdeci">@ MOTargetFlag1</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00150">MachineMemOperand.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ac473d40b6b8803f2924e0c6751f51bf3"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">llvm::AArch64InstrInfo::getLoadStoreImmIdx</a></div><div class="ttdeci">static unsigned getLoadStoreImmIdx(unsigned Opc)</div><div class="ttdoc">Returns the index for the immediate for a given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02247">AArch64InstrInfo.cpp:2247</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2c635acfc68033798540dea72a03fced"><div class="ttname"><a href="namespacellvm.html#a2c635acfc68033798540dea72a03fced">llvm::getXPACOpcodeForKey</a></div><div class="ttdeci">static unsigned getXPACOpcodeForKey(AArch64PACKey::ID K)</div><div class="ttdoc">Return XPAC opcode to be used for a ptrauth strip using the given key.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00509">AArch64InstrInfo.h:509</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1">llvm::AArch64::FalseLaneType</a></div><div class="ttdeci">FalseLaneType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00575">AArch64InstrInfo.h:575</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a38f8066c29c8c7afd3906d08e8407282"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a38f8066c29c8c7afd3906d08e8407282">llvm::AArch64InstrInfo::isWhileOpcode</a></div><div class="ttdeci">bool isWhileOpcode(unsigned Opc) const</div><div class="ttdoc">Returns true if the opcode is for an SVE WHILE## instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08296">AArch64InstrInfo.cpp:8296</a></div></div>
<div class="ttc" id="anamespacellvm_html_adcbbc11398a037540fd4fbab96e6f6a4"><div class="ttname"><a href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">llvm::MOStridedAccess</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOStridedAccess</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00030">AArch64InstrInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00035">AArch64InstrInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab46fe6f7eb24fe0268c273a28452ecba"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">llvm::AArch64InstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01083">AArch64InstrInfo.cpp:1083</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_acb53158b2fba2683ec41c5873eb16a2f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">llvm::AArch64InstrInfo::isGPRZero</a></div><div class="ttdeci">static bool isGPRZero(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction set its full destination register to zero?</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02041">AArch64InstrInfo.cpp:2041</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9443e11ff036b633e23f360416d529e8"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9443e11ff036b633e23f360416d529e8">llvm::AArch64InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03820">AArch64InstrInfo.cpp:3820</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a55a90256e857e185aeaac9aabf606133"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a55a90256e857e185aeaac9aabf606133">llvm::AArch64::InstrFlagIsWhile</a></div><div class="ttdeci">static const uint64_t InstrFlagIsWhile</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00582">AArch64InstrInfo.h:582</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a944bf3cc625b6bf05e52bc6daa2cc47f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">llvm::AArch64InstrInfo::shouldOutlineFromFunctionByDefault</a></div><div class="ttdeci">bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08141">AArch64InstrInfo.cpp:8141</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_abe8ebb102b353daa82abe17d08054c6e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e">llvm::AArch64InstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns, bool DoRegPressureReduce) const override</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05547">AArch64InstrInfo.cpp:5547</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ab8903896a25679d038ebd3e8769233f6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">llvm::AArch64InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00494">AArch64InstrInfo.cpp:494</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a801e90197138f0d232f8efcf2426dd81"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">llvm::AArch64InstrInfo::isStridedAccess</a></div><div class="ttdeci">static bool isStridedAccess(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the given load or store is a strided memory access.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02176">AArch64InstrInfo.cpp:2176</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab2eca05a8b114785c6c9be6be67a9988">llvm::AArch64::DestructiveUnaryPassthru</a></div><div class="ttdeci">@ DestructiveUnaryPassthru</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00572">AArch64InstrInfo.h:572</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af01e300c1d03a13eb9edabea4ed9aef5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">llvm::AArch64InstrInfo::copyPhysRegTuple</a></div><div class="ttdeci">void copyPhysRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03423">AArch64InstrInfo.cpp:3423</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0f025e2cec1b7eb026b572b2d12800fd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">llvm::AArch64InstrInfo::isFPRCopy</a></div><div class="ttdeci">static bool isFPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename an FPR without modifying bits?</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02095">AArch64InstrInfo.cpp:2095</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a74804e3c6e291fe90c0cb697632dcf0e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">llvm::AArch64InstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdoc">AArch64 supports MachineCombiner.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04787">AArch64InstrInfo.cpp:4787</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">llvm::AArch64PACKey::IA</a></div><div class="ttdeci">@ IA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00791">AArch64BaseInfo.h:791</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca8c396337dc8d5ade1c935d04c45f3610">llvm::AArch64::SMEMatrixTileS</a></div><div class="ttdeci">@ SMEMatrixTileS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00590">AArch64InstrInfo.h:590</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1170c3796a8947456c2d7841642b96eb"><div class="ttname"><a href="namespacellvm.html#a1170c3796a8947456c2d7841642b96eb">llvm::createDefCFA</a></div><div class="ttdeci">MCCFIInstruction createDefCFA(const TargetRegisterInfo &amp;TRI, unsigned FrameReg, unsigned Reg, const StackOffset &amp;Offset, bool LastAdjustmentWasScalable=true)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04225">AArch64InstrInfo.cpp:4225</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a15b71869ae17ba55cfb477020eaadc19"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">llvm::AArch64InstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00212">AArch64InstrInfo.cpp:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6da"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6da">llvm::AArch64::ElementSizeType</a></div><div class="ttdeci">ElementSizeType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00552">AArch64InstrInfo.h:552</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3477f1dd30b1caa79a5216523b50ce8c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3477f1dd30b1caa79a5216523b50ce8c">llvm::AArch64InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01025">AArch64InstrInfo.cpp:1025</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a11e259103be968c42cfd9c607f12904a">llvm::AArch64FrameOffsetIsLegal</a></div><div class="ttdeci">@ AArch64FrameOffsetIsLegal</div><div class="ttdoc">Offset is legal.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00439">AArch64InstrInfo.h:439</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2aa16f9d03ff7a4744cc7b83b4c39ec4"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2aa16f9d03ff7a4744cc7b83b4c39ec4">llvm::AArch64InstrInfo::convertToFlagSettingOpc</a></div><div class="ttdeci">static unsigned convertToFlagSettingOpc(unsigned Opc)</div><div class="ttdoc">Return the opcode that set flags when possible.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02421">AArch64InstrInfo.cpp:2421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca536b8a43821c271ac2ac93c470fcae37">llvm::AArch64::SMEMatrixTileQ</a></div><div class="ttdeci">@ SMEMatrixTileQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00592">AArch64InstrInfo.h:592</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ada7a732b37b8e29a5113758fbf312d4e">llvm::AArch64::NotDestructive</a></div><div class="ttdeci">@ NotDestructive</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00563">AArch64InstrInfo.h:563</a></div></div>
<div class="ttc" id="anamespacellvm_html_a18dec717578f39bfcff50e325c2d27c5"><div class="ttname"><a href="namespacellvm.html#a18dec717578f39bfcff50e325c2d27c5">llvm::isAArch64FrameOffsetLegal</a></div><div class="ttdeci">int isAArch64FrameOffsetLegal(const MachineInstr &amp;MI, StackOffset &amp;Offset, bool *OutUseUnscaledOp=nullptr, unsigned *OutUnscaledOp=nullptr, int64_t *EmittableOffset=nullptr)</div><div class="ttdoc">Check if the Offset is a valid frame offset for MI.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04646">AArch64InstrInfo.cpp:4646</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46a4babe0d4b2a36f887f48dfeb4b4a7cc6"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a4babe0d4b2a36f887f48dfeb4b4a7cc6">llvm::AArch64PACKey::DA</a></div><div class="ttdeci">@ DA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00793">AArch64BaseInfo.h:793</a></div></div>
<div class="ttc" id="anamespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00481">AArch64InstrInfo.h:481</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a95f2850bc8948fe1629b4395cc3eac8a"><div class="ttname"><a href="README-SSE_8txt.html#a95f2850bc8948fe1629b4395cc3eac8a">x2</a></div><div class="ttdeci">gcc mainline compiles it x2(%rip)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3ed4919d637d0c25ecee9f7bd16f11b2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3ed4919d637d0c25ecee9f7bd16f11b2">llvm::AArch64InstrInfo::getUnscaledLdSt</a></div><div class="ttdeci">static std::optional&lt; unsigned &gt; getUnscaledLdSt(unsigned Opc)</div><div class="ttdoc">Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscale...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02217">AArch64InstrInfo.cpp:2217</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aea1877f1ea9ff547ae50f179902e2961"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aea1877f1ea9ff547ae50f179902e2961">llvm::AArch64InstrInfo::isPreLd</a></div><div class="ttdeci">static bool isPreLd(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is a pre-indexed load.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03163">AArch64InstrInfo.cpp:3163</a></div></div>
<div class="ttc" id="anamespacellvm_html_acecb758d131c550fcdf82d6211884138"><div class="ttname"><a href="namespacellvm.html#acecb758d131c550fcdf82d6211884138">llvm::MOSuppressPair</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOSuppressPair</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00028">AArch64InstrInfo.h:28</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_af7abfed88e18e1d45e98ffaf9da945be"><div class="ttname"><a href="AArch64InstrInfo_8h.html#af7abfed88e18e1d45e98ffaf9da945be">TSFLAG_INSTR_FLAGS</a></div><div class="ttdeci">#define TSFLAG_INSTR_FLAGS(X)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00546">AArch64InstrInfo.h:546</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_a45bff45182b5da58e31d988ef5826e69"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#a45bff45182b5da58e31d988ef5826e69">llvm::UsedNZCV::C</a></div><div class="ttdeci">bool C</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00380">AArch64InstrInfo.h:380</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2360ff10d0e52ff8bf237809c794de14"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2360ff10d0e52ff8bf237809c794de14">llvm::AArch64InstrInfo::getOutliningTypeImpl</a></div><div class="ttdeci">outliner::InstrType getOutliningTypeImpl(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l07698">AArch64InstrInfo.cpp:7698</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca7880d5bd9d368e1478d58c8ba6c2c0cd">llvm::AArch64::SMEMatrixArray</a></div><div class="ttdeci">@ SMEMatrixArray</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00593">AArch64InstrInfo.h:593</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a94cd6ca17535844dc42503cc7b6f32ef"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">llvm::AArch64InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00442">AArch64InstrInfo.cpp:442</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_afdc269c742e7e39baabcbc2e110bb8da"><div class="ttname"><a href="AArch64InstrInfo_8h.html#afdc269c742e7e39baabcbc2e110bb8da">TSFLAG_ELEMENT_SIZE_TYPE</a></div><div class="ttdeci">#define TSFLAG_ELEMENT_SIZE_TYPE(X)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00543">AArch64InstrInfo.h:543</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a438dbcc76b79fb10acb447ec5d141287">llvm::AArch64PACKey::IB</a></div><div class="ttdeci">@ IB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00792">AArch64BaseInfo.h:792</a></div></div>
<div class="ttc" id="anamespacellvm_html_adeaafd19e35dd177bb6c9daa0247fbda"><div class="ttname"><a href="namespacellvm.html#adeaafd19e35dd177bb6c9daa0247fbda">llvm::getAUTOpcodeForKey</a></div><div class="ttdeci">static unsigned getAUTOpcodeForKey(AArch64PACKey::ID K, bool Zero)</div><div class="ttdoc">Return AUT opcode to be used for a ptrauth auth using the given key, or its AUT*Z variant that doesn'...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00520">AArch64InstrInfo.h:520</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a8e7ea4a37a21caeb8c336ef3e95f8ee0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">llvm::AArch64InstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l07553">AArch64InstrInfo.cpp:7553</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a80ae2cc1410980d536c9032568832dab"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab">llvm::AArch64InstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l05863">AArch64InstrInfo.cpp:5863</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_abe2f97a45fb29b53c3258372c7baa7c6"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#abe2f97a45fb29b53c3258372c7baa7c6">llvm::UsedNZCV::N</a></div><div class="ttdeci">bool N</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00378">AArch64InstrInfo.h:378</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9577820d8006811afa3d9713624c1e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">llvm::AArch64InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02114">AArch64InstrInfo.cpp:2114</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af373607877e9c76b500c1942c86e8da2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af373607877e9c76b500c1942c86e8da2">llvm::AArch64InstrInfo::getNop</a></div><div class="ttdeci">MCInst getNop() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04782">AArch64InstrInfo.cpp:4782</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb26c86c4abcccbe5376b3f7e5e8af69"><div class="ttname"><a href="namespacellvm.html#adb26c86c4abcccbe5376b3f7e5e8af69">llvm::isNZCVTouchedInInstructionRange</a></div><div class="ttdeci">bool isNZCVTouchedInInstructionRange(const MachineInstr &amp;DefMI, const MachineInstr &amp;UseMI, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Return true if there is an instruction /after/ DefMI and before UseMI which either reads or clobbers ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04107">AArch64InstrInfo.cpp:4107</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdeci">@ NoFlags</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00083">MachineInstr.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a57639f2f066637e2f3571662526f213d"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a57639f2f066637e2f3571662526f213d">llvm::AArch64InstrInfo::getOutlinableRanges</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; MachineBasicBlock::iterator, MachineBasicBlock::iterator &gt; &gt; getOutlinableRanges(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l07584">AArch64InstrInfo.cpp:7584</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ac091833891ee8d22563063570f1cfad0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">llvm::AArch64InstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l07154">AArch64InstrInfo.cpp:7154</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aedb4c96bbe231a3c622b06e15fdb05cb"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">llvm::AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06988">AArch64InstrInfo.cpp:6988</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a9f95e557fb675ab6ef80f2fc4b8b3e01"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand</a></div><div class="ttdeci">MachineOperand &amp; getMemOpBaseRegImmOfsOffsetOperand(MachineInstr &amp;LdSt) const</div><div class="ttdoc">Return the immediate offset of the base register in a load/store LdSt.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02665">AArch64InstrInfo.cpp:2665</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a685d0f817c9260ea16202a9964652fe6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">llvm::AArch64InstrInfo::AArch64InstrInfo</a></div><div class="ttdeci">AArch64InstrInfo(const AArch64Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00072">AArch64InstrInfo.cpp:72</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c6206e8d8fd98ecca8ac2c785ee9491"><div class="ttname"><a href="namespacellvm.html#a7c6206e8d8fd98ecca8ac2c785ee9491">llvm::emitFrameOffset</a></div><div class="ttdeci">void emitFrameOffset(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, StackOffset Offset, const TargetInstrInfo *TII, MachineInstr::MIFlag=MachineInstr::NoFlags, bool SetNZCV=false, bool NeedsWinCFI=false, bool *HasWinCFI=nullptr, bool EmitCFAOffset=false, StackOffset InitialOffset={}, unsigned FrameReg=AArch64::SP)</div><div class="ttdoc">emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg plus Offset.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04402">AArch64InstrInfo.cpp:4402</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00082">MachineInstr.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00273">MachineBasicBlock.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1c6c6052f4f028c5fc16a59cce34dd14"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1c6c6052f4f028c5fc16a59cce34dd14">llvm::AArch64InstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, unsigned NumLoads, unsigned NumBytes) const override</div><div class="ttdoc">Detect opportunities for ldp/stp formation.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03336">AArch64InstrInfo.cpp:3336</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2a037132ef2f33daa0522efe92a983ed"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">llvm::AArch64InstrInfo::isGPRCopy</a></div><div class="ttdeci">static bool isGPRCopy(const MachineInstr &amp;MI)</div><div class="ttdoc">Does this instruction rename a GPR without modifying bits?</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02065">AArch64InstrInfo.cpp:2065</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlockSections_8cpp_source.html#l00137">BasicBlockSections.cpp:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af93867ed83dede2b0063fbaa26a3086d"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af93867ed83dede2b0063fbaa26a3086d">llvm::AArch64InstrInfo::isPTestLikeOpcode</a></div><div class="ttdeci">bool isPTestLikeOpcode(unsigned Opc) const</div><div class="ttdoc">Returns true if the opcode is for an SVE instruction that sets the condition codes as if it's results...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08292">AArch64InstrInfo.cpp:8292</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1a9f0d21044a64e7e86fc6166d6e8f2766">llvm::AArch64::FalseLanesMask</a></div><div class="ttdeci">@ FalseLanesMask</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00576">AArch64InstrInfo.h:576</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_acb8985e96f5a8a270fc9d57fc8c99920"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">llvm::AArch64InstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06970">AArch64InstrInfo.cpp:6970</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset holds a fixed and a scalable offset in bytes.</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00036">TypeSize.h:36</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca526a486a03afccf263db35c9787ab1b7">llvm::AArch64::SMEMatrixNone</a></div><div class="ttdeci">@ SMEMatrixNone</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00587">AArch64InstrInfo.h:587</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca26cc0741b10bb30bdc3ecfbe57a00bb4">llvm::AArch64::SMEMatrixTileB</a></div><div class="ttdeci">@ SMEMatrixTileB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00588">AArch64InstrInfo.h:588</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2fe077e55074778fb173f0f5cc8f5ca2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2fe077e55074778fb173f0f5cc8f5ca2">llvm::AArch64InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00602">AArch64InstrInfo.cpp:602</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a74f4174a5d158b611050cdf7abd04b58"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">llvm::AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l07005">AArch64InstrInfo.cpp:7005</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d06cb3e2d54e1ceadb295cf61c127ec">llvm::AArch64::DestructiveUnary</a></div><div class="ttdeci">@ DestructiveUnary</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00565">AArch64InstrInfo.h:565</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a06abc64620fa2741d4756f05c337c9aa"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a06abc64620fa2741d4756f05c337c9aa">llvm::AArch64InstrInfo::decomposeStackOffsetForFrameOffsets</a></div><div class="ttdeci">static void decomposeStackOffsetForFrameOffsets(const StackOffset &amp;Offset, int64_t &amp;NumBytes, int64_t &amp;NumPredicateVectors, int64_t &amp;NumDataVectors)</div><div class="ttdoc">Returns the offset in parts to which this frame offset can be decomposed for the purpose of describin...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04137">AArch64InstrInfo.cpp:4137</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa26a9036d8df05103ba023c211af2a2fd">llvm::AArch64::ElementSizeD</a></div><div class="ttdeci">@ ElementSizeD</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00558">AArch64InstrInfo.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a402d07e412b1466bf04c19cfde24de49"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">llvm::AArch64InstrInfo::hasUnscaledLdStOffset</a></div><div class="ttdeci">static bool hasUnscaledLdStOffset(unsigned Opc)</div><div class="ttdoc">Return true if it has an unscaled load/store offset.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02182">AArch64InstrInfo.cpp:2182</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af66bca919a5501ae9f377298fd684864"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af66bca919a5501ae9f377298fd684864">llvm::AArch64InstrInfo::getLdStBaseOp</a></div><div class="ttdeci">static const MachineOperand &amp; getLdStBaseOp(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns the base register operator of a load/store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03213">AArch64InstrInfo.cpp:3213</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7663d9ec7fc1457a7d7f3eeaeb3b356a"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7663d9ec7fc1457a7d7f3eeaeb3b356a">llvm::AArch64InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03976">AArch64InstrInfo.cpp:3976</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a23bfbcda0e3522bc7ca5a7ca894d4ae5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">llvm::AArch64InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const AArch64RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00045">AArch64InstrInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_html_abcbcb9cd48f8f0399387bfa5c2b6e80d"><div class="ttname"><a href="namespacellvm.html#abcbcb9cd48f8f0399387bfa5c2b6e80d">llvm::getPACOpcodeForKey</a></div><div class="ttdeci">static unsigned getPACOpcodeForKey(AArch64PACKey::ID K, bool Zero)</div><div class="ttdoc">Return PAC opcode to be used for a ptrauth sign using the given key, or its PAC*Z variant that doesn'...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00532">AArch64InstrInfo.h:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a6ba8f62a5514943195111193dfd7ae08"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6ba8f62a5514943195111193dfd7ae08">llvm::AArch64InstrInfo::isPairedLdSt</a></div><div class="ttdeci">static bool isPairedLdSt(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is a paired load/store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03193">AArch64InstrInfo.cpp:3193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a312eeb238c2ad5ab45e23b277da66655">llvm::AArch64::DestructiveBinaryShImmUnpred</a></div><div class="ttdeci">@ DestructiveBinaryShImmUnpred</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00567">AArch64InstrInfo.h:567</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a4d52ee98b63ac121fc09f1a5b04358ed"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a4d52ee98b63ac121fc09f1a5b04358ed">llvm::AArch64InstrInfo::getAddrModeFromMemoryOp</a></div><div class="ttdeci">std::optional&lt; ExtAddrMode &gt; getAddrModeFromMemoryOp(const MachineInstr &amp;MemI, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02598">AArch64InstrInfo.cpp:2598</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a195a0fee60fb5a1164767ec13d9729dd"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a195a0fee60fb5a1164767ec13d9729dd">llvm::AArch64InstrInfo::isAddImmediate</a></div><div class="ttdeci">std::optional&lt; RegImmPair &gt; isAddImmediate(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08167">AArch64InstrInfo.cpp:8167</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">llvm::ISD::BR</a></div><div class="ttdeci">@ BR</div><div class="ttdoc">Control flow instructions. These all have token chains.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00981">ISDOpcodes.h:981</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daabba4d0fbf16c6ed6a4a264351f1441e8">llvm::AArch64::ElementSizeMask</a></div><div class="ttdeci">@ ElementSizeMask</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00553">AArch64InstrInfo.h:553</a></div></div>
<div class="ttc" id="aclassllvm_1_1TypeSize_html"><div class="ttname"><a href="classllvm_1_1TypeSize.html">llvm::TypeSize</a></div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00314">TypeSize.h:314</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aaab2023296750137637c02807f30ef25"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaab2023296750137637c02807f30ef25">llvm::AArch64InstrInfo::getMemOpInfo</a></div><div class="ttdeci">static bool getMemOpInfo(unsigned Opcode, TypeSize &amp;Scale, unsigned &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</div><div class="ttdoc">Returns true if opcode Opc is a memory operation.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02672">AArch64InstrInfo.cpp:2672</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a5d4b2d85cc2cd3a994c3a731eae4ff70">llvm::AArch64::DestructiveInstTypeMask</a></div><div class="ttdeci">@ DestructiveInstTypeMask</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00562">AArch64InstrInfo.h:562</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aaa692777da741a4f7da2822b9f154a42"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">llvm::AArch64InstrInfo::isLdStPairSuppressed</a></div><div class="ttdeci">static bool isLdStPairSuppressed(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if pairing the given load or store is hinted to be unprofitable.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02162">AArch64InstrInfo.cpp:2162</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aff8cfe59027e5ffa1af1ff646a2da516"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aff8cfe59027e5ffa1af1ff646a2da516">llvm::AArch64InstrInfo::decomposeStackOffsetForDwarfOffsets</a></div><div class="ttdeci">static void decomposeStackOffsetForDwarfOffsets(const StackOffset &amp;Offset, int64_t &amp;ByteSized, int64_t &amp;VGSized)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04118">AArch64InstrInfo.cpp:4118</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a51f54f2b0fd916f4c01b600905180782"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a51f54f2b0fd916f4c01b600905180782">llvm::AArch64InstrInfo::analyzeBranchPredicate</a></div><div class="ttdeci">bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00351">AArch64InstrInfo.cpp:351</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a029c7ad54d8731492ed559aa860e3395"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a029c7ad54d8731492ed559aa860e3395">llvm::AArch64InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00651">AArch64InstrInfo.cpp:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_abc0f8152bb9c4cdd79a31196933bb5df"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#abc0f8152bb9c4cdd79a31196933bb5df">llvm::AArch64InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, int64_t CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01457">AArch64InstrInfo.cpp:1457</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a2d997a80040d5eea603cf8ca302c2dbc"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">llvm::AArch64InstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00203">AArch64InstrInfo.cpp:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ab9d09a98448a81fe45e62295fbd5b5f7">llvm::AArch64::DestructiveBinaryComm</a></div><div class="ttdeci">@ DestructiveBinaryComm</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00569">AArch64InstrInfo.h:569</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_ac8eb75ab10dd8c899fd76221bec7cf48"><div class="ttname"><a href="AArch64InstrInfo_8h.html#ac8eb75ab10dd8c899fd76221bec7cf48">TSFLAG_FALSE_LANE_TYPE</a></div><div class="ttdeci">#define TSFLAG_FALSE_LANE_TYPE(X)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00545">AArch64InstrInfo.h:545</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3d42df7595bb7da318e52023ffe95226"><div class="ttname"><a href="namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">llvm::AArch64FrameOffsetStatus</a></div><div class="ttdeci">AArch64FrameOffsetStatus</div><div class="ttdoc">Use to report the frame offset status in isAArch64FrameOffsetLegal.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00437">AArch64InstrInfo.h:437</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34ca20d3d584b9dfef1378e9cbe2850c9cff">llvm::AArch64::SMEMatrixTileD</a></div><div class="ttdeci">@ SMEMatrixTileD</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00591">AArch64InstrInfo.h:591</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a9949c4c0d4c07b3b489ccbb1a9703deb">llvm::AArch64::DestructiveBinary</a></div><div class="ttdeci">@ DestructiveBinary</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00568">AArch64InstrInfo.h:568</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition:</b> <a href="FileCheckImpl_8h_source.html#l00614">FileCheckImpl.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4e2ae70bf78866dd55545718e470c323"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01265">TargetInstrInfo.h:1265</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a64505b70265bcadc4993631d532a5fd5"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">llvm::AArch64InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04464">AArch64InstrInfo.cpp:4464</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a0650a7436e6924414e9d28b7b7cbfd66"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a0650a7436e6924414e9d28b7b7cbfd66">llvm::AArch64InstrInfo::isQForm</a></div><div class="ttdeci">static bool isQForm(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is in Q form (128 bit operands)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03236">AArch64InstrInfo.cpp:3236</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_af3f54f8d3913945d66d952527d20a025"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#af3f54f8d3913945d66d952527d20a025">llvm::UsedNZCV::Z</a></div><div class="ttdeci">bool Z</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00379">AArch64InstrInfo.h:379</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">AArch64ExpandPseudoInsts.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aab3d65d6e0daa1da2c564a3803f207b2"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aab3d65d6e0daa1da2c564a3803f207b2">llvm::AArch64InstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst, bool Invert) const override</div><div class="ttdoc">Return true when Inst is associative and commutative so that it can be reassociated.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04947">AArch64InstrInfo.cpp:4947</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_adf45e97d6e46b991fa7604fcfd62bac2"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#adf45e97d6e46b991fa7604fcfd62bac2">llvm::AArch64::getSVEPseudoMap</a></div><div class="ttdeci">int getSVEPseudoMap(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a791f9b87aba84585f9777360bb26d84b"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a791f9b87aba84585f9777360bb26d84b">llvm::AArch64InstrInfo::isExtendLikelyToBeFolded</a></div><div class="ttdeci">bool isExtendLikelyToBeFolded(MachineInstr &amp;ExtMI, MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08268">AArch64InstrInfo.cpp:8268</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3111bf1fd6e9282ec7a9b14b3a3cae3e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">llvm::AArch64InstrInfo::getLdStOffsetOp</a></div><div class="ttdeci">static const MachineOperand &amp; getLdStOffsetOp(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns the the immediate offset operator of a load/store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03221">AArch64InstrInfo.cpp:3221</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a43d75eef1ce19e91ce70d4b964b1bf42"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a43d75eef1ce19e91ce70d4b964b1bf42">llvm::AArch64InstrInfo::hasUnscaledLdStOffset</a></div><div class="ttdeci">static bool hasUnscaledLdStOffset(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00081">AArch64InstrInfo.h:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7cca5afbdfdcb468161ffe0b888668d0"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">llvm::AArch64InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00401">AArch64InstrInfo.cpp:401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3a608a22b649a4064f9069daa0d3c94224">llvm::AArch64::DestructiveBinaryImm</a></div><div class="ttdeci">@ DestructiveBinaryImm</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00566">AArch64InstrInfo.h:566</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9185ad5ca0c71ea4d0cf8baaf80415f3ae895a7ece5dad8d4828eea671fd45c1f">llvm::AArch64::DestructiveBinaryCommWithRev</a></div><div class="ttdeci">@ DestructiveBinaryCommWithRev</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00570">AArch64InstrInfo.h:570</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af269ff6efde917e353e6652a11e473ec"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(unsigned Opc)</div><div class="ttdoc">Scaling factor for (scaled or unscaled) load or store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03091">AArch64InstrInfo.cpp:3091</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html_a6ac29d620592992de156f8d526e3b1ae"><div class="ttname"><a href="AArch64InstrInfo_8h.html#a6ac29d620592992de156f8d526e3b1ae">TSFLAG_SME_MATRIX_TYPE</a></div><div class="ttdeci">#define TSFLAG_SME_MATRIX_TYPE(X)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00547">AArch64InstrInfo.h:547</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeGenOpt_html_ad7e52174abb1cfb84238ad1ac475ee36"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdoc">Code generation optimization level.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00057">CodeGen.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af0bbac5dd9f698f2c73477c4e5f36b60"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">llvm::AArch64InstrInfo::optimizeCondBranch</a></div><div class="ttdeci">bool optimizeCondBranch(MachineInstr &amp;MI) const override</div><div class="ttdoc">Replace csincr-branch sequence by simple conditional branch.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l06832">AArch64InstrInfo.cpp:6832</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ad11fff0bd7672635d1cabedca7be31c6"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ad11fff0bd7672635d1cabedca7be31c6">llvm::AArch64InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l01112">AArch64InstrInfo.cpp:1112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_aa0d273e9581758beab0f2fae0f04c34c"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aa0d273e9581758beab0f2fae0f04c34c">llvm::AArch64::SMEMatrixType</a></div><div class="ttdeci">SMEMatrixType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00585">AArch64InstrInfo.h:585</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a796a2f531a01a5d72a58920fa8ec61b9"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">llvm::AArch64InstrInfo::isFalkorShiftExtFast</a></div><div class="ttdeci">static bool isFalkorShiftExtFast(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if the instruction has a shift by immediate that can be executed in one cycle less.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00876">AArch64InstrInfo.cpp:876</a></div></div>
<div class="ttc" id="anamespacellvm_html_a133ece1ebe8f30b0e292213ab8c16753"><div class="ttname"><a href="namespacellvm.html#a133ece1ebe8f30b0e292213ab8c16753">llvm::isPTrueOpcode</a></div><div class="ttdeci">static bool isPTrueOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00493">AArch64InstrInfo.h:493</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00038">AArch64Subtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af28ada2e1e13faab18ee3746c01e684c"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">llvm::AArch64InstrInfo::isCandidateToMergeOrPair</a></div><div class="ttdeci">bool isCandidateToMergeOrPair(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if this is a load/store that can be potentially paired/merged.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02513">AArch64InstrInfo.cpp:2513</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2cd95c4fd57b9c1804bc70a37ac24574"><div class="ttname"><a href="namespacellvm.html#a2cd95c4fd57b9c1804bc70a37ac24574">llvm::createCFAOffset</a></div><div class="ttdeci">MCCFIInstruction createCFAOffset(const TargetRegisterInfo &amp;MRI, unsigned Reg, const StackOffset &amp;OffsetFromDefCFA)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l04239">AArch64InstrInfo.cpp:4239</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a7a1bb4352b705901de9836f44ad326f4"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a7a1bb4352b705901de9836f44ad326f4">llvm::AArch64InstrInfo::describeLoadedValue</a></div><div class="ttdeci">std::optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l08241">AArch64InstrInfo.cpp:8241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a0c2254380bc875ff7a0c0631c45a05a1aab2740986b96806d2a1f0dc5e7d3261e">llvm::AArch64::FalseLanesUndef</a></div><div class="ttdeci">@ FalseLanesUndef</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00578">AArch64InstrInfo.h:578</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_af70553c20e5491cad4fad3ce00af56fc"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#af70553c20e5491cad4fad3ce00af56fc">llvm::AArch64::getSVENonRevInstr</a></div><div class="ttdeci">int getSVENonRevInstr(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a61af0a6c92c6e41f81dcead5ef46a4a7"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a61af0a6c92c6e41f81dcead5ef46a4a7">llvm::AArch64InstrInfo::isPreSt</a></div><div class="ttdeci">static bool isPreSt(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is a pre-indexed store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03176">AArch64InstrInfo.cpp:3176</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a1990769eead413855ac08a24140f3175"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">llvm::AArch64InstrInfo::isSubregFoldable</a></div><div class="ttdeci">bool isSubregFoldable() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00195">AArch64InstrInfo.h:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_ade267f03d50e04004e9ef2019ce25738"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">llvm::AArch64InstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00797">AArch64InstrInfo.cpp:797</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a52619cc1f9c5c3029a03a6c956b32595"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">llvm::AArch64InstrInfo::isSEHInstruction</a></div><div class="ttdeci">static bool isSEHInstruction(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the instructions is a SEH instruciton used for unwinding on Windows.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00998">AArch64InstrInfo.cpp:998</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_abb85cb5e394d43767d67d067075a7b4f"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">llvm::AArch64InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02137">AArch64InstrInfo.cpp:2137</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="astructllvm_1_1UsedNZCV_html_a5059ec85dcd9c74a861acc8ae3107e8d"><div class="ttname"><a href="structllvm_1_1UsedNZCV.html#a5059ec85dcd9c74a861acc8ae3107e8d">llvm::UsedNZCV::UsedNZCV</a></div><div class="ttdeci">UsedNZCV()=default</div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass.</div><div class="ttdef"><b>Definition:</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_aa61674464afddf4b2a24ab65f3833233"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">llvm::AArch64InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l00233">AArch64InstrInfo.cpp:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a41a022b24374a579418d7d2476e6daa9c56a686c669bc5f183fe934b739fa7a">llvm::AArch64::ElementSizeH</a></div><div class="ttdeci">@ ElementSizeH</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00556">AArch64InstrInfo.h:556</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:08:51 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
