

================================================================
== Vitis HLS Report for 'upzero'
================================================================
* Date:           Wed Jul  2 17:51:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.202 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- upzero_label10  |       12|       12|         2|          -|          -|     6|        no|
        |- upzero_label11  |       12|       12|         2|          -|          -|     6|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 4 
3 --> 2 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln535 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:535]   --->   Operation 9 'specpipeline' 'specpipeline_ln535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dlt_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dlt" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:535]   --->   Operation 10 'read' 'dlt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dlti_addr = getelementptr i16 %dlti, i64 0, i64 0" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:535]   --->   Operation 11 'getelementptr' 'dlti_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln535 = icmp_eq  i16 %dlt_read, i16 0" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:535]   --->   Operation 12 'icmp' 'icmp_ln535' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln535 = br i1 %icmp_ln535, void %upzero_label11, void %for.inc.preheader" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:535]   --->   Operation 14 'br' 'br_ln535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln543 = sext i16 %dlt_read" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:543]   --->   Operation 15 'sext' 'sext_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 0, i3 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532]   --->   Operation 16 'store' 'store_ln532' <Predicate = (!icmp_ln535)> <Delay = 0.41>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:543]   --->   Operation 17 'br' 'br_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 0, i3 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532]   --->   Operation 18 'store' 'store_ln532' <Predicate = (icmp_ln535)> <Delay = 0.41>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537]   --->   Operation 19 'br' 'br_ln537' <Predicate = (icmp_ln535)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:543]   --->   Operation 20 'load' 'i_2' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.57ns)   --->   "%icmp_ln543 = icmp_eq  i3 %i_2, i3 6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:543]   --->   Operation 21 'icmp' 'icmp_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln543 = add i3 %i_2, i3 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:543]   --->   Operation 22 'add' 'add_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln543 = br i1 %icmp_ln543, void %for.body7.split, void %if.end27.loopexit" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:543]   --->   Operation 23 'br' 'br_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln543 = zext i3 %i_2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:543]   --->   Operation 24 'zext' 'zext_ln543' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%dlti_addr_1 = getelementptr i16 %dlti, i64 0, i64 %zext_ln543" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:545]   --->   Operation 25 'getelementptr' 'dlti_addr_1' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.68ns)   --->   "%dlti_load = load i3 %dlti_addr_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:545]   --->   Operation 26 'load' 'dlti_load' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bli_addr_1 = getelementptr i32 %bli, i64 0, i64 %zext_ln543" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:549]   --->   Operation 27 'getelementptr' 'bli_addr_1' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.69ns)   --->   "%bli_load_1 = load i3 %bli_addr_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:549]   --->   Operation 28 'load' 'bli_load_1' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 29 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln543, i3 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532]   --->   Operation 29 'store' 'store_ln532' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.41>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537]   --->   Operation 31 'load' 'i_1' <Predicate = (icmp_ln535)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.57ns)   --->   "%icmp_ln537 = icmp_eq  i3 %i_1, i3 6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537]   --->   Operation 32 'icmp' 'icmp_ln537' <Predicate = (icmp_ln535)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln537 = add i3 %i_1, i3 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537]   --->   Operation 33 'add' 'add_ln537' <Predicate = (icmp_ln535)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537, void %for.inc.split, void %if.end27.loopexit7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537]   --->   Operation 34 'br' 'br_ln537' <Predicate = (icmp_ln535)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i3 %i_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537]   --->   Operation 35 'zext' 'zext_ln537' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bli_addr = getelementptr i32 %bli, i64 0, i64 %zext_ln537" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539]   --->   Operation 36 'getelementptr' 'bli_addr' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.69ns)   --->   "%bli_load = load i3 %bli_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539]   --->   Operation 37 'load' 'bli_load' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 38 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln537, i3 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532]   --->   Operation 38 'store' 'store_ln532' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.41>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 39 'br' 'br_ln0' <Predicate = (icmp_ln535 & icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dlti_addr_2 = getelementptr i16 %dlti, i64 0, i64 4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:555]   --->   Operation 40 'getelementptr' 'dlti_addr_2' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.68ns)   --->   "%dlti_load_1 = load i3 %dlti_addr_2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:555]   --->   Operation 41 'load' 'dlti_load_1' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dlti_addr_4 = getelementptr i16 %dlti, i64 0, i64 3" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:556]   --->   Operation 42 'getelementptr' 'dlti_addr_4' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.68ns)   --->   "%dlti_load_2 = load i3 %dlti_addr_4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:556]   --->   Operation 43 'load' 'dlti_load_2' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 4.20>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:544]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:551]   --->   Operation 45 'specloopname' 'specloopname_ln551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.68ns)   --->   "%dlti_load = load i3 %dlti_addr_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:545]   --->   Operation 46 'load' 'dlti_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i16 %dlti_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:545]   --->   Operation 47 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.94ns)   --->   "%mul_ln545 = mul i32 %sext_ln545, i32 %sext_ln543" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:545]   --->   Operation 48 'mul' 'mul_ln545' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%sext_ln545_1 = sext i32 %mul_ln545" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:545]   --->   Operation 49 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_1, i32 63" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:545]   --->   Operation 50 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%select_ln549 = select i1 %tmp, i32 4294967168, i32 128" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:549]   --->   Operation 51 'select' 'select_ln549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (0.69ns)   --->   "%bli_load_1 = load i3 %bli_addr_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:549]   --->   Operation 52 'load' 'bli_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln549 = sext i32 %bli_load_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:549]   --->   Operation 53 'sext' 'sext_ln549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %bli_load_1, i8 0" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:549]   --->   Operation 54 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.96ns)   --->   "%sub_ln549 = sub i40 %shl_ln1, i40 %sext_ln549" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:549]   --->   Operation 55 'sub' 'sub_ln549' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%wd3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549, i32 8, i32 39" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:549]   --->   Operation 56 'partselect' 'wd3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln550 = add i32 %wd3, i32 %select_ln549" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:550]   --->   Operation 57 'add' 'add_ln550' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln550 = store i32 %add_ln550, i3 %bli_addr_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:550]   --->   Operation 58 'store' 'store_ln550' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:543]   --->   Operation 59 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.36>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:538]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:540]   --->   Operation 61 'specloopname' 'specloopname_ln540' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (0.69ns)   --->   "%bli_load = load i3 %bli_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539]   --->   Operation 62 'load' 'bli_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i32 %bli_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539]   --->   Operation 63 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %bli_load, i8 0" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539]   --->   Operation 64 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.96ns)   --->   "%sub_ln539 = sub i40 %shl_ln, i40 %sext_ln539" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539]   --->   Operation 65 'sub' 'sub_ln539' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539, i32 8, i32 39" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539]   --->   Operation 66 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln539 = store i32 %trunc_ln, i3 %bli_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539]   --->   Operation 67 'store' 'store_ln539' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537]   --->   Operation 68 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.68>
ST_5 : Operation 69 [1/2] (0.68ns)   --->   "%dlti_load_1 = load i3 %dlti_addr_2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:555]   --->   Operation 69 'load' 'dlti_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 70 [1/2] (0.68ns)   --->   "%dlti_load_2 = load i3 %dlti_addr_4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:556]   --->   Operation 70 'load' 'dlti_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%dlti_addr_5 = getelementptr i16 %dlti, i64 0, i64 2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:557]   --->   Operation 71 'getelementptr' 'dlti_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (0.68ns)   --->   "%dlti_load_3 = load i3 %dlti_addr_5" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:557]   --->   Operation 72 'load' 'dlti_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%dlti_addr_6 = getelementptr i16 %dlti, i64 0, i64 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:558]   --->   Operation 73 'getelementptr' 'dlti_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (0.68ns)   --->   "%dlti_load_4 = load i3 %dlti_addr_6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:558]   --->   Operation 74 'load' 'dlti_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 6 <SV = 3> <Delay = 0.68>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%dlti_addr_3 = getelementptr i16 %dlti, i64 0, i64 5" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:555]   --->   Operation 75 'getelementptr' 'dlti_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.68ns)   --->   "%store_ln555 = store i16 %dlti_load_1, i3 %dlti_addr_3" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:555]   --->   Operation 76 'store' 'store_ln555' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 77 [1/2] (0.68ns)   --->   "%dlti_load_3 = load i3 %dlti_addr_5" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:557]   --->   Operation 77 'load' 'dlti_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 78 [1/2] (0.68ns)   --->   "%dlti_load_4 = load i3 %dlti_addr_6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:558]   --->   Operation 78 'load' 'dlti_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 79 [2/2] (0.68ns)   --->   "%dlti_load_5 = load i3 %dlti_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:559]   --->   Operation 79 'load' 'dlti_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 80 [1/1] (0.68ns)   --->   "%store_ln560 = store i16 %dlt_read, i3 %dlti_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:560]   --->   Operation 80 'store' 'store_ln560' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 7 <SV = 4> <Delay = 0.68>
ST_7 : Operation 81 [1/1] (0.68ns)   --->   "%store_ln556 = store i16 %dlti_load_2, i3 %dlti_addr_2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:556]   --->   Operation 81 'store' 'store_ln556' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 82 [1/1] (0.68ns)   --->   "%store_ln557 = store i16 %dlti_load_3, i3 %dlti_addr_4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:557]   --->   Operation 82 'store' 'store_ln557' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 83 [1/2] (0.68ns)   --->   "%dlti_load_5 = load i3 %dlti_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:559]   --->   Operation 83 'load' 'dlti_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 8 <SV = 5> <Delay = 0.68>
ST_8 : Operation 84 [1/1] (0.68ns)   --->   "%store_ln558 = store i16 %dlti_load_4, i3 %dlti_addr_5" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:558]   --->   Operation 84 'store' 'store_ln558' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_8 : Operation 85 [1/1] (0.68ns)   --->   "%store_ln559 = store i16 %dlti_load_5, i3 %dlti_addr_6" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:559]   --->   Operation 85 'store' 'store_ln559' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln561 = ret" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:561]   --->   Operation 86 'ret' 'ret_ln561' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.205ns
The critical path consists of the following:
	wire read operation ('dlt_read', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:535) on port 'dlt' (/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:535) [5]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln535', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:535) [7]  (0.785 ns)
	'store' operation 0 bit ('store_ln532', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532) of constant 0 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532 [43]  (0.420 ns)

 <State 2>: 0.992ns
The critical path consists of the following:
	'load' operation 3 bit ('i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537) on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln537', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537) [47]  (0.572 ns)
	'store' operation 0 bit ('store_ln532', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532) of variable 'add_ln537', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:537 on local variable 'i', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:532 [61]  (0.420 ns)

 <State 3>: 4.202ns
The critical path consists of the following:
	'load' operation 16 bit ('dlti_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:545) on array 'dlti' [24]  (0.683 ns)
	'mul' operation 32 bit ('mul_ln545', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:545) [26]  (1.940 ns)
	'select' operation 32 bit ('select_ln549', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:549) [29]  (0.000 ns)
	'add' operation 32 bit ('add_ln550', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:550) [36]  (0.880 ns)
	'store' operation 0 bit ('store_ln550', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:550) of variable 'add_ln550', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:550 on array 'bli' [37]  (0.699 ns)

 <State 4>: 2.362ns
The critical path consists of the following:
	'load' operation 32 bit ('bli_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539) on array 'bli' [55]  (0.699 ns)
	'sub' operation 40 bit ('sub_ln539', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539) [58]  (0.964 ns)
	'store' operation 0 bit ('store_ln539', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539) of variable 'trunc_ln', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:539 on array 'bli' [60]  (0.699 ns)

 <State 5>: 0.683ns
The critical path consists of the following:
	'load' operation 16 bit ('dlti_load_1', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:555) on array 'dlti' [67]  (0.683 ns)

 <State 6>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('dlti_addr_3', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:555) [68]  (0.000 ns)
	'store' operation 0 bit ('store_ln555', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:555) of variable 'dlti_load_1', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:555 on array 'dlti' [69]  (0.683 ns)

 <State 7>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln556', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:556) of variable 'dlti_load_2', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:556 on array 'dlti' [72]  (0.683 ns)

 <State 8>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln558', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:558) of variable 'dlti_load_4', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:558 on array 'dlti' [78]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
