{"vcs1":{"timestamp_begin":1739961767.663111935, "rt":3.36, "ut":3.15, "st":0.17}}
{"vcselab":{"timestamp_begin":1739961771.109434457, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739961771.434315676, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739961767.363945501}
{"VCS_COMP_START_TIME": 1739961767.363945501}
{"VCS_COMP_END_TIME": 1739961771.735690139}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287892}}
{"vcselab": {"peak_mem": 150356}}
