module mux_reg(
    input [7:0]a,b,c,d,
    input [1:0]select,
    input clock,
    output reg [7:0] y
    );
always@(posedge clock)
    case (select)
        0: y<=a; //non-blocking
        1: y<=b; //same result with =
        2: y<=c;
        3: y<=d;
        default: y<=8'bx;
    endcase
endmodule
