Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue May 26 11:18:33 2015
| Host              : WK49-Ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 161 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.078        0.000                      0                 1239        0.047        0.000                      0                 1239        0.264        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
hdmi_clk_pin                       {0.000 6.500}        13.000          76.923          
  CLK_OUT_5x_hdmi_clk              {0.000 1.300}        2.600           384.615         
    dvi2rgb_0_PixelClk             {0.000 5.200}        13.000          76.923          
  clkfbout_hdmi_clk                {0.000 6.500}        13.000          76.923          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  6.751        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          1.078        0.000                      0                  345        0.169        0.000                      0                  345        0.264        0.000                       0                   164  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     12.633        0.000                       0                     3  
hdmi_clk_pin                                                                                                                                                                        11.751        0.000                       0                     1  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                                0.933        0.000                       0                    15  
    dvi2rgb_0_PixelClk                   7.118        0.000                      0                  888        0.074        0.000                      0                  888        3.950        0.000                       0                   391  
  clkfbout_hdmi_clk                                                                                                                                                                 11.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                                          6.751        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1        1.080        0.000                      0                  345        0.169        0.000                      0                  345        0.264        0.000                       0                   164  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          1.078        0.000                      0                  345        0.047        0.000                      0                  345  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        1.078        0.000                      0                  345        0.047        0.000                      0                  345  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0          3.213        0.000                      0                    3        0.472        0.000                      0                    3  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          3.213        0.000                      0                    3        0.350        0.000                      0                    3  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        3.213        0.000                      0                    3        0.350        0.000                      0                    3  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1        3.215        0.000                      0                    3        0.472        0.000                      0                    3  
**async_default**                dvi2rgb_0_PixelClk               dvi2rgb_0_PixelClk                     8.642        0.000                      0                    3        0.659        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clk }

Check Type  Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                              
Min Period  n/a     PLLE2_ADV/CLKIN1  n/a            1.249     8.000   6.751   PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  
Max Period  n/a     PLLE2_ADV/CLKIN1  n/a            52.633    8.000   44.633  PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.180ns (30.988%)  route 2.628ns (69.012%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.547     1.546    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.670 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.670    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[1]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.122     2.719    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029     2.748    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.748    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 1.180ns (31.144%)  route 2.609ns (68.856%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.528     1.527    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.124     1.651 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[0]_i_1
    SLICE_X42Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.122     2.719    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.077     2.796    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.796    
                         arrival time                          -1.651    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.180ns (31.169%)  route 2.606ns (68.831%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.525     1.524    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X42Y66         LUT3 (Prop_lut3_I1_O)        0.124     1.648 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.648    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_1
    SLICE_X42Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.122     2.719    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.081     2.800    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.800    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.890ns (25.747%)  route 2.567ns (74.253%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.593     1.322    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X41Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.555     3.205    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.364     2.840    
                         clock uncertainty           -0.122     2.718    
    SLICE_X41Y67         FDRE (Setup_fdre_C_CE)      -0.205     2.513    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.890ns (26.366%)  route 2.486ns (73.634%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.512     1.241    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X38Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.402     2.803    
                         clock uncertainty           -0.122     2.681    
    SLICE_X38Y65         FDRE (Setup_fdre_C_CE)      -0.169     2.512    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.890ns (26.366%)  route 2.486ns (73.634%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.512     1.241    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X38Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.402     2.803    
                         clock uncertainty           -0.122     2.681    
    SLICE_X38Y65         FDRE (Setup_fdre_C_CE)      -0.169     2.512    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.890ns (26.523%)  route 2.466ns (73.477%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.637     0.633    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.124     0.757 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.464     1.221    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[6]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)       -0.081     2.639    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.639    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  1.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.772%)  route 0.099ns (34.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.099    -0.186    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.049    -0.137 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/n_0_sState[1]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism             -0.222    -0.413    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.107    -0.306    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.099    -0.186    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X41Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/n_0_sState[0]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism             -0.222    -0.413    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.092    -0.321    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/n_0_rMMCM_Reset_q[0]_i_1
    SLICE_X42Y72         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.311    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.227    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X42Y75         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.022    -0.412    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y71                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.148    -0.283 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.224    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/n_0_oSyncStages_reg[0]
    SLICE_X42Y71         FDRE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y71                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.022    -0.409    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.297 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.242    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/n_0_oSyncStages_reg[0]
    SLICE_X43Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.852    -0.190    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.425    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)        -0.008    -0.433    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.587    -0.422    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X40Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.128    -0.294 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.232    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X40Y90         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.857    -0.185    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X40Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.422    
    SLICE_X40Y90         FDPE (Hold_fdpe_C_D)        -0.008    -0.430    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.586    -0.423    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X36Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDPE (Prop_fdpe_C_Q)         0.128    -0.295 r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.233    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X36Y96         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.856    -0.186    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X36Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X36Y96         FDPE (Hold_fdpe_C_D)        -0.008    -0.431    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.585    -0.424    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y62                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.296 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.069    -0.227    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.099    -0.128 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/n_0_Filter.sOut_i_1
    SLICE_X43Y62         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y62                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.236    -0.424    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.091    -0.333    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.576    -0.433    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.119    -0.150    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X42Y72         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.060    -0.358    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location         Pin                                                                                           
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225     5.000   1.775    IDELAYCTRL_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK                                     
Min Period        n/a     BUFG/I             n/a            2.155     5.000   2.845    BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I                                                       
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y1   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0                                              
Min Period        n/a     FDCE/C             n/a            1.000     5.000   4.000    SLICE_X39Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C                      
Min Period        n/a     FDPE/C             n/a            1.000     5.000   4.000    SLICE_X40Y90     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C  
Min Period        n/a     FDPE/C             n/a            1.000     5.000   4.000    SLICE_X40Y90     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C  
Min Period        n/a     FDRE/C             n/a            1.000     5.000   4.000    SLICE_X38Y84     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C                         
Min Period        n/a     FDRE/C             n/a            1.000     5.000   4.000    SLICE_X38Y86     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C                        
Min Period        n/a     FDRE/C             n/a            1.000     5.000   4.000    SLICE_X38Y86     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C                        
Min Period        n/a     FDRE/C             n/a            1.000     5.000   4.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C                        
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264    IDELAYCTRL_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK                                     
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y1   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0                                              
Low Pulse Width   Fast    FDCE/C             n/a            0.500     2.500   2.000    SLICE_X39Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C                      
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C                        
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C                        
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C                        
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C                        
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X40Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C               
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X40Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C                
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X42Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C    
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X41Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C    
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X42Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C    
High Pulse Width  Slow    FDPE/C             n/a            0.500     2.500   2.000    SLICE_X42Y75     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C          
High Pulse Width  Slow    FDPE/C             n/a            0.500     2.500   2.000    SLICE_X42Y75     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C          
High Pulse Width  Slow    FDPE/C             n/a            0.500     2.500   2.000    SLICE_X43Y75     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C           
High Pulse Width  Slow    FDPE/C             n/a            0.500     2.500   2.000    SLICE_X43Y75     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C           
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[0]/C                                    
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C                                    
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[2]/C                                    
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[3]/C                                    
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/C                                    
High Pulse Width  Slow    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X43Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRst_reg/C                                          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                
Min Period  n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkf_buf/I               
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    40.000  12.633   PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   40.000  120.000  PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk_pin
  To Clock:  hdmi_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk_pin
Waveform:           { 0 6.5 }
Period:             13.000
Sources:            { hdmi_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                             
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     13.000  11.751  MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   13.000  87.000  MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform:           { 0 1.3 }
Period:             2.600
Sources:            { design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                     
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     2.600   0.933    ILOGIC_X0Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     2.600   0.933    ILOGIC_X0Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     2.600   0.933    ILOGIC_X0Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK    
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     2.600   0.933    ILOGIC_X0Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB   
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     2.600   0.933    ILOGIC_X0Y98     design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     2.600   0.933    ILOGIC_X0Y98     design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     2.600   0.933    ILOGIC_X0Y97     design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK    
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     2.600   0.933    ILOGIC_X0Y97     design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB   
Min Period  n/a     ISERDESE2/CLK       n/a            1.667     2.600   0.933    ILOGIC_X0Y96     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667     2.600   0.933    ILOGIC_X0Y96     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB  
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   2.600   210.760  MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0                         



---------------------------------------------------------------------------------------------------
From Clock:  dvi2rgb_0_PixelClk
  To Clock:  dvi2rgb_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        7.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.118ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.176ns (21.135%)  route 4.388ns (78.865%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 17.830 - 13.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.820     5.214    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X40Y89                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/Q
                         net (fo=13, routed)          1.555     7.225    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[10]
    SLICE_X38Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.349 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__1/O
                         net (fo=6, routed)           0.806     8.156    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_iIn_q_i_2__1
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_7__1/O
                         net (fo=3, routed)           0.455     8.735    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_7__1
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.150     8.885 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=8, routed)           1.007     9.892    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X35Y90         LUT5 (Prop_lut5_I0_O)        0.322    10.214 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[2]_i_1__0/O
                         net (fo=1, routed)           0.565    10.778    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pEyeOpenCnt[2]_i_1__0
    SLICE_X35Y90         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.823    17.830    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X35Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt_reg[2]/C
                         clock pessimism              0.387    18.217    
                         clock uncertainty           -0.070    18.147    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)       -0.250    17.897    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.897    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  7.118    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.180ns (21.497%)  route 4.309ns (78.503%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 17.768 - 13.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.820     5.214    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X40Y89                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/Q
                         net (fo=13, routed)          1.555     7.225    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[10]
    SLICE_X38Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.349 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__1/O
                         net (fo=6, routed)           0.806     8.156    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_iIn_q_i_2__1
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.280 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_7__1/O
                         net (fo=3, routed)           0.455     8.735    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_7__1
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.150     8.885 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=8, routed)           1.493    10.377    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X39Y91         LUT4 (Prop_lut4_I1_O)        0.326    10.703 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.703    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[1]_i_1__1
    SLICE_X39Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.761    17.768    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X39Y91                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]/C
                         clock pessimism              0.387    18.155    
                         clock uncertainty           -0.070    18.085    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.031    18.116    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]
  -------------------------------------------------------------------
                         required time                         18.116    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.180ns (22.268%)  route 4.119ns (77.732%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 17.767 - 13.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.820     5.214    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X40Y89                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/Q
                         net (fo=13, routed)          1.555     7.225    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[10]
    SLICE_X38Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.349 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__1/O
                         net (fo=6, routed)           0.806     8.156    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_iIn_q_i_2__1
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.280 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_7__1/O
                         net (fo=3, routed)           0.455     8.735    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_7__1
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.150     8.885 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=8, routed)           1.303    10.187    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.326    10.513 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[0]_i_1/O
                         net (fo=1, routed)           0.000    10.513    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[0]_i_1
    SLICE_X37Y90         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.760    17.767    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X37Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[0]/C
                         clock pessimism              0.387    18.154    
                         clock uncertainty           -0.070    18.084    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.029    18.113    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[0]
  -------------------------------------------------------------------
                         required time                         18.113    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 1.180ns (22.450%)  route 4.076ns (77.550%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 17.768 - 13.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.820     5.214    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X40Y89                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/Q
                         net (fo=13, routed)          1.555     7.225    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[10]
    SLICE_X38Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.349 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__1/O
                         net (fo=6, routed)           0.806     8.156    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_iIn_q_i_2__1
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.280 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_7__1/O
                         net (fo=3, routed)           0.455     8.735    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_7__1
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.150     8.885 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=8, routed)           1.260    10.144    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X39Y91         LUT4 (Prop_lut4_I1_O)        0.326    10.470 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[4]_i_1__1/O
                         net (fo=1, routed)           0.000    10.470    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[4]_i_1__1
    SLICE_X39Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.761    17.768    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X39Y91                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.387    18.155    
                         clock uncertainty           -0.070    18.085    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.029    18.114    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         18.114    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.180ns (22.369%)  route 4.095ns (77.631%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 17.768 - 13.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.820     5.214    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X40Y89                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/Q
                         net (fo=13, routed)          1.555     7.225    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[10]
    SLICE_X38Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.349 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__1/O
                         net (fo=6, routed)           0.806     8.156    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_iIn_q_i_2__1
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.280 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_7__1/O
                         net (fo=3, routed)           0.455     8.735    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_7__1
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.150     8.885 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=8, routed)           1.279    10.163    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X38Y91         LUT6 (Prop_lut6_I1_O)        0.326    10.489 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.489    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[3]_i_1__1
    SLICE_X38Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.761    17.768    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X38Y91                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.387    18.155    
                         clock uncertainty           -0.070    18.085    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)        0.077    18.162    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 1.180ns (23.191%)  route 3.908ns (76.809%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 17.768 - 13.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.820     5.214    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X40Y89                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.456     5.670 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/Q
                         net (fo=13, routed)          1.555     7.225    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[10]
    SLICE_X38Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.349 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__1/O
                         net (fo=6, routed)           0.806     8.156    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_iIn_q_i_2__1
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.280 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_7__1/O
                         net (fo=3, routed)           0.455     8.735    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_7__1
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.150     8.885 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=8, routed)           1.092     9.976    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X39Y91         LUT5 (Prop_lut5_I1_O)        0.326    10.302 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_2__1/O
                         net (fo=1, routed)           0.000    10.302    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_2__1
    SLICE_X39Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.761    17.768    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X39Y91                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/C
                         clock pessimism              0.387    18.155    
                         clock uncertainty           -0.070    18.085    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.031    18.116    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]
  -------------------------------------------------------------------
                         required time                         18.116    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.193ns (24.992%)  route 3.581ns (75.008%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 17.768 - 13.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.818     5.212    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X41Y87                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.419     5.631 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=16, routed)          1.324     6.955    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[6]
    SLICE_X37Y86         LUT3 (Prop_lut3_I0_O)        0.324     7.279 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pFoundJtrFlag_i_2__1/O
                         net (fo=3, routed)           0.817     8.096    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pFoundJtrFlag_i_2__1
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.326     8.422 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=4, routed)           1.100     9.522    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_3__1
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.646 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.340     9.986    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_1__1
    SLICE_X39Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.761    17.768    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X39Y91                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]/C
                         clock pessimism              0.387    18.155    
                         clock uncertainty           -0.070    18.085    
    SLICE_X39Y91         FDRE (Setup_fdre_C_CE)      -0.205    17.880    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[1]
  -------------------------------------------------------------------
                         required time                         17.880    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.193ns (24.992%)  route 3.581ns (75.008%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 17.768 - 13.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.818     5.212    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X41Y87                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.419     5.631 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=16, routed)          1.324     6.955    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[6]
    SLICE_X37Y86         LUT3 (Prop_lut3_I0_O)        0.324     7.279 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pFoundJtrFlag_i_2__1/O
                         net (fo=3, routed)           0.817     8.096    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pFoundJtrFlag_i_2__1
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.326     8.422 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=4, routed)           1.100     9.522    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_3__1
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.646 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.340     9.986    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_1__1
    SLICE_X39Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.761    17.768    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X39Y91                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.387    18.155    
                         clock uncertainty           -0.070    18.085    
    SLICE_X39Y91         FDRE (Setup_fdre_C_CE)      -0.205    17.880    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         17.880    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.193ns (24.992%)  route 3.581ns (75.008%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 17.768 - 13.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.818     5.212    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X41Y87                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.419     5.631 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=16, routed)          1.324     6.955    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[6]
    SLICE_X37Y86         LUT3 (Prop_lut3_I0_O)        0.324     7.279 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pFoundJtrFlag_i_2__1/O
                         net (fo=3, routed)           0.817     8.096    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pFoundJtrFlag_i_2__1
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.326     8.422 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=4, routed)           1.100     9.522    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_3__1
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.646 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.340     9.986    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_1__1
    SLICE_X39Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.761    17.768    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X39Y91                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.387    18.155    
                         clock uncertainty           -0.070    18.085    
    SLICE_X39Y91         FDRE (Setup_fdre_C_CE)      -0.205    17.880    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         17.880    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.193ns (24.992%)  route 3.581ns (75.008%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 17.768 - 13.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.818     5.212    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X41Y87                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.419     5.631 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=16, routed)          1.324     6.955    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pState_reg[6]
    SLICE_X37Y86         LUT3 (Prop_lut3_I0_O)        0.324     7.279 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pFoundJtrFlag_i_2__1/O
                         net (fo=3, routed)           0.817     8.096    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pFoundJtrFlag_i_2__1
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.326     8.422 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=4, routed)           1.100     9.522    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_3__1
    SLICE_X38Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.646 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.340     9.986    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/n_0_pCenterTap[5]_i_1__1
    SLICE_X39Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.761    17.768    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/I1
    SLICE_X39Y91                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/C
                         clock pessimism              0.387    18.155    
                         clock uncertainty           -0.070    18.085    
    SLICE_X39Y91         FDRE (Setup_fdre_C_CE)      -0.205    17.880    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]
  -------------------------------------------------------------------
                         required time                         17.880    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  7.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.166    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y97         RAMD32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.301     2.163    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.311     1.851    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.091    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.166    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y97         RAMD32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.301     2.163    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.311     1.851    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.091    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.166    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y97         RAMD32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.301     2.163    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.311     1.851    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.091    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.166    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y97         RAMD32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.301     2.163    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.311     1.851    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.091    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.166    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y97         RAMD32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.301     2.163    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.311     1.851    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.091    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.166    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y97         RAMD32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.301     2.163    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.311     1.851    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.091    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.166    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y97         RAMS32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.301     2.163    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.311     1.851    
    SLICE_X42Y97         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.091    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.708%)  route 0.189ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.166    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y97         RAMS32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.301     2.163    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.311     1.851    
    SLICE_X42Y97         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.091    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.537%)  route 0.267ns (65.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.267     2.244    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMD32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.300     2.162    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X42Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.311     1.850    
    SLICE_X42Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.159    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             dvi2rgb_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.537%)  route 0.267ns (65.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.264     1.835    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/I1
    SLICE_X41Y97                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.267     2.244    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMD32                                       r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.300     2.162    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X42Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.311     1.850    
    SLICE_X42Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.159    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi2rgb_0_PixelClk
Waveform:           { 0 5.2 }
Period:             13.000
Sources:            { design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location      Pin                                                                                           
Min Period        n/a     IDELAYE2/C        n/a            2.360     13.000  10.640  IDELAY_X0Y92  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C                   
Min Period        n/a     IDELAYE2/C        n/a            2.360     13.000  10.640  IDELAY_X0Y98  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C                   
Min Period        n/a     IDELAYE2/C        n/a            2.360     13.000  10.640  IDELAY_X0Y96  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C                   
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667     13.000  11.333  ILOGIC_X0Y92  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV      
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667     13.000  11.333  ILOGIC_X0Y91  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV       
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667     13.000  11.333  ILOGIC_X0Y98  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV      
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667     13.000  11.333  ILOGIC_X0Y97  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV       
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667     13.000  11.333  ILOGIC_X0Y96  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV      
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667     13.000  11.333  ILOGIC_X0Y95  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV       
Min Period        n/a     FDRE/C            n/a            1.000     13.000  12.000  SLICE_X41Y92  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pAllVldBgnFlag_reg/C            
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y97  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK     
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y97  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y97  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK     
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y97  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y97  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK     
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y97  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK  
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y97  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK     
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y97  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250     7.800   6.550   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK     
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK     
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK  
High Pulse Width  Slow    RAMS32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK     
High Pulse Width  Slow    RAMS32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y89  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y90  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250     5.200   3.950   SLICE_X42Y90  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_clk
  To Clock:  clkfbout_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_clk
Waveform:           { 0 6.5 }
Period:             13.000
Sources:            { design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                               
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     13.000  11.751   MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     13.000  11.751   MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   13.000  87.000   MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   13.000  200.360  MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clk }

Check Type  Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                              
Min Period  n/a     PLLE2_ADV/CLKIN1  n/a            1.249     8.000   6.751   PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  
Max Period  n/a     PLLE2_ADV/CLKIN1  n/a            52.633    8.000   44.633  PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.180ns (30.988%)  route 2.628ns (69.012%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.547     1.546    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.670 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.670    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[1]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.120     2.721    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029     2.750    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.750    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 1.180ns (31.144%)  route 2.609ns (68.856%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.528     1.527    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.124     1.651 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[0]_i_1
    SLICE_X42Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.120     2.721    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.077     2.798    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.798    
                         arrival time                          -1.651    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.180ns (31.169%)  route 2.606ns (68.831%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.525     1.524    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X42Y66         LUT3 (Prop_lut3_I1_O)        0.124     1.648 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.648    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_1
    SLICE_X42Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.120     2.721    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.081     2.802    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.890ns (25.747%)  route 2.567ns (74.253%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.593     1.322    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X41Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.555     3.205    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.364     2.840    
                         clock uncertainty           -0.120     2.720    
    SLICE_X41Y67         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.120     2.722    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.517    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.517    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.120     2.722    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.517    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.517    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.120     2.722    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.517    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.517    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.890ns (26.366%)  route 2.486ns (73.634%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.512     1.241    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X38Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.402     2.803    
                         clock uncertainty           -0.120     2.683    
    SLICE_X38Y65         FDRE (Setup_fdre_C_CE)      -0.169     2.514    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.514    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.890ns (26.366%)  route 2.486ns (73.634%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.512     1.241    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X38Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.402     2.803    
                         clock uncertainty           -0.120     2.683    
    SLICE_X38Y65         FDRE (Setup_fdre_C_CE)      -0.169     2.514    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.514    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.890ns (26.523%)  route 2.466ns (73.477%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.637     0.633    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.124     0.757 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.464     1.221    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[6]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.120     2.722    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)       -0.081     2.641    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.641    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  1.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.772%)  route 0.099ns (34.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.099    -0.186    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.049    -0.137 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/n_0_sState[1]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism             -0.222    -0.413    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.107    -0.306    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.099    -0.186    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X41Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/n_0_sState[0]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism             -0.222    -0.413    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.092    -0.321    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/n_0_rMMCM_Reset_q[0]_i_1
    SLICE_X42Y72         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.311    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.227    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X42Y75         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.022    -0.412    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y71                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.148    -0.283 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.224    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/n_0_oSyncStages_reg[0]
    SLICE_X42Y71         FDRE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y71                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.022    -0.409    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.297 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.242    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/n_0_oSyncStages_reg[0]
    SLICE_X43Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.852    -0.190    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.425    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)        -0.008    -0.433    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.587    -0.422    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X40Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.128    -0.294 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.232    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X40Y90         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.857    -0.185    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X40Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.422    
    SLICE_X40Y90         FDPE (Hold_fdpe_C_D)        -0.008    -0.430    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.586    -0.423    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X36Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDPE (Prop_fdpe_C_Q)         0.128    -0.295 r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.233    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X36Y96         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.856    -0.186    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X36Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X36Y96         FDPE (Hold_fdpe_C_D)        -0.008    -0.431    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.585    -0.424    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y62                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.296 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.069    -0.227    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.099    -0.128 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/n_0_Filter.sOut_i_1
    SLICE_X43Y62         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y62                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.236    -0.424    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.091    -0.333    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.576    -0.433    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.119    -0.150    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X42Y72         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.060    -0.358    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location         Pin                                                                                           
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225     5.000   1.775    IDELAYCTRL_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK                                     
Min Period        n/a     BUFG/I             n/a            2.155     5.000   2.845    BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I                                                       
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y1   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0                                              
Min Period        n/a     FDCE/C             n/a            1.000     5.000   4.000    SLICE_X39Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C                      
Min Period        n/a     FDPE/C             n/a            1.000     5.000   4.000    SLICE_X40Y90     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C  
Min Period        n/a     FDPE/C             n/a            1.000     5.000   4.000    SLICE_X40Y90     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C  
Min Period        n/a     FDRE/C             n/a            1.000     5.000   4.000    SLICE_X38Y84     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C                         
Min Period        n/a     FDRE/C             n/a            1.000     5.000   4.000    SLICE_X38Y86     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C                        
Min Period        n/a     FDRE/C             n/a            1.000     5.000   4.000    SLICE_X38Y86     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C                        
Min Period        n/a     FDRE/C             n/a            1.000     5.000   4.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C                        
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264    IDELAYCTRL_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK                                     
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y1   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0                                              
Low Pulse Width   Fast    FDCE/C             n/a            0.500     2.500   2.000    SLICE_X39Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C                      
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C                        
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C                        
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C                        
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X38Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C                        
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X40Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C               
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X40Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C                
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X42Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C    
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X41Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C    
Low Pulse Width   Fast    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X42Y66     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C    
High Pulse Width  Slow    FDPE/C             n/a            0.500     2.500   2.000    SLICE_X42Y75     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C          
High Pulse Width  Slow    FDPE/C             n/a            0.500     2.500   2.000    SLICE_X42Y75     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C          
High Pulse Width  Slow    FDPE/C             n/a            0.500     2.500   2.000    SLICE_X43Y75     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C           
High Pulse Width  Slow    FDPE/C             n/a            0.500     2.500   2.000    SLICE_X43Y75     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C           
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[0]/C                                    
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C                                    
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[2]/C                                    
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[3]/C                                    
High Pulse Width  Slow    FDSE/C             n/a            0.500     2.500   2.000    SLICE_X42Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/C                                    
High Pulse Width  Slow    FDRE/C             n/a            0.500     2.500   2.000    SLICE_X43Y74     design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRst_reg/C                                          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform:           { 0 20 }
Period:             40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                
Min Period  n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkf_buf/I               
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    40.000  12.633   PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   40.000  120.000  PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.180ns (30.988%)  route 2.628ns (69.012%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.547     1.546    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.670 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.670    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[1]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.122     2.719    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029     2.748    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.748    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 1.180ns (31.144%)  route 2.609ns (68.856%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.528     1.527    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.124     1.651 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[0]_i_1
    SLICE_X42Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.122     2.719    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.077     2.796    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.796    
                         arrival time                          -1.651    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.180ns (31.169%)  route 2.606ns (68.831%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.525     1.524    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X42Y66         LUT3 (Prop_lut3_I1_O)        0.124     1.648 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.648    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_1
    SLICE_X42Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.122     2.719    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.081     2.800    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.800    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.890ns (25.747%)  route 2.567ns (74.253%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.593     1.322    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X41Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.555     3.205    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.364     2.840    
                         clock uncertainty           -0.122     2.718    
    SLICE_X41Y67         FDRE (Setup_fdre_C_CE)      -0.205     2.513    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.890ns (26.366%)  route 2.486ns (73.634%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.512     1.241    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X38Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.402     2.803    
                         clock uncertainty           -0.122     2.681    
    SLICE_X38Y65         FDRE (Setup_fdre_C_CE)      -0.169     2.512    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.890ns (26.366%)  route 2.486ns (73.634%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.512     1.241    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X38Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.402     2.803    
                         clock uncertainty           -0.122     2.681    
    SLICE_X38Y65         FDRE (Setup_fdre_C_CE)      -0.169     2.512    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.890ns (26.523%)  route 2.466ns (73.477%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.637     0.633    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.124     0.757 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.464     1.221    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[6]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)       -0.081     2.639    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.639    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  1.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.772%)  route 0.099ns (34.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.099    -0.186    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.049    -0.137 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/n_0_sState[1]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism             -0.222    -0.413    
                         clock uncertainty            0.122    -0.291    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.107    -0.184    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.099    -0.186    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X41Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/n_0_sState[0]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism             -0.222    -0.413    
                         clock uncertainty            0.122    -0.291    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.092    -0.199    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/n_0_rMMCM_Reset_q[0]_i_1
    SLICE_X42Y72         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.122    -0.309    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.189    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.227    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X42Y75         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.122    -0.312    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.022    -0.290    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y71                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.148    -0.283 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.224    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/n_0_oSyncStages_reg[0]
    SLICE_X42Y71         FDRE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y71                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
                         clock uncertainty            0.122    -0.309    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.022    -0.287    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.297 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.242    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/n_0_oSyncStages_reg[0]
    SLICE_X43Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.852    -0.190    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.425    
                         clock uncertainty            0.122    -0.303    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)        -0.008    -0.311    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.587    -0.422    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X40Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.128    -0.294 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.232    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X40Y90         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.857    -0.185    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X40Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.422    
                         clock uncertainty            0.122    -0.300    
    SLICE_X40Y90         FDPE (Hold_fdpe_C_D)        -0.008    -0.308    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.586    -0.423    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X36Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDPE (Prop_fdpe_C_Q)         0.128    -0.295 r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.233    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X36Y96         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.856    -0.186    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X36Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.423    
                         clock uncertainty            0.122    -0.301    
    SLICE_X36Y96         FDPE (Hold_fdpe_C_D)        -0.008    -0.309    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.585    -0.424    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y62                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.296 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.069    -0.227    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.099    -0.128 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/n_0_Filter.sOut_i_1
    SLICE_X43Y62         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y62                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.236    -0.424    
                         clock uncertainty            0.122    -0.302    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.091    -0.211    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.576    -0.433    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.119    -0.150    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X42Y72         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.122    -0.296    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.060    -0.236    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.180ns (30.988%)  route 2.628ns (69.012%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.547     1.546    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X41Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.670 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.670    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[1]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.122     2.719    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029     2.748    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.748    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 1.180ns (31.144%)  route 2.609ns (68.856%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.528     1.527    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.124     1.651 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[0]_i_1
    SLICE_X42Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.122     2.719    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.077     2.796    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.796    
                         arrival time                          -1.651    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.180ns (31.169%)  route 2.606ns (68.831%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729    -2.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X43Y68                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.682 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          1.005    -0.676    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.150    -0.526 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_2/O
                         net (fo=2, routed)           0.438    -0.089    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_rd_wrn_i_2
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     0.237 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.638     0.875    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_6
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.999 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.525     1.524    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_3
    SLICE_X42Y66         LUT3 (Prop_lut3_I1_O)        0.124     1.648 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.648    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_FSM_gray_state[2]_i_1
    SLICE_X42Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.364     2.841    
                         clock uncertainty           -0.122     2.719    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.081     2.800    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.800    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.890ns (25.747%)  route 2.567ns (74.253%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.593     1.322    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X41Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.555     3.205    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.364     2.840    
                         clock uncertainty           -0.122     2.718    
    SLICE_X41Y67         FDRE (Setup_fdre_C_CE)      -0.205     2.513    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.890ns (26.042%)  route 2.528ns (73.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.554     1.283    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.515    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.890ns (26.366%)  route 2.486ns (73.634%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.512     1.241    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X38Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.402     2.803    
                         clock uncertainty           -0.122     2.681    
    SLICE_X38Y65         FDRE (Setup_fdre_C_CE)      -0.169     2.512    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.890ns (26.366%)  route 2.486ns (73.634%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.609     0.605    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.729 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.512     1.241    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_1
    SLICE_X38Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.556     3.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.402     2.803    
                         clock uncertainty           -0.122     2.681    
    SLICE_X38Y65         FDRE (Setup_fdre_C_CE)      -0.169     2.512    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.890ns (26.523%)  route 2.466ns (73.477%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.135ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.732    -2.135    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=19, routed)          1.083    -0.534    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.124    -0.410 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.282    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_4
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.124    -0.004 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.637     0.633    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[7]_i_3
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.124     0.757 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.464     1.221    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/n_0_dataByte[6]_i_1
    SLICE_X40Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.364     2.842    
                         clock uncertainty           -0.122     2.720    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)       -0.081     2.639    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.639    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  1.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.772%)  route 0.099ns (34.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.099    -0.186    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.049    -0.137 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/n_0_sState[1]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism             -0.222    -0.413    
                         clock uncertainty            0.122    -0.291    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.107    -0.184    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.099    -0.186    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X41Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.141 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/n_0_sState[0]_i_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y66                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism             -0.222    -0.413    
                         clock uncertainty            0.122    -0.291    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.092    -0.199    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/n_0_rMMCM_Reset_q[0]_i_1
    SLICE_X42Y72         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.122    -0.309    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.189    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.227    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X42Y75         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.122    -0.312    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.022    -0.290    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y71                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.148    -0.283 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.224    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/n_0_oSyncStages_reg[0]
    SLICE_X42Y71         FDRE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.846    -0.196    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y71                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.431    
                         clock uncertainty            0.122    -0.309    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.022    -0.287    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.297 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.242    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/n_0_oSyncStages_reg[0]
    SLICE_X43Y65         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.852    -0.190    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y65                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.425    
                         clock uncertainty            0.122    -0.303    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)        -0.008    -0.311    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.587    -0.422    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X40Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDPE (Prop_fdpe_C_Q)         0.128    -0.294 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.232    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X40Y90         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.857    -0.185    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X40Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.422    
                         clock uncertainty            0.122    -0.300    
    SLICE_X40Y90         FDPE (Hold_fdpe_C_D)        -0.008    -0.308    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.586    -0.423    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X36Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDPE (Prop_fdpe_C_Q)         0.128    -0.295 r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.233    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/n_0_oSyncStages_reg[0]
    SLICE_X36Y96         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.856    -0.186    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X36Y96                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.423    
                         clock uncertainty            0.122    -0.301    
    SLICE_X36Y96         FDPE (Hold_fdpe_C_D)        -0.008    -0.309    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.585    -0.424    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y62                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.296 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.069    -0.227    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.099    -0.128 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.128    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/n_0_Filter.sOut_i_1
    SLICE_X43Y62         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y62                                                      r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.236    -0.424    
                         clock uncertainty            0.122    -0.302    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.091    -0.211    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.576    -0.433    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.119    -0.150    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X42Y72         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.122    -0.296    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.060    -0.236    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.782%)  route 0.784ns (63.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.456    -1.691 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.784    -0.907    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y76         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.548     3.198    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y76                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.122     2.711    
    SLICE_X43Y76         FDCE (Recov_fdce_C_CLR)     -0.405     2.306    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.306    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.300%)  route 0.678ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518    -1.629 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.678    -0.950    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.402     2.796    
                         clock uncertainty           -0.122     2.674    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.361     2.313    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.313    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.300%)  route 0.678ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518    -1.629 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.678    -0.950    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.402     2.796    
                         clock uncertainty           -0.122     2.674    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.319     2.355    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.355    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  3.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.501%)  route 0.273ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.273     0.004    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.201    -0.398    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.469    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.501%)  route 0.273ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.273     0.004    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.201    -0.398    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.469    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.921%)  route 0.383ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.383     0.090    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y76         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.843    -0.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y76                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X43Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.782%)  route 0.784ns (63.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.456    -1.691 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.784    -0.907    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y76         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.548     3.198    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y76                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.122     2.711    
    SLICE_X43Y76         FDCE (Recov_fdce_C_CLR)     -0.405     2.306    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.306    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.300%)  route 0.678ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518    -1.629 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.678    -0.950    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.402     2.796    
                         clock uncertainty           -0.122     2.674    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.361     2.313    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.313    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.300%)  route 0.678ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518    -1.629 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.678    -0.950    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.402     2.796    
                         clock uncertainty           -0.122     2.674    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.319     2.355    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.355    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  3.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.501%)  route 0.273ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.273     0.004    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.201    -0.398    
                         clock uncertainty            0.122    -0.276    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.347    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.501%)  route 0.273ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.273     0.004    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.201    -0.398    
                         clock uncertainty            0.122    -0.276    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.347    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.921%)  route 0.383ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.383     0.090    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y76         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.843    -0.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y76                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.122    -0.298    
    SLICE_X43Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.782%)  route 0.784ns (63.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.456    -1.691 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.784    -0.907    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y76         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.548     3.198    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y76                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.122     2.711    
    SLICE_X43Y76         FDCE (Recov_fdce_C_CLR)     -0.405     2.306    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.306    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.300%)  route 0.678ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518    -1.629 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.678    -0.950    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.402     2.796    
                         clock uncertainty           -0.122     2.674    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.361     2.313    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.313    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.300%)  route 0.678ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518    -1.629 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.678    -0.950    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.402     2.796    
                         clock uncertainty           -0.122     2.674    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.319     2.355    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.355    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  3.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.501%)  route 0.273ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.273     0.004    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.201    -0.398    
                         clock uncertainty            0.122    -0.276    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.347    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.501%)  route 0.273ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.273     0.004    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.201    -0.398    
                         clock uncertainty            0.122    -0.276    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.347    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.921%)  route 0.383ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.383     0.090    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y76         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.843    -0.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y76                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.122    -0.298    
    SLICE_X43Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.782%)  route 0.784ns (63.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.456    -1.691 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.784    -0.907    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y76         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.548     3.198    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y76                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.120     2.713    
    SLICE_X43Y76         FDCE (Recov_fdce_C_CLR)     -0.405     2.308    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.308    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.300%)  route 0.678ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518    -1.629 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.678    -0.950    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.402     2.796    
                         clock uncertainty           -0.120     2.676    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.361     2.315    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.300%)  route 0.678ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.518    -1.629 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.678    -0.950    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.402     2.796    
                         clock uncertainty           -0.120     2.676    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.319     2.357    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.357    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  3.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.501%)  route 0.273ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.273     0.004    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.201    -0.398    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.469    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.501%)  route 0.273ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.273     0.004    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.201    -0.398    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.469    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.921%)  route 0.383ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.383     0.090    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y76         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.843    -0.199    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y76                                                      r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X43Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi2rgb_0_PixelClk
  To Clock:  dvi2rgb_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        8.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.456ns (11.749%)  route 3.425ns (88.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 17.770 - 13.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.810     5.204    design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/I2
    SLICE_X43Y80                                                      r  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.660 f  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          3.425     9.085    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/Q[0]
    SLICE_X39Y98         FDPE                                         f  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.763    17.770    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/I1
    SLICE_X39Y98                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    18.157    
                         clock uncertainty           -0.070    18.087    
    SLICE_X39Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    17.728    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.456ns (13.870%)  route 2.832ns (86.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 17.769 - 13.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.810     5.204    design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/I2
    SLICE_X43Y80                                                      r  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.660 f  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.832     8.492    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/Q[0]
    SLICE_X36Y94         FDPE                                         f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.762    17.769    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/I1
    SLICE_X36Y94                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    18.156    
                         clock uncertainty           -0.070    18.086    
    SLICE_X36Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    17.727    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             10.915ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (dvi2rgb_0_PixelClk rise@13.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.456ns (28.397%)  route 1.150ns (71.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 17.767 - 13.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.810     5.204    design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/I2
    SLICE_X43Y80                                                      r  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.456     5.660 f  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.150     6.810    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/Q[0]
    SLICE_X39Y90         FDPE                                         f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                     13.000    13.000 r  
    H16                                               0.000    13.000 r  hdmi_clk_p
                         net (fo=0)                   0.000    13.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    13.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    17.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.760    17.767    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/I1
    SLICE_X39Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    18.154    
                         clock uncertainty           -0.070    18.084    
    SLICE_X39Y90         FDPE (Recov_fdpe_C_PRE)     -0.359    17.725    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                 10.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.199%)  route 0.467ns (76.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.255     1.826    design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/I2
    SLICE_X43Y80                                                      r  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.467     2.434    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/Q[0]
    SLICE_X39Y90         FDPE                                         f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.299     2.161    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/I1
    SLICE_X39Y90                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.870    
    SLICE_X39Y90         FDPE (Remov_fdpe_C_PRE)     -0.095     1.775    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.141ns (9.478%)  route 1.347ns (90.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.255     1.826    design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/I2
    SLICE_X43Y80                                                      r  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.347     3.314    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/Q[0]
    SLICE_X36Y94         FDPE                                         f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.300     2.162    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/I1
    SLICE_X36Y94                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.871    
    SLICE_X36Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.776    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock dvi2rgb_0_PixelClk  {rise@0.000ns fall@5.200ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi2rgb_0_PixelClk rise@0.000ns - dvi2rgb_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.141ns (8.192%)  route 1.580ns (91.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.255     1.826    design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/I2
    SLICE_X43Y80                                                      r  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.580     3.548    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/Q[0]
    SLICE_X39Y98         FDPE                                         f  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dvi2rgb_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=391, routed)         0.301     2.163    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/I1
    SLICE_X39Y98                                                      r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.872    
    SLICE_X39Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     1.777    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  1.770    





