library ieee;
use ieee.std_logic_1164.all;

entity reg_1 is
port(	i_I0:		in std_logic_vector (7 downto 0);	-- entrada regsitrador
		i_EN:		in std_logic;								-- enable
		o_Q0:		out std_logic_vector (7 downto 0));	-- sa√≠da reg
end reg_1;

architecture arch_2 of reg_1 is
begin
	process(i_I0, i_EN)
		begin
		  if(i_EN = '1') then
			 o_Q0 <= i_I0;
		end if;
	end process;
end arch_2;