# NAME: JUNAID SARDAR S
# REG NO: 24003934
# EXP NO 2: BOOLEAN_FUNCTION_MINIMIZATION

# AIM:

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D 

F2=xy’z+x’y’z+w’xy+wx’y+wxy

# Equipment Required:

Hardware – PCs, Cyclone II , USB flasher

# Software – Quartus prime

# Procedure

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.


# Program:

/* Program to implement the given logic function and to verify its operations in quartus using Verilog programming. 


![Screenshot 2024-11-28 111550](https://github.com/user-attachments/assets/3ed36f14-18f6-45fc-9f69-151690e23280)


# Truth Table:
1. Truth Table for F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D



2. Truth Table for F2=xy’z+x’y’z+w’xy+wx’y+wxy



# RTL realization Output:


![Screenshot 2024-11-28 111539](https://github.com/user-attachments/assets/9d660887-a289-412e-a7b3-61288b3530ac)


# Timing Diagram


![Screenshot 2024-11-28 115427](https://github.com/user-attachments/assets/0cc296f7-7b18-449f-a9f2-e0cd6656ec18)


# Result:

Thus the given logic functions are implemented using and their operations are verified using Verilog programming.

