
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.29    0.24   19.81 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.30    0.02   19.83 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.21   20.04 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.08    0.00   20.04 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.26    0.28   20.32 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.26    0.00   20.33 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.28    0.26   20.58 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.28    0.00   20.58 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.21    0.27   20.86 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.21    0.01   20.86 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.43    0.38   21.24 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.43    0.00   21.24 ^ _294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.17   21.42 v _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.24    0.00   21.42 v hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.12    1.08   22.50 v hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.12    0.00   22.50 v hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.62   23.12 v hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.12    0.00   23.12 v _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.12   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.03 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.15   29.63   library setup time
                                 29.63   data required time
-----------------------------------------------------------------------------
                                 29.63   data required time
                                -23.12   data arrival time
-----------------------------------------------------------------------------
                                  6.52   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.29    0.24   19.81 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.30    0.02   19.83 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.21   20.04 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.08    0.00   20.04 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.26    0.28   20.32 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.26    0.00   20.33 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.28    0.26   20.58 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.28    0.00   20.58 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.21    0.27   20.86 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.21    0.01   20.86 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.43    0.38   21.24 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.43    0.00   21.24 ^ _300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.23    0.17   21.41 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.23    0.00   21.41 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.13    1.08   22.49 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.13    0.00   22.49 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.11    0.61   23.11 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.11    0.00   23.11 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.11   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01   29.86 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   30.04 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.04 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.14   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -23.11   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.01   21.55 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.22    0.36   21.91 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.22    0.00   21.91 v _255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.22    0.19   22.10 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.22    0.00   22.10 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.57   22.67 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.11    0.00   22.67 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01   29.86 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   30.04 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.04 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.15   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.67   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.00   21.54 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.19    0.34   21.89 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.19    0.00   21.89 v _268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.14   22.03 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.16    0.00   22.03 ^ hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.15    0.59   22.62 ^ hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.15    0.00   22.62 ^ _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.03 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.15   29.63   library setup time
                                 29.63   data required time
-----------------------------------------------------------------------------
                                 29.63   data required time
                                -22.62   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.01   21.55 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   21.89 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.20    0.00   21.89 v _232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.22    0.19   22.08 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.22    0.00   22.08 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.12    0.57   22.65 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.12    0.00   22.65 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01   29.86 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   30.04 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.04 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.13   29.66   library setup time
                                 29.66   data required time
-----------------------------------------------------------------------------
                                 29.66   data required time
                                -22.65   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.01   21.55 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   21.89 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.20    0.00   21.89 v _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.18    0.16   22.05 ^ _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.18    0.00   22.05 ^ hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   22.61 ^ hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.10    0.00   22.61 ^ _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01   29.86 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   30.04 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.04 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.15   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.61   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.00   21.54 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.19    0.34   21.89 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.19    0.00   21.89 v _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.14   22.03 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.16    0.00   22.03 ^ hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.56   22.59 ^ hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.11    0.00   22.59 ^ _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.03 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.15   29.63   library setup time
                                 29.63   data required time
-----------------------------------------------------------------------------
                                 29.63   data required time
                                -22.59   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.01   21.55 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.22    0.36   21.91 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.22    0.00   21.91 v _248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.14   22.05 ^ _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.14    0.00   22.05 ^ hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   22.60 ^ hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.10    0.00   22.60 ^ _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01   29.86 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   30.04 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.04 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.15   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.60   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.00   21.54 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.19    0.34   21.89 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.19    0.00   21.89 v _288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.17   22.05 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.19    0.00   22.05 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.61 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.10    0.00   22.61 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.03 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.13   29.65   library setup time
                                 29.65   data required time
-----------------------------------------------------------------------------
                                 29.65   data required time
                                -22.61   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.01   21.55 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   21.89 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.20    0.00   21.89 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.04 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.16    0.00   22.04 ^ hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   22.59 ^ hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.09    0.00   22.59 ^ _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01   29.86 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   30.04 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.04 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.15   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.59   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.01   21.55 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.22    0.36   21.91 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.22    0.00   21.91 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.15   22.06 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.15    0.00   22.06 ^ hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.61 ^ hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.10    0.00   22.61 ^ _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01   29.86 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   30.04 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.04 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.12   29.67   library setup time
                                 29.67   data required time
-----------------------------------------------------------------------------
                                 29.67   data required time
                                -22.61   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.01   21.55 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   21.89 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.20    0.00   21.89 v _228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.04 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.16    0.00   22.04 ^ hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.08    0.54   22.58 ^ hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.08    0.00   22.58 ^ _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01   29.86 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   30.04 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.04 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.15   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.58   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.01   21.55 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.22    0.36   21.91 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.22    0.00   21.91 v _251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.06 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.16    0.00   22.06 ^ hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   22.61 ^ hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.09    0.00   22.61 ^ _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01   29.86 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.18   30.04 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.04 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.12   29.67   library setup time
                                 29.67   data required time
-----------------------------------------------------------------------------
                                 29.67   data required time
                                -22.61   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.28    0.29   22.18 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.28    0.00   22.18 ^ _325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.44 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.08    0.00   22.44 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   22.58 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.07    0.00   22.58 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   30.03 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.13   29.65   library setup time
                                 29.65   data required time
-----------------------------------------------------------------------------
                                 29.65   data required time
                                -22.58   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.00   21.54 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.19    0.34   21.89 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.19    0.00   21.89 v _278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.14   22.03 ^ _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.15    0.00   22.03 ^ hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   22.58 ^ hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.10    0.00   22.58 ^ _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.03 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.13   29.65   library setup time
                                 29.65   data required time
-----------------------------------------------------------------------------
                                 29.65   data required time
                                -22.58   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.28    0.29   22.18 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.28    0.00   22.18 ^ _321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.27   22.45 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.09    0.00   22.45 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.14   22.59 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.07    0.00   22.59 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.13   29.67   library setup time
                                 29.67   data required time
-----------------------------------------------------------------------------
                                 29.67   data required time
                                -22.59   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.28    0.29   22.18 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.28    0.00   22.18 ^ _317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.44 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.08    0.00   22.44 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.57 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.06    0.00   22.57 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   30.03 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.13   29.66   library setup time
                                 29.66   data required time
-----------------------------------------------------------------------------
                                 29.66   data required time
                                -22.57   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   22.17 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.17 ^ _314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.43 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.08    0.00   22.43 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.56 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.06    0.00   22.56 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.56   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   30.03 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.13   29.65   library setup time
                                 29.65   data required time
-----------------------------------------------------------------------------
                                 29.65   data required time
                                -22.56   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.28    0.29   22.18 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.28    0.00   22.18 ^ _319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.44 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.08    0.00   22.44 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.57 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.06    0.00   22.57 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.13   29.67   library setup time
                                 29.67   data required time
-----------------------------------------------------------------------------
                                 29.67   data required time
                                -22.57   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   22.17 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.17 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.43 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.08    0.00   22.43 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.56 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.06    0.00   22.56 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.56   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   30.03 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.13   29.65   library setup time
                                 29.65   data required time
-----------------------------------------------------------------------------
                                 29.65   data required time
                                -22.56   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   22.17 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.17 ^ _312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.43 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.08    0.00   22.43 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   22.56 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.07    0.00   22.56 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.56   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.13   29.66   library setup time
                                 29.66   data required time
-----------------------------------------------------------------------------
                                 29.66   data required time
                                -22.56   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   22.17 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.17 ^ _308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.43 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.08    0.00   22.43 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.56 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.06    0.00   22.56 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.56   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.13   29.66   library setup time
                                 29.66   data required time
-----------------------------------------------------------------------------
                                 29.66   data required time
                                -22.56   data arrival time
-----------------------------------------------------------------------------
                                  7.11   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.33    0.38   21.54 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.33    0.00   21.55 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.21    0.21   21.75 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.21    0.00   21.75 ^ hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.31 ^ hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.10    0.00   22.31 ^ _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.31   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.03 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.15   29.63   library setup time
                                 29.63   data required time
-----------------------------------------------------------------------------
                                 29.63   data required time
                                -22.31   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.22   21.73 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.12    0.00   21.73 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.30    0.28   22.01 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.30    0.00   22.01 ^ _327_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.11   22.12 v _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _161_ (net)
                  0.14    0.00   22.12 v _328_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.20    0.17   22.29 ^ _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.20    0.00   22.29 ^ _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.29   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   30.03 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.16   29.63   library setup time
                                 29.63   data required time
-----------------------------------------------------------------------------
                                 29.63   data required time
                                -22.29   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.22   21.73 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.12    0.00   21.73 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.30    0.28   22.01 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.30    0.00   22.01 ^ _323_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.11   22.12 v _323_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _159_ (net)
                  0.15    0.00   22.12 v _324_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.18   22.30 ^ _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.21    0.00   22.30 ^ _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.30   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.15   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.30   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.22   21.73 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.12    0.00   21.73 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.30    0.28   22.01 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.30    0.00   22.01 ^ _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.11   22.12 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _149_ (net)
                  0.15    0.00   22.12 v _306_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.17   22.28 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.19    0.00   22.28 ^ _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.28   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.15   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.28   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.33    0.35   21.86 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.33    0.00   21.86 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.33   22.20 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.35    0.00   22.20 ^ _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.07   22.26 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.15    0.00   22.26 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.26   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.17   30.03 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.15   29.63   library setup time
                                 29.63   data required time
-----------------------------------------------------------------------------
                                 29.63   data required time
                                -22.26   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.22   21.73 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.12    0.00   21.73 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.30    0.28   22.01 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.30    0.00   22.01 ^ _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.11   22.12 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.16    0.00   22.12 v _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.16   22.28 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.19    0.00   22.28 ^ _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.28   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.14   29.65   library setup time
                                 29.65   data required time
-----------------------------------------------------------------------------
                                 29.65   data required time
                                -22.28   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.33    0.35   21.86 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.33    0.00   21.86 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.33   22.20 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.35    0.00   22.20 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   22.27 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.16    0.00   22.27 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.27   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.15   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.27   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.33    0.35   21.86 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.33    0.00   21.86 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.33   22.20 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.35    0.00   22.20 ^ _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   22.26 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.16    0.00   22.26 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.26   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.15   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.26   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.16 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.08    0.00   22.16 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.28 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.06    0.00   22.28 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.28   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.12   29.67   library setup time
                                 29.67   data required time
-----------------------------------------------------------------------------
                                 29.67   data required time
                                -22.28   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.18    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.19    0.02   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.26   20.06 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.06 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.16 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.16 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.48    0.34   21.51 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.48    0.00   21.51 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.30    0.38   21.89 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.30    0.00   21.89 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.32   22.21 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.33    0.00   22.21 ^ _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.21   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.18   30.04 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.04 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.79   clock uncertainty
                          0.00   29.79   clock reconvergence pessimism
                         -0.16   29.64   library setup time
                                 29.64   data required time
-----------------------------------------------------------------------------
                                 29.64   data required time
                                -22.21   data arrival time
-----------------------------------------------------------------------------
                                  7.43   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.29    0.24   19.81 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.30    0.02   19.83 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.08    0.21   20.04 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.08    0.00   20.04 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.26    0.28   20.32 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.26    0.00   20.33 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.28    0.26   20.58 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.28    0.00   20.58 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.21    0.27   20.86 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.21    0.01   20.86 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.43    0.38   21.24 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.43    0.00   21.24 ^ _273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.23    0.17   21.41 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.23    0.00   21.41 v hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.66   22.07 v hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.12    0.00   22.07 v _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.07   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.89 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.89 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.64   29.53 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01   29.54 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.31   29.85 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00   29.86 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.03 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.03 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.78   clock uncertainty
                          0.00   29.78   clock reconvergence pessimism
                         -0.15   29.63   library setup time
                                 29.63   data required time
-----------------------------------------------------------------------------
                                 29.63   data required time
                                -22.07   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.68    0.87    7.97 ^ _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  0.68    0.02    7.99 ^ output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.28 ^ output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.28    0.00    8.28 ^ wbs_dat_o[5] (out)
                                  8.28   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 16.50   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.59    0.82    7.93 ^ _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  0.59    0.02    7.95 ^ output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.24 ^ output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.28    0.00    8.24 ^ wbs_dat_o[12] (out)
                                  8.24   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.24   data arrival time
-----------------------------------------------------------------------------
                                 16.54   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.60    0.82    7.92 ^ _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  0.60    0.02    7.94 ^ output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.23 ^ output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.28    0.00    8.23 ^ wbs_dat_o[13] (out)
                                  8.23   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.23   data arrival time
-----------------------------------------------------------------------------
                                 16.55   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.54    0.79    7.91 ^ _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.54    0.01    7.92 ^ output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.21 ^ output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.28    0.00    8.21 ^ wbs_dat_o[7] (out)
                                  8.21   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.21   data arrival time
-----------------------------------------------------------------------------
                                 16.57   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.49    0.76    7.86 ^ _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.49    0.01    7.87 ^ output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.16 ^ output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.28    0.00    8.16 ^ wbs_dat_o[9] (out)
                                  8.16   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                 16.62   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.46    0.75    7.86 ^ _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.46    0.01    7.87 ^ output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.16 ^ output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.28    0.00    8.16 ^ wbs_dat_o[15] (out)
                                  8.16   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                 16.62   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.45    0.74    7.85 ^ _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.45    0.01    7.86 ^ output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.15 ^ output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.28    0.00    8.15 ^ wbs_dat_o[11] (out)
                                  8.15   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.15   data arrival time
-----------------------------------------------------------------------------
                                 16.63   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.45    0.74    7.85 ^ _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.45    0.01    7.86 ^ output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.14 ^ output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.28    0.00    8.15 ^ wbs_dat_o[14] (out)
                                  8.15   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.15   data arrival time
-----------------------------------------------------------------------------
                                 16.63   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.44    0.70    7.82 ^ _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.45    0.04    7.86 ^ output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.14 ^ output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.28    0.00    8.14 ^ wbs_dat_o[0] (out)
                                  8.14   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.14   data arrival time
-----------------------------------------------------------------------------
                                 16.64   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    0.41    0.69    7.80 ^ _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.42    0.03    7.83 ^ output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.12 ^ output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.28    0.00    8.12 ^ wbs_dat_o[8] (out)
                                  8.12   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.12   data arrival time
-----------------------------------------------------------------------------
                                 16.66   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    0.40    0.69    7.80 ^ _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.41    0.03    7.83 ^ output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.11 ^ output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.28    0.00    8.12 ^ wbs_dat_o[1] (out)
                                  8.12   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.12   data arrival time
-----------------------------------------------------------------------------
                                 16.66   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.33    0.64    7.74 ^ _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.33    0.02    7.76 ^ output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.04 ^ output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.28    0.00    8.05 ^ wbs_dat_o[4] (out)
                                  8.05   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.05   data arrival time
-----------------------------------------------------------------------------
                                 16.73   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.28    0.62    7.73 ^ _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.28    0.02    7.75 ^ output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.02 ^ output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.28    0.00    8.03 ^ wbs_dat_o[3] (out)
                                  8.03   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.03   data arrival time
-----------------------------------------------------------------------------
                                 16.75   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.30    0.63    7.73 ^ _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.30    0.02    7.75 ^ output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.02 ^ output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.28    0.00    8.02 ^ wbs_dat_o[10] (out)
                                  8.02   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.02   data arrival time
-----------------------------------------------------------------------------
                                 16.76   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.08    0.19    7.10 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.27    0.61    7.71 ^ _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.27    0.02    7.73 ^ output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.00 ^ output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.28    0.00    8.01 ^ wbs_dat_o[2] (out)
                                  8.01   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.01   data arrival time
-----------------------------------------------------------------------------
                                 16.77   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.08    0.25    0.60    7.71 ^ _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.25    0.01    7.73 ^ output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.00 ^ output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.28    0.00    8.00 ^ wbs_dat_o[6] (out)
                                  8.00   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.00   data arrival time
-----------------------------------------------------------------------------
                                 16.78   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.22    0.56    7.67 ^ _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.22    0.00    7.67 ^ fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.25    0.21    0.27    7.94 ^ fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.21    0.00    7.94 ^ fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.03    0.39    0.35    8.29 ^ fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  0.39    0.00    8.29 ^ fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.14    0.51    0.46    8.75 ^ fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  0.51    0.01    8.77 ^ _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.30    9.06 ^ _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.23    0.00    9.06 ^ output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.33 ^ output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.28    0.00    9.34 ^ la_data_out[6] (out)
                                  9.34   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.34   data arrival time
-----------------------------------------------------------------------------
                                 18.06   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.23    0.56    7.67 ^ _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.23    0.00    7.67 ^ fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.28    0.25    7.93 ^ fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.28    0.00    7.93 ^ fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.18    0.24    8.17 ^ fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.18    0.00    8.17 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.33    0.37    8.54 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.34    0.01    8.55 ^ _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.28    8.83 ^ _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.24    0.00    8.83 ^ output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.10 ^ output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.28    0.00    9.11 ^ la_data_out[4] (out)
                                  9.11   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.11   data arrival time
-----------------------------------------------------------------------------
                                 18.29   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.27    0.59    7.69 ^ _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.27    0.00    7.69 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.19    0.27    0.26    7.95 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.27    0.00    7.95 ^ fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.11    0.59    0.47    8.42 ^ fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  0.59    0.01    8.43 ^ _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.25    0.31    8.75 ^ _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.25    0.00    8.75 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.02 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.28    0.00    9.03 ^ la_data_out[2] (out)
                                  9.03   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.03   data arrival time
-----------------------------------------------------------------------------
                                 18.37   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    0.74    0.87    7.98 ^ _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  0.74    0.00    7.99 ^ fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.18    0.49    0.41    8.40 ^ fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  0.49    0.02    8.41 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.30    8.71 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.24    0.00    8.71 ^ output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.99 ^ output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.28    0.00    8.99 ^ la_data_out[7] (out)
                                  8.99   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.99   data arrival time
-----------------------------------------------------------------------------
                                 18.41   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.25    0.66    0.82    7.92 ^ _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  0.66    0.00    7.92 ^ fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.08    0.45    0.40    8.33 ^ fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  0.45    0.00    8.33 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.27    0.31    8.64 ^ _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.27    0.00    8.64 ^ output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.92 ^ output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.28    0.00    8.92 ^ la_data_out[9] (out)
                                  8.92   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.92   data arrival time
-----------------------------------------------------------------------------
                                 18.48   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.23    0.61    0.80    7.91 ^ _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  0.61    0.00    7.91 ^ fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.33    0.44    8.36 ^ fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.33    0.01    8.37 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.28    8.64 ^ _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.23    0.00    8.64 ^ output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.92 ^ output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.28    0.00    8.92 ^ la_data_out[5] (out)
                                  8.92   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.92   data arrival time
-----------------------------------------------------------------------------
                                 18.48   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.20    0.53    0.76    7.87 ^ _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  0.53    0.00    7.87 ^ fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.11    0.32    0.42    8.29 ^ fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.32    0.01    8.30 ^ _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.27    8.58 ^ _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.23    0.00    8.58 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.85 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.28    0.00    8.85 ^ la_data_out[3] (out)
                                  8.85   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.85   data arrival time
-----------------------------------------------------------------------------
                                 18.55   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.66 ^ _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.24    0.00    7.66 ^ fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.19    0.26    0.25    7.91 ^ fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.26    0.00    7.91 ^ fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.22    0.26    8.17 ^ fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.22    0.00    8.17 ^ _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.26    8.43 ^ _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.23    0.00    8.43 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.70 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.28    0.00    8.71 ^ la_data_out[12] (out)
                                  8.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.71   data arrival time
-----------------------------------------------------------------------------
                                 18.69   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.29    0.77    0.89    7.99 ^ _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  0.77    0.00    7.99 ^ _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.25    0.33    8.32 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.25    0.00    8.32 ^ output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.59 ^ output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.28    0.00    8.60 ^ la_data_out[8] (out)
                                  8.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.60   data arrival time
-----------------------------------------------------------------------------
                                 18.80   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.16    0.43    0.71    7.82 ^ _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  0.43    0.00    7.82 ^ _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.08    0.47    0.41    8.23 ^ _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.47    0.01    8.24 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.52 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.28    0.00    8.53 ^ la_data_out[0] (out)
                                  8.53   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.53   data arrival time
-----------------------------------------------------------------------------
                                 18.87   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    0.63    0.81    7.91 ^ _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  0.63    0.00    7.92 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.27    0.33    8.25 ^ _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.27    0.00    8.25 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.52 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.28    0.00    8.53 ^ la_data_out[11] (out)
                                  8.53   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.53   data arrival time
-----------------------------------------------------------------------------
                                 18.87   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    0.63    0.82    7.91 ^ _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  0.63    0.00    7.92 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.31    8.22 ^ _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.23    0.00    8.22 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.50 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.28    0.00    8.50 ^ la_data_out[13] (out)
                                  8.50   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.50   data arrival time
-----------------------------------------------------------------------------
                                 18.90   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.61    0.82    7.92 ^ _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  0.61    0.01    7.93 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.25    0.28    8.21 ^ _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.25    0.00    8.21 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.49 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.28    0.00    8.49 ^ la_data_out[1] (out)
                                  8.49   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                 18.91   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.09    0.20    7.11 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.11 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.20    0.54    0.77    7.88 ^ _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  0.54    0.00    7.88 ^ _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.30    8.18 ^ _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.24    0.00    8.18 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.46 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.28    0.00    8.46 ^ la_data_out[14] (out)
                                  8.46   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.46   data arrival time
-----------------------------------------------------------------------------
                                 18.94   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.18    0.49    0.74    7.84 ^ _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  0.49    0.00    7.84 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.31    0.31    8.15 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.31    0.00    8.16 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.43 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.28    0.00    8.44 ^ la_data_out[15] (out)
                                  8.44   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.44   data arrival time
-----------------------------------------------------------------------------
                                 18.96   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.01    6.91 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.10 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.10 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.28    0.59    7.69 ^ _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.28    0.00    7.69 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.27    0.28    7.97 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.27    0.00    7.97 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.24 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.28    0.00    8.25 ^ la_data_out[10] (out)
                                  8.25   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.25   data arrival time
-----------------------------------------------------------------------------
                                 19.15   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.21    5.84 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.84 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.00    0.71    6.55 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.00    0.01    6.56 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.14    0.15    0.35    6.90 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.15    0.00    6.91 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.10    0.20    7.11 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.11 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.23    0.61    0.82    7.93 ^ _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  0.62    0.04    7.97 ^ output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.26 ^ output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.28    0.00    8.26 ^ wbs_ack_o (out)
                                  8.26   data arrival time

                         48.00   48.00   clock clk (rise edge)
                          4.65   52.65   clock network delay (propagated)
                         -0.25   52.40   clock uncertainty
                          0.00   52.40   clock reconvergence pessimism
                         -8.41   43.99   output external delay
                                 43.99   data required time
-----------------------------------------------------------------------------
                                 43.99   data required time
                                 -8.26   data arrival time
-----------------------------------------------------------------------------
                                 35.73   slack (MET)



worst slack corner Fastest: 6.5162
======================= Slowest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.76    0.64   20.21 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.76    0.02   20.23 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   20.82 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.23    0.00   20.82 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.69    0.78   21.60 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.69    0.00   21.60 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.78    0.75   22.35 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.78    0.00   22.36 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.69    0.88   23.23 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.69    0.01   23.24 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.14    1.04   24.28 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  1.14    0.00   24.28 ^ _294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.61    0.49   24.77 v _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.61    0.00   24.77 v hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.36    3.51   28.28 v hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.36    0.00   28.28 v hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   30.27 v hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.36    0.00   30.27 v _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.27   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   32.18 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   32.18 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.93   clock uncertainty
                          0.00   31.93   clock reconvergence pessimism
                         -0.53   31.40   library setup time
                                 31.40   data required time
-----------------------------------------------------------------------------
                                 31.40   data required time
                                -30.27   data arrival time
-----------------------------------------------------------------------------
                                  1.12   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.76    0.64   20.21 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.76    0.02   20.23 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   20.82 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.23    0.00   20.82 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.69    0.78   21.60 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.69    0.00   21.60 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.78    0.75   22.35 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.78    0.00   22.36 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.69    0.88   23.23 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.69    0.01   23.24 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.14    1.04   24.28 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  1.14    0.00   24.28 ^ _300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.59    0.47   24.75 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.59    0.00   24.75 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.38    3.53   28.28 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.38    0.00   28.28 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.34    1.98   30.26 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.34    0.00   30.26 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.26   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01   31.70 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   32.21 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.21 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.96   clock uncertainty
                          0.00   31.96   clock reconvergence pessimism
                         -0.52   31.44   library setup time
                                 31.44   data required time
-----------------------------------------------------------------------------
                                 31.44   data required time
                                -30.26   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.87    0.02   12.20 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.54    0.00   13.40 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.64    0.00   13.89 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.54    0.00   17.61 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.01    0.00   18.34 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.17    1.08   19.41 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.17    0.00   19.42 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.81    0.67   20.09 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.81    0.00   20.09 v _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.65    1.03   21.11 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.65    0.00   21.12 v _267_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.65    1.18   22.29 ^ _267_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _119_ (net)
                  1.65    0.00   22.29 ^ hold88/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.25   25.55 ^ hold88/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net301 (net)
                  0.29    0.00   25.55 ^ hold39/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.32    1.80   27.35 ^ hold39/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net252 (net)
                  0.32    0.00   27.35 ^ _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.32    0.25   27.60 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.32    0.00   27.60 v hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.46    2.09   29.69 v hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.46    0.00   29.69 v _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.69   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   32.18 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   32.19 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.57   31.37   library setup time
                                 31.37   data required time
-----------------------------------------------------------------------------
                                 31.37   data required time
                                -29.69   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.87    0.02   12.20 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.54    0.00   13.40 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.64    0.00   13.89 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.54    0.00   17.61 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.01    0.00   18.34 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.17    1.08   19.41 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.17    0.00   19.42 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.81    0.67   20.09 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.81    0.00   20.09 v _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.65    1.03   21.11 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.65    0.00   21.12 v _284_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.51    1.10   22.21 ^ _284_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _133_ (net)
                  1.51    0.00   22.21 ^ hold79/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    3.24   25.45 ^ hold79/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net292 (net)
                  0.27    0.00   25.45 ^ hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.42    1.88   27.33 ^ hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net228 (net)
                  0.42    0.00   27.33 ^ _285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.31    0.27   27.60 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.31    0.00   27.60 v hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.38    2.00   29.60 v hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.38    0.00   29.60 v _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   32.18 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   32.19 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.54   31.39   library setup time
                                 31.39   data required time
-----------------------------------------------------------------------------
                                 31.39   data required time
                                -29.60   data arrival time
-----------------------------------------------------------------------------
                                  1.80   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.87    0.02   12.20 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.54    0.00   13.40 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.64    0.00   13.89 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.54    0.00   17.61 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.01    0.00   18.34 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.17    1.08   19.41 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.17    0.00   19.42 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.81    0.67   20.09 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.81    0.00   20.09 v _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.65    1.03   21.11 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.65    0.00   21.12 v _277_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.71    1.22   22.33 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _127_ (net)
                  1.71    0.00   22.33 ^ hold77/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   25.56 ^ hold77/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net290 (net)
                  0.26    0.00   25.56 ^ hold51/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.34    1.81   27.37 ^ hold51/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net264 (net)
                  0.34    0.00   27.37 ^ _278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.31    0.25   27.62 v _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.31    0.00   27.62 v hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.97   29.59 v hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.36    0.00   29.59 v _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 29.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   32.18 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   32.19 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.51   31.43   library setup time
                                 31.43   data required time
-----------------------------------------------------------------------------
                                 31.43   data required time
                                -29.59   data arrival time
-----------------------------------------------------------------------------
                                  1.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   25.59 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.91    0.01   25.59 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.57    1.00   26.60 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.57    0.00   26.60 v _255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.55   27.15 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.64    0.00   27.15 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.31    1.84   28.99 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.31    0.00   28.99 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.99   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01   31.70 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   32.21 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.21 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.96   clock uncertainty
                          0.00   31.96   clock reconvergence pessimism
                         -0.47   31.49   library setup time
                                 31.49   data required time
-----------------------------------------------------------------------------
                                 31.49   data required time
                                -28.99   data arrival time
-----------------------------------------------------------------------------
                                  2.50   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   25.59 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.91    0.01   25.59 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.96   26.56 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.52    0.00   26.56 v _232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.65    0.54   27.09 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.65    0.00   27.09 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.34    1.86   28.95 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.34    0.00   28.95 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.95   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01   31.70 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   32.21 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.21 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   31.96   clock uncertainty
                          0.00   31.96   clock reconvergence pessimism
                         -0.46   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -28.95   data arrival time
-----------------------------------------------------------------------------
                                  2.56   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.87    0.02   12.20 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.54    0.00   13.40 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.64    0.00   13.89 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.54    0.00   17.61 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.01    0.00   18.34 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.17    1.08   19.41 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.17    0.00   19.42 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.81    0.67   20.09 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.81    0.00   20.09 v _302_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.77    1.28   21.37 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _147_ (net)
                  1.77    0.00   21.37 ^ hold84/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.32    3.28   24.65 ^ hold84/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net297 (net)
                  0.32    0.00   24.65 ^ hold23/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.39    1.86   26.51 ^ hold23/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net236 (net)
                  0.39    0.00   26.51 ^ _303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.29   26.80 v _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.39    0.00   26.80 v hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.00   28.80 v hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.36    0.00   28.80 v _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.80   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   32.18 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   32.18 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.93   clock uncertainty
                          0.00   31.93   clock reconvergence pessimism
                         -0.54   31.40   library setup time
                                 31.40   data required time
-----------------------------------------------------------------------------
                                 31.40   data required time
                                -28.80   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   25.59 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.91    0.00   25.59 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.50    0.95   26.54 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.50    0.00   26.54 v _288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.57    0.48   27.02 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.57    0.00   27.02 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.28    1.81   28.83 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.28    0.00   28.83 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.83   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   32.18 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   32.19 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.46   31.48   library setup time
                                 31.48   data required time
-----------------------------------------------------------------------------
                                 31.48   data required time
                                -28.83   data arrival time
-----------------------------------------------------------------------------
                                  2.65   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.87    0.02   12.20 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.54    0.00   13.40 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.64    0.00   13.89 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.54    0.00   17.61 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.01    0.00   18.34 ^ _218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.84    0.69   19.03 v _218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _078_ (net)
                  0.84    0.00   19.03 v _219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.05    0.91    1.22   20.24 v _219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _079_ (net)
                  0.91    0.00   20.24 v _247_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.61    1.21   21.45 ^ _247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _102_ (net)
                  1.61    0.00   21.45 ^ hold96/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.30    3.26   24.71 ^ hold96/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net309 (net)
                  0.30    0.00   24.71 ^ hold43/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.37    1.84   26.55 ^ hold43/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net256 (net)
                  0.37    0.00   26.55 ^ _248_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.32    0.24   26.79 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.32    0.00   26.79 v hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.97   28.76 v hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.36    0.00   28.76 v _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.76   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01   31.70 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   32.21 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.21 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.96   clock uncertainty
                          0.00   31.96   clock reconvergence pessimism
                         -0.53   31.43   library setup time
                                 31.43   data required time
-----------------------------------------------------------------------------
                                 31.43   data required time
                                -28.76   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.12    0.87    1.01   12.18 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.87    0.02   12.20 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.54    1.20   13.40 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.54    0.00   13.40 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.64    0.49   13.89 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.64    0.00   13.89 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.54    3.72   17.61 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.54    0.00   17.61 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.01    0.72   18.34 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.01    0.00   18.34 ^ _218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.84    0.69   19.03 v _218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _078_ (net)
                  0.84    0.00   19.03 v _219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.05    0.91    1.22   20.24 v _219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _079_ (net)
                  0.91    0.00   20.24 v _222_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.44    1.21   21.45 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _082_ (net)
                  1.44    0.00   21.45 ^ hold86/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    3.25   24.70 ^ hold86/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net299 (net)
                  0.28    0.00   24.70 ^ hold19/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.80   26.50 ^ hold19/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net232 (net)
                  0.33    0.00   26.50 ^ _223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.27   26.77 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.35    0.00   26.77 v hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   28.76 v hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.36    0.00   28.76 v _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.76   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01   31.70 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   32.21 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.21 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.96   clock uncertainty
                          0.00   31.96   clock reconvergence pessimism
                         -0.53   31.43   library setup time
                                 31.43   data required time
-----------------------------------------------------------------------------
                                 31.43   data required time
                                -28.76   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   25.59 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.91    0.01   25.59 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.57    1.00   26.60 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.57    0.00   26.60 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.45    0.41   27.01 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.45    0.00   27.01 ^ hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.29    1.80   28.82 ^ hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.29    0.00   28.82 ^ _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.82   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01   31.70 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   32.21 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.21 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   31.96   clock uncertainty
                          0.00   31.96   clock reconvergence pessimism
                         -0.45   31.51   library setup time
                                 31.51   data required time
-----------------------------------------------------------------------------
                                 31.51   data required time
                                -28.82   data arrival time
-----------------------------------------------------------------------------
                                  2.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   25.59 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.91    0.01   25.59 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.57    1.00   26.60 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.57    0.00   26.60 v _251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.46    0.42   27.02 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.46    0.00   27.02 ^ hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.26    1.78   28.80 ^ hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.26    0.00   28.80 ^ _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.80   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01   31.70 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   32.21 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.21 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   31.96   clock uncertainty
                          0.00   31.96   clock reconvergence pessimism
                         -0.44   31.52   library setup time
                                 31.52   data required time
-----------------------------------------------------------------------------
                                 31.52   data required time
                                -28.80   data arrival time
-----------------------------------------------------------------------------
                                  2.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   25.59 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.91    0.01   25.59 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.96   26.56 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.52    0.00   26.56 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.49    0.43   26.99 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.49    0.00   26.99 ^ hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.27    1.79   28.77 ^ hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.27    0.00   28.77 ^ _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.77   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01   31.70 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   32.21 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.21 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.96   clock uncertainty
                          0.00   31.96   clock reconvergence pessimism
                         -0.47   31.49   library setup time
                                 31.49   data required time
-----------------------------------------------------------------------------
                                 31.49   data required time
                                -28.77   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.91    1.06   25.59 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.91    0.01   25.59 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.96   26.56 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.52    0.00   26.56 v _228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.48    0.42   26.98 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.48    0.00   26.98 ^ hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.25    1.77   28.75 ^ hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.25    0.00   28.75 ^ _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.75   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01   31.70 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.50   32.21 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.21 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.96   clock uncertainty
                          0.00   31.96   clock reconvergence pessimism
                         -0.46   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -28.75   data arrival time
-----------------------------------------------------------------------------
                                  2.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.75    0.78   27.41 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.75    0.00   27.41 ^ _325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.79   28.20 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.22    0.00   28.20 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   28.57 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.20    0.00   28.57 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   32.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   32.19 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.47   31.48   library setup time
                                 31.48   data required time
-----------------------------------------------------------------------------
                                 31.48   data required time
                                -28.57   data arrival time
-----------------------------------------------------------------------------
                                  2.90   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.75    0.78   27.41 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.75    0.00   27.41 ^ _321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.24    0.80   28.21 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.24    0.00   28.21 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   28.60 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.20    0.00   28.60 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.46   31.52   library setup time
                                 31.52   data required time
-----------------------------------------------------------------------------
                                 31.52   data required time
                                -28.60   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.71    0.76   27.38 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.71    0.00   27.38 ^ _314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   28.17 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.22    0.00   28.17 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   28.53 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.17    0.00   28.53 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.53   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   32.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   32.19 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.48   31.46   library setup time
                                 31.46   data required time
-----------------------------------------------------------------------------
                                 31.46   data required time
                                -28.53   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.75    0.78   27.41 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.75    0.00   27.41 ^ _317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   28.19 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.22    0.00   28.19 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   28.54 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.17    0.00   28.54 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.54   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   32.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   32.19 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.46   31.48   library setup time
                                 31.48   data required time
-----------------------------------------------------------------------------
                                 31.48   data required time
                                -28.54   data arrival time
-----------------------------------------------------------------------------
                                  2.94   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.71    0.76   27.38 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.71    0.00   27.38 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   28.16 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.22    0.00   28.16 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   28.52 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.18    0.00   28.52 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.52   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   32.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   32.19 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.48   31.46   library setup time
                                 31.46   data required time
-----------------------------------------------------------------------------
                                 31.46   data required time
                                -28.52   data arrival time
-----------------------------------------------------------------------------
                                  2.94   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.75    0.78   27.41 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.75    0.00   27.41 ^ _319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   28.20 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.23    0.00   28.20 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   28.56 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.18    0.00   28.56 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.56   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.47   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -28.56   data arrival time
-----------------------------------------------------------------------------
                                  2.94   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.71    0.76   27.38 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.71    0.00   27.38 ^ _312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   28.17 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.23    0.00   28.17 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.37   28.54 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.18    0.00   28.54 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.54   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.47   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -28.54   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.71    0.76   27.38 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.71    0.00   27.38 ^ _308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   28.16 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.22    0.00   28.16 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   28.52 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.18    0.00   28.52 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.52   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.47   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -28.52   data arrival time
-----------------------------------------------------------------------------
                                  2.98   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.61   26.17 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.31    0.00   26.17 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.78    0.76   26.93 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.78    0.00   26.94 ^ _327_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.37    0.31   27.25 v _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _161_ (net)
                  0.37    0.00   27.25 v _328_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.58    0.52   27.77 ^ _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.58    0.00   27.77 ^ _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.77   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   32.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   32.19 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.52   31.42   library setup time
                                 31.42   data required time
-----------------------------------------------------------------------------
                                 31.42   data required time
                                -27.77   data arrival time
-----------------------------------------------------------------------------
                                  3.65   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.61   26.17 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.31    0.00   26.17 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.78    0.76   26.93 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.78    0.00   26.94 ^ _323_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.38    0.31   27.25 v _323_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _159_ (net)
                  0.38    0.00   27.25 v _324_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.61    0.54   27.79 ^ _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.61    0.00   27.79 ^ _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.79   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.51   31.46   library setup time
                                 31.46   data required time
-----------------------------------------------------------------------------
                                 31.46   data required time
                                -27.79   data arrival time
-----------------------------------------------------------------------------
                                  3.67   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.61   26.17 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.31    0.00   26.17 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.78    0.76   26.93 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.78    0.00   26.94 ^ _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.41    0.32   27.26 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.41    0.00   27.26 v _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.53    0.49   27.75 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.53    0.00   27.75 ^ _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.75   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.51   31.46   library setup time
                                 31.46   data required time
-----------------------------------------------------------------------------
                                 31.46   data required time
                                -27.75   data arrival time
-----------------------------------------------------------------------------
                                  3.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.61   26.17 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.31    0.00   26.17 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.78    0.76   26.93 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.78    0.00   26.94 ^ _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.40    0.31   27.25 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _149_ (net)
                  0.40    0.00   27.25 v _306_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.55    0.51   27.76 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.55    0.00   27.76 ^ _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.76   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.51   31.46   library setup time
                                 31.46   data required time
-----------------------------------------------------------------------------
                                 31.46   data required time
                                -27.76   data arrival time
-----------------------------------------------------------------------------
                                  3.71   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.79   27.41 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.22    0.00   27.41 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.78 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.18    0.00   27.78 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.78   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.45   31.52   library setup time
                                 31.52   data required time
-----------------------------------------------------------------------------
                                 31.52   data required time
                                -27.78   data arrival time
-----------------------------------------------------------------------------
                                  3.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.86    0.96   26.52 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.86    0.00   26.52 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.92    0.92   27.44 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.92    0.00   27.44 ^ _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.40    0.21   27.65 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.40    0.00   27.65 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.49   32.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00   32.19 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.53   31.41   library setup time
                                 31.41   data required time
-----------------------------------------------------------------------------
                                 31.41   data required time
                                -27.65   data arrival time
-----------------------------------------------------------------------------
                                  3.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.86    0.96   26.52 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.86    0.00   26.52 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.92    0.92   27.44 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.92    0.00   27.44 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.42    0.22   27.66 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.42    0.00   27.66 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.66   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.52   31.45   library setup time
                                 31.45   data required time
-----------------------------------------------------------------------------
                                 31.45   data required time
                                -27.66   data arrival time
-----------------------------------------------------------------------------
                                  3.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.86    0.96   26.52 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.86    0.00   26.52 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.92    0.92   27.44 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.92    0.00   27.44 ^ _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.42    0.21   27.65 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.42    0.00   27.65 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.52   31.45   library setup time
                                 31.45   data required time
-----------------------------------------------------------------------------
                                 31.45   data required time
                                -27.65   data arrival time
-----------------------------------------------------------------------------
                                  3.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.47    0.55   20.12 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.02   20.15 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.25    0.77   20.92 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.25    0.00   20.92 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.57    3.62   24.53 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.57    0.00   24.53 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.43    1.02   25.55 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.43    0.00   25.56 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.81    1.07   26.62 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.81    0.00   26.63 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.86    0.88   27.50 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.86    0.00   27.50 ^ _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.50   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.52   32.22 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00   32.22 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.97   clock uncertainty
                          0.00   31.97   clock reconvergence pessimism
                         -0.53   31.44   library setup time
                                 31.44   data required time
-----------------------------------------------------------------------------
                                 31.44   data required time
                                -27.50   data arrival time
-----------------------------------------------------------------------------
                                  3.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.76    0.64   20.21 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.76    0.02   20.23 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   20.82 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.23    0.00   20.82 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.69    0.78   21.60 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.69    0.00   21.60 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.78    0.75   22.35 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.78    0.00   22.36 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.69    0.88   23.23 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.69    0.01   23.24 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.14    1.04   24.28 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  1.14    0.00   24.28 ^ _273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.59    0.47   24.75 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.59    0.00   24.75 v hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.35    2.07   26.82 v hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.35    0.00   26.82 v _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.82   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.49   29.20 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.20 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.64   30.84 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01   30.85 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.84   31.70 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00   31.70 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.48   32.18 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00   32.19 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   31.94   clock uncertainty
                          0.00   31.94   clock reconvergence pessimism
                         -0.53   31.40   library setup time
                                 31.40   data required time
-----------------------------------------------------------------------------
                                 31.40   data required time
                                -26.82   data arrival time
-----------------------------------------------------------------------------
                                  4.59   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.50 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.59    1.68   11.19 ^ _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.59    0.00   11.19 ^ fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.25    0.62    0.81   12.01 ^ fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.62    0.00   12.01 ^ fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.03    1.04    0.97   12.98 ^ fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  1.04    0.00   12.98 ^ fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.14    1.32    1.23   14.21 ^ fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  1.32    0.01   14.22 ^ _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.80   15.02 ^ _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.63    0.00   15.02 ^ output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   15.75 ^ output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.72    0.00   15.75 ^ la_data_out[6] (out)
                                 15.75   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.75   data arrival time
-----------------------------------------------------------------------------
                                 11.65   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.48 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.49 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.13    1.76    2.52   12.01 ^ _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  1.76    0.02   12.03 ^ output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.78   12.81 ^ output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.73    0.00   12.82 ^ wbs_dat_o[5] (out)
                                 12.82   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.82   data arrival time
-----------------------------------------------------------------------------
                                 11.96   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    1.53    2.40   11.92 ^ _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  1.53    0.02   11.93 ^ output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.78   12.71 ^ output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.72    0.00   12.71 ^ wbs_dat_o[12] (out)
                                 12.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.71   data arrival time
-----------------------------------------------------------------------------
                                 12.07   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.48 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.48 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    1.55    2.40   11.89 ^ _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  1.55    0.02   11.90 ^ output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.78   12.68 ^ output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.73    0.00   12.68 ^ wbs_dat_o[13] (out)
                                 12.68   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 12.10   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    1.41    2.33   11.85 ^ _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  1.41    0.01   11.86 ^ output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.63 ^ output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.72    0.00   12.63 ^ wbs_dat_o[7] (out)
                                 12.63   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.63   data arrival time
-----------------------------------------------------------------------------
                                 12.15   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.50 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.65    1.71   11.22 ^ _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.65    0.00   11.22 ^ fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.76    0.73   11.95 ^ fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.76    0.00   11.95 ^ fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.49    0.66   12.61 ^ fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.49    0.00   12.61 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.88    1.00   13.61 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.88    0.01   13.62 ^ _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.77   14.40 ^ _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.64    0.00   14.40 ^ output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   15.13 ^ output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.73    0.00   15.13 ^ la_data_out[4] (out)
                                 15.13   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.13   data arrival time
-----------------------------------------------------------------------------
                                 12.27   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    1.21    2.21   11.73 ^ _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  1.21    0.01   11.74 ^ output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.50 ^ output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.72    0.00   12.50 ^ wbs_dat_o[15] (out)
                                 12.50   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.50   data arrival time
-----------------------------------------------------------------------------
                                 12.28   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.48 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.49 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.27    2.23   11.72 ^ _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  1.27    0.01   11.73 ^ output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.50 ^ output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.72    0.00   12.50 ^ wbs_dat_o[9] (out)
                                 12.50   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.50   data arrival time
-----------------------------------------------------------------------------
                                 12.28   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    1.18    2.19   11.71 ^ _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  1.18    0.01   11.72 ^ output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.76   12.48 ^ output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.72    0.00   12.48 ^ wbs_dat_o[11] (out)
                                 12.48   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.48   data arrival time
-----------------------------------------------------------------------------
                                 12.30   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    1.17    2.18   11.70 ^ _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  1.17    0.01   11.71 ^ output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.76   12.47 ^ output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.72    0.00   12.48 ^ wbs_dat_o[14] (out)
                                 12.48   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.48   data arrival time
-----------------------------------------------------------------------------
                                 12.30   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    1.15    2.13   11.65 ^ _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  1.16    0.04   11.69 ^ output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.76   12.45 ^ output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.72    0.00   12.45 ^ wbs_dat_o[0] (out)
                                 12.45   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.45   data arrival time
-----------------------------------------------------------------------------
                                 12.33   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    1.08    2.09   11.60 ^ _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  1.08    0.03   11.64 ^ output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.76   12.40 ^ output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.72    0.00   12.40 ^ wbs_dat_o[8] (out)
                                 12.40   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.40   data arrival time
-----------------------------------------------------------------------------
                                 12.38   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    1.05    2.07   11.59 ^ _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  1.05    0.03   11.62 ^ output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.76   12.38 ^ output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.72    0.00   12.38 ^ wbs_dat_o[1] (out)
                                 12.38   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.38   data arrival time
-----------------------------------------------------------------------------
                                 12.40   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.50 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.71    1.76   11.27 ^ _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.71    0.00   11.27 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.20    0.72    0.72   11.99 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.72    0.00   11.99 ^ fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.11    1.53    1.24   13.23 ^ fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  1.53    0.01   13.24 ^ _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.66    0.85   14.10 ^ _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.66    0.00   14.10 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.83 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.72    0.00   14.83 ^ la_data_out[2] (out)
                                 14.83   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.83   data arrival time
-----------------------------------------------------------------------------
                                 12.57   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.48 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.48 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.86    1.95   11.43 ^ _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.86    0.02   11.45 ^ output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   12.20 ^ output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.72    0.00   12.20 ^ wbs_dat_o[4] (out)
                                 12.20   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.20   data arrival time
-----------------------------------------------------------------------------
                                 12.58   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.74    1.89   11.41 ^ _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.74    0.02   11.42 ^ output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   12.16 ^ output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.72    0.00   12.16 ^ wbs_dat_o[3] (out)
                                 12.16   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.16   data arrival time
-----------------------------------------------------------------------------
                                 12.62   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.48 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.48 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.79    1.91   11.39 ^ _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.79    0.02   11.41 ^ output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   12.15 ^ output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.72    0.00   12.15 ^ wbs_dat_o[10] (out)
                                 12.15   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.15   data arrival time
-----------------------------------------------------------------------------
                                 12.63   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.50 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    1.95    2.59   12.10 ^ _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  1.95    0.00   12.10 ^ fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.18    1.27    1.10   13.21 ^ fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  1.27    0.02   13.22 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.81   14.03 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.63    0.00   14.04 ^ output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.76 ^ output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.72    0.00   14.77 ^ la_data_out[7] (out)
                                 14.77   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.77   data arrival time
-----------------------------------------------------------------------------
                                 12.63   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.65    1.84   11.36 ^ _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.66    0.01   11.37 ^ output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   12.10 ^ output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.72    0.00   12.10 ^ wbs_dat_o[6] (out)
                                 12.10   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.10   data arrival time
-----------------------------------------------------------------------------
                                 12.68   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.23    0.54    9.48 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.23    0.00    9.48 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.71    1.86   11.35 ^ _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.72    0.02   11.36 ^ output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   12.10 ^ output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.72    0.00   12.10 ^ wbs_dat_o[2] (out)
                                 12.10   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.10   data arrival time
-----------------------------------------------------------------------------
                                 12.68   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.48 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.25    1.74    2.46   11.94 ^ _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  1.74    0.00   11.94 ^ fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.08    1.18    1.09   13.03 ^ fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  1.18    0.00   13.03 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.71    0.85   13.88 ^ _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.71    0.00   13.88 ^ output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.74   14.62 ^ output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.73    0.00   14.62 ^ la_data_out[9] (out)
                                 14.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.62   data arrival time
-----------------------------------------------------------------------------
                                 12.78   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.50 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.23    1.61    2.39   11.90 ^ _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  1.61    0.00   11.90 ^ fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.87    1.19   13.09 ^ fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.87    0.01   13.10 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.76   13.86 ^ _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.62    0.00   13.86 ^ output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.58 ^ output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.72    0.00   14.59 ^ la_data_out[5] (out)
                                 14.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.59   data arrival time
-----------------------------------------------------------------------------
                                 12.81   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.50 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.20    1.38    2.26   11.77 ^ _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  1.38    0.00   11.77 ^ fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.11    0.84    1.14   12.91 ^ fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.84    0.01   12.92 ^ _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.75   13.67 ^ _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.62    0.00   13.67 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.40 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.72    0.00   14.40 ^ la_data_out[3] (out)
                                 14.40   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.40   data arrival time
-----------------------------------------------------------------------------
                                 13.00   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.48 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.64    1.71   11.19 ^ _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.64    0.00   11.19 ^ fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.20    0.71    0.71   11.90 ^ fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.71    0.00   11.90 ^ fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.58    0.71   12.61 ^ fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.58    0.00   12.61 ^ _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.71   13.32 ^ _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.62    0.00   13.32 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.04 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.72    0.00   14.05 ^ la_data_out[12] (out)
                                 14.05   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.05   data arrival time
-----------------------------------------------------------------------------
                                 13.35   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.48 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.29    2.01    2.62   12.10 ^ _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  2.01    0.00   12.10 ^ _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.67    0.90   13.00 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.67    0.00   13.00 ^ output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   13.73 ^ output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.72    0.00   13.73 ^ la_data_out[8] (out)
                                 13.73   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.73   data arrival time
-----------------------------------------------------------------------------
                                 13.67   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.48 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    1.64    2.41   11.89 ^ _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  1.64    0.00   11.89 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.72    0.90   12.79 ^ _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.72    0.00   12.79 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   13.52 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.72    0.00   13.52 ^ la_data_out[11] (out)
                                 13.52   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.52   data arrival time
-----------------------------------------------------------------------------
                                 13.88   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.50 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.16    1.14    2.12   11.63 ^ _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  1.14    0.00   11.63 ^ _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.09    1.22    1.09   12.71 ^ _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  1.22    0.01   12.72 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.77   13.49 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.73    0.00   13.50 ^ la_data_out[0] (out)
                                 13.50   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.50   data arrival time
-----------------------------------------------------------------------------
                                 13.90   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.48 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    1.65    2.41   11.89 ^ _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  1.65    0.00   11.90 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.83   12.73 ^ _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.63    0.00   12.73 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   13.46 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.72    0.00   13.46 ^ la_data_out[13] (out)
                                 13.46   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.46   data arrival time
-----------------------------------------------------------------------------
                                 13.94   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.50 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.51 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    1.58    2.39   11.90 ^ _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  1.58    0.01   11.91 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.67    0.80   12.70 ^ _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.67    0.00   12.70 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   13.43 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.72    0.00   13.44 ^ la_data_out[1] (out)
                                 13.44   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                 13.96   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.26    0.56    9.50 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.50 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.20    1.42    2.29   11.79 ^ _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  1.42    0.00   11.79 ^ _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.83   12.62 ^ _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.64    0.00   12.62 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   13.35 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.72    0.00   13.35 ^ la_data_out[14] (out)
                                 13.35   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.35   data arrival time
-----------------------------------------------------------------------------
                                 14.05   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.48 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.18    1.30    2.21   11.69 ^ _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  1.30    0.00   11.69 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.81    0.87   12.56 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.81    0.00   12.57 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   13.31 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.72    0.00   13.31 ^ la_data_out[15] (out)
                                 13.31   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.31   data arrival time
-----------------------------------------------------------------------------
                                 14.09   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.01    8.95 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.22    0.53    9.48 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.22    0.00    9.48 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.73    1.77   11.25 ^ _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.73    0.00   11.25 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.71    0.78   12.02 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.71    0.00   12.02 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   12.76 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.72    0.00   12.76 ^ la_data_out[10] (out)
                                 12.76   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -12.76   data arrival time
-----------------------------------------------------------------------------
                                 14.64   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.18 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.18 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    2.57    1.81    8.00 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.57    0.01    8.01 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.40    0.93    8.94 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.40    0.00    8.95 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.27    0.57    9.52 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.27    0.00    9.52 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.23    1.60    2.40   11.92 ^ _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  1.60    0.04   11.96 ^ output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.78   12.74 ^ output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.72    0.00   12.74 ^ wbs_ack_o (out)
                                 12.74   data arrival time

                         48.00   48.00   clock clk (rise edge)
                          4.65   52.65   clock network delay (propagated)
                         -0.25   52.40   clock uncertainty
                          0.00   52.40   clock reconvergence pessimism
                         -8.41   43.99   output external delay
                                 43.99   data required time
-----------------------------------------------------------------------------
                                 43.99   data required time
                                -12.74   data arrival time
-----------------------------------------------------------------------------
                                 31.25   slack (MET)



worst slack corner Slowest: 1.1250
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.44    0.37   19.94 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.45    0.02   19.96 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   20.28 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.13    0.00   20.28 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.39    0.44   20.72 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.39    0.00   20.72 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.44    0.41   21.13 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.44    0.00   21.14 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.37    0.46   21.59 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.37    0.01   21.60 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.66    0.58   22.18 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.66    0.00   22.19 ^ _294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.36    0.27   22.46 v _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.36    0.00   22.46 v hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.20    1.82   24.28 v hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.20    0.00   24.28 v hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    1.04   25.31 v hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.20    0.00   25.31 v _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.31   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   30.70 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   30.70 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.45   clock uncertainty
                          0.00   30.45   clock reconvergence pessimism
                         -0.26   30.19   library setup time
                                 30.19   data required time
-----------------------------------------------------------------------------
                                 30.19   data required time
                                -25.31   data arrival time
-----------------------------------------------------------------------------
                                  4.88   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.44    0.37   19.94 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.45    0.02   19.96 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   20.28 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.13    0.00   20.28 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.39    0.44   20.72 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.39    0.00   20.72 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.44    0.41   21.13 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.44    0.00   21.14 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.37    0.46   21.59 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.37    0.01   21.60 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.66    0.58   22.18 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.66    0.00   22.19 ^ _300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.34    0.26   22.45 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.34    0.00   22.45 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.21    1.83   24.27 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.21    0.00   24.27 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.03   25.30 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.19    0.00   25.30 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.30   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01   30.44 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   30.72 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   30.72 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.47   clock uncertainty
                          0.00   30.47   clock reconvergence pessimism
                         -0.25   30.21   library setup time
                                 30.21   data required time
-----------------------------------------------------------------------------
                                 30.21   data required time
                                -25.30   data arrival time
-----------------------------------------------------------------------------
                                  4.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.01   22.79 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.56   23.35 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.33    0.00   23.35 v _255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.30   23.66 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.35    0.00   23.66 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.95   24.61 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.17    0.00   24.61 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01   30.44 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   30.72 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   30.72 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.47   clock uncertainty
                          0.00   30.47   clock reconvergence pessimism
                         -0.24   30.23   library setup time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                -24.61   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.01   22.79 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.54   23.33 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.30    0.00   23.33 v _232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.29   23.62 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.36    0.00   23.62 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.19    0.96   24.59 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.19    0.00   24.59 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01   30.44 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   30.72 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   30.72 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.47   clock uncertainty
                          0.00   30.47   clock reconvergence pessimism
                         -0.22   30.25   library setup time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                -24.59   data arrival time
-----------------------------------------------------------------------------
                                  5.67   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.00   22.79 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.53   23.32 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.29    0.00   23.32 v _268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   23.55 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.25    0.00   23.55 ^ hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.23    0.99   24.53 ^ hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.23    0.00   24.53 ^ _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.53   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   30.70 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   30.71 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.25   30.20   library setup time
                                 30.20   data required time
-----------------------------------------------------------------------------
                                 30.20   data required time
                                -24.53   data arrival time
-----------------------------------------------------------------------------
                                  5.67   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.01   22.79 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.54   23.33 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.30    0.00   23.33 v _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.25   23.58 ^ _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.29    0.00   23.58 ^ hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   24.51 ^ hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.15    0.00   24.51 ^ _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.51   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01   30.44 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   30.72 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   30.72 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.47   clock uncertainty
                          0.00   30.47   clock reconvergence pessimism
                         -0.24   30.23   library setup time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                -24.51   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.00   22.79 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.53   23.32 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.29    0.00   23.32 v _288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.26   23.58 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.31    0.00   23.58 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.94   24.52 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.15    0.00   24.52 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.52   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   30.70 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   30.71 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.22   30.24   library setup time
                                 30.24   data required time
-----------------------------------------------------------------------------
                                 30.24   data required time
                                -24.52   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.00   22.79 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.53   23.32 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.29    0.00   23.32 v _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   23.55 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.26    0.00   23.55 ^ hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.94   24.49 ^ hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.17    0.00   24.49 ^ _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.49   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   30.70 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   30.71 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.25   30.21   library setup time
                                 30.21   data required time
-----------------------------------------------------------------------------
                                 30.21   data required time
                                -24.49   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.01   22.79 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.56   23.35 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.33    0.00   23.35 v _248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.23    0.22   23.58 ^ _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.23    0.00   23.58 ^ hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.92   24.50 ^ hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.15    0.00   24.50 ^ _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.50   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01   30.44 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   30.72 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   30.72 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.47   clock uncertainty
                          0.00   30.47   clock reconvergence pessimism
                         -0.24   30.23   library setup time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                -24.50   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.01   22.79 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.56   23.35 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.33    0.00   23.35 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   23.58 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.25    0.00   23.58 ^ hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.93   24.52 ^ hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.16    0.00   24.52 ^ _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.52   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01   30.44 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   30.72 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   30.72 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.47   clock uncertainty
                          0.00   30.47   clock reconvergence pessimism
                         -0.22   30.26   library setup time
                                 30.26   data required time
-----------------------------------------------------------------------------
                                 30.26   data required time
                                -24.52   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.01   22.79 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.54   23.33 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.30    0.00   23.33 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.24   23.56 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.26    0.00   23.56 ^ hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.92   24.49 ^ hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.15    0.00   24.49 ^ _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.49   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01   30.44 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   30.72 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   30.72 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.47   clock uncertainty
                          0.00   30.47   clock reconvergence pessimism
                         -0.24   30.23   library setup time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                -24.49   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.01   22.79 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.33    0.56   23.35 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.33    0.00   23.35 v _251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   23.59 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.25    0.00   23.59 ^ hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.92   24.51 ^ hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.14    0.00   24.51 ^ _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.51   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01   30.44 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   30.72 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   30.72 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.47   clock uncertainty
                          0.00   30.47   clock reconvergence pessimism
                         -0.21   30.26   library setup time
                                 30.26   data required time
-----------------------------------------------------------------------------
                                 30.26   data required time
                                -24.51   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.01   22.79 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.54   23.33 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.30    0.00   23.33 v _228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   23.56 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.26    0.00   23.56 ^ hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.91   24.48 ^ hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.14    0.00   24.48 ^ _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.48   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01   30.44 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.28   30.72 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00   30.72 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.47   clock uncertainty
                          0.00   30.47   clock reconvergence pessimism
                         -0.24   30.23   library setup time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                -24.48   data arrival time
-----------------------------------------------------------------------------
                                  5.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.00   22.79 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.53   23.32 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.29    0.00   23.32 v _278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.22   23.54 ^ _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.25    0.00   23.54 ^ hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   24.47 ^ hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.15    0.00   24.47 ^ _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.47   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   30.70 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   30.71 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.22   30.24   library setup time
                                 30.24   data required time
-----------------------------------------------------------------------------
                                 30.24   data required time
                                -24.47   data arrival time
-----------------------------------------------------------------------------
                                  5.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.43    0.44   23.79 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.43    0.00   23.79 ^ _325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.21 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.13    0.00   24.21 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   24.42 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.11    0.00   24.42 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.42   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.71 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.71 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.23   30.23   library setup time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                -24.42   data arrival time
-----------------------------------------------------------------------------
                                  5.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.43    0.44   23.79 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.43    0.00   23.79 ^ _321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.14    0.43   24.22 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.14    0.00   24.22 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   24.43 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.11    0.00   24.43 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.43   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.22   30.25   library setup time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                -24.43   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.43    0.44   23.79 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.43    0.00   23.79 ^ _317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.21 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.13    0.00   24.21 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.41 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.10    0.00   24.41 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.41   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.71 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.71 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.23   30.23   library setup time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                -24.41   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   23.77 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.41    0.00   23.77 ^ _314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.20 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.13    0.00   24.20 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.39 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.10    0.00   24.39 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.39   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.71 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.71 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.23   30.23   library setup time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                -24.39   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   23.77 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.41    0.00   23.77 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.42   24.19 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.12    0.00   24.19 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.39 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.10    0.00   24.39 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.39   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.71 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.71 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.23   30.22   library setup time
                                 30.22   data required time
-----------------------------------------------------------------------------
                                 30.22   data required time
                                -24.39   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.43    0.44   23.79 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.43    0.00   23.79 ^ _319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.21 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.13    0.00   24.21 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.41 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.10    0.00   24.41 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.41   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.23   30.25   library setup time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                -24.41   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   23.77 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.41    0.00   23.77 ^ _312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.20 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.13    0.00   24.20 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.40 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.10    0.00   24.40 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.40   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.23   30.25   library setup time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                -24.40   data arrival time
-----------------------------------------------------------------------------
                                  5.85   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   23.77 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.41    0.00   23.77 ^ _308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.42   24.19 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.12    0.00   24.19 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.39 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.10    0.00   24.39 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.39   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.23   30.25   library setup time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                -24.39   data arrival time
-----------------------------------------------------------------------------
                                  5.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.52    0.59   22.79 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.52    0.00   22.79 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.33   23.12 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.34    0.00   23.12 ^ hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.94   24.06 ^ hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.15    0.00   24.06 ^ _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.06   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   30.70 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   30.71 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.24   30.21   library setup time
                                 30.21   data required time
-----------------------------------------------------------------------------
                                 30.21   data required time
                                -24.06   data arrival time
-----------------------------------------------------------------------------
                                  6.15   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.34   23.09 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.18    0.00   23.09 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.45    0.43   23.52 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.45    0.00   23.52 ^ _327_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.21    0.17   23.69 v _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _161_ (net)
                  0.21    0.00   23.69 v _328_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.32    0.28   23.97 ^ _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.32    0.00   23.97 ^ _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.97   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.71 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.71 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.26   30.20   library setup time
                                 30.20   data required time
-----------------------------------------------------------------------------
                                 30.20   data required time
                                -23.97   data arrival time
-----------------------------------------------------------------------------
                                  6.22   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.34   23.09 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.18    0.00   23.09 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.45    0.43   23.52 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.45    0.00   23.52 ^ _323_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.22    0.17   23.69 v _323_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _159_ (net)
                  0.22    0.00   23.69 v _324_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.34    0.29   23.98 ^ _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.34    0.00   23.98 ^ _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.98   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.26   30.22   library setup time
                                 30.22   data required time
-----------------------------------------------------------------------------
                                 30.22   data required time
                                -23.98   data arrival time
-----------------------------------------------------------------------------
                                  6.23   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.34   23.09 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.18    0.00   23.09 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.45    0.43   23.52 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.45    0.00   23.52 ^ _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.23    0.17   23.69 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _149_ (net)
                  0.23    0.00   23.69 v _306_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.30    0.27   23.96 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.30    0.00   23.96 ^ _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.96   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.26   30.22   library setup time
                                 30.22   data required time
-----------------------------------------------------------------------------
                                 30.22   data required time
                                -23.96   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.34   23.09 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.18    0.00   23.09 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.45    0.43   23.52 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.45    0.00   23.52 ^ _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.24    0.18   23.70 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.24    0.00   23.70 v _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.29    0.26   23.96 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.29    0.00   23.96 ^ _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.96   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.25   30.23   library setup time
                                 30.23   data required time
-----------------------------------------------------------------------------
                                 30.23   data required time
                                -23.96   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.50    0.54   23.29 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.50    0.00   23.29 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    0.51   23.81 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.53    0.00   23.81 ^ _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.23    0.11   23.92 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.23    0.00   23.92 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.92   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.71 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.71 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.26   30.20   library setup time
                                 30.20   data required time
-----------------------------------------------------------------------------
                                 30.20   data required time
                                -23.92   data arrival time
-----------------------------------------------------------------------------
                                  6.28   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   23.77 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.13    0.00   23.77 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   23.97 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.10    0.00   23.97 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.97   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.22   30.25   library setup time
                                 30.25   data required time
-----------------------------------------------------------------------------
                                 30.25   data required time
                                -23.97   data arrival time
-----------------------------------------------------------------------------
                                  6.28   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.50    0.54   23.29 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.50    0.00   23.29 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    0.51   23.81 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.53    0.00   23.81 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.12   23.93 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.24    0.00   23.93 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.93   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.26   30.21   library setup time
                                 30.21   data required time
-----------------------------------------------------------------------------
                                 30.21   data required time
                                -23.93   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.50    0.54   23.29 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.50    0.00   23.29 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    0.51   23.81 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.53    0.00   23.81 ^ _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.11   23.92 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.24    0.00   23.92 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.92   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.26   30.21   library setup time
                                 30.21   data required time
-----------------------------------------------------------------------------
                                 30.21   data required time
                                -23.92   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.27    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.28    0.02   19.91 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.33 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.33 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.87   22.20 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.20 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.78    0.55   22.75 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.78    0.00   22.75 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.05    0.46    0.59   23.34 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.46    0.00   23.35 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.50    0.49   23.84 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.50    0.00   23.84 ^ _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.84   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.29   30.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00   30.73 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.48   clock uncertainty
                          0.00   30.48   clock reconvergence pessimism
                         -0.27   30.20   library setup time
                                 30.20   data required time
-----------------------------------------------------------------------------
                                 30.20   data required time
                                -23.84   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.10    0.44    0.37   19.94 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.45    0.02   19.96 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   20.28 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.13    0.00   20.28 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.04    0.39    0.44   20.72 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.39    0.00   20.72 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.43    0.44    0.41   21.13 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.44    0.00   21.14 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.29    0.37    0.46   21.59 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.37    0.01   21.60 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.66    0.58   22.18 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.66    0.00   22.18 ^ _273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.34    0.26   22.44 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.34    0.00   22.44 v hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.09   23.53 v hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.19    0.00   23.53 v _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.53   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.24    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.06   28.71 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   28.99 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   28.99 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    0.95   29.95 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01   29.96 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.47   30.43 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00   30.44 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.26   30.70 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00   30.71 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.46   clock uncertainty
                          0.00   30.46   clock reconvergence pessimism
                         -0.26   30.20   library setup time
                                 30.20   data required time
-----------------------------------------------------------------------------
                                 30.20   data required time
                                -23.53   data arrival time
-----------------------------------------------------------------------------
                                  6.67   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    1.03    1.38    9.23 ^ _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  1.03    0.02    9.25 ^ output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.69 ^ output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.42    0.00    9.70 ^ wbs_dat_o[5] (out)
                                  9.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.70   data arrival time
-----------------------------------------------------------------------------
                                 15.08   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.89    1.31    9.18 ^ _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  0.89    0.02    9.19 ^ output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.63 ^ output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.42    0.00    9.63 ^ wbs_dat_o[12] (out)
                                  9.63   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.63   data arrival time
-----------------------------------------------------------------------------
                                 15.15   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.90    1.31    9.16 ^ _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  0.90    0.02    9.17 ^ output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44    9.61 ^ output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.43    0.00    9.62 ^ wbs_dat_o[13] (out)
                                  9.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.62   data arrival time
-----------------------------------------------------------------------------
                                 15.16   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    0.82    1.27    9.13 ^ _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.82    0.01    9.15 ^ output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.59 ^ output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.42    0.00    9.59 ^ wbs_dat_o[7] (out)
                                  9.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.59   data arrival time
-----------------------------------------------------------------------------
                                 15.19   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.74    1.21    9.06 ^ _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.74    0.01    9.07 ^ output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.51 ^ output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.42    0.00    9.51 ^ wbs_dat_o[9] (out)
                                  9.51   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.51   data arrival time
-----------------------------------------------------------------------------
                                 15.27   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.70    1.20    9.06 ^ _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.70    0.01    9.07 ^ output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.51 ^ output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.42    0.00    9.51 ^ wbs_dat_o[15] (out)
                                  9.51   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.51   data arrival time
-----------------------------------------------------------------------------
                                 15.27   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.68    1.18    9.05 ^ _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.68    0.01    9.06 ^ output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.50 ^ output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.42    0.00    9.50 ^ wbs_dat_o[11] (out)
                                  9.50   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.50   data arrival time
-----------------------------------------------------------------------------
                                 15.28   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.68    1.18    9.05 ^ _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.68    0.01    9.06 ^ output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.49 ^ output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.42    0.00    9.49 ^ wbs_dat_o[14] (out)
                                  9.49   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.49   data arrival time
-----------------------------------------------------------------------------
                                 15.29   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.67    1.14    9.01 ^ _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.67    0.04    9.05 ^ output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.48 ^ output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.42    0.00    9.49 ^ wbs_dat_o[0] (out)
                                  9.49   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.49   data arrival time
-----------------------------------------------------------------------------
                                 15.29   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    0.62    1.12    8.99 ^ _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.63    0.03    9.02 ^ output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.45 ^ output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.42    0.00    9.45 ^ wbs_dat_o[8] (out)
                                  9.45   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.45   data arrival time
-----------------------------------------------------------------------------
                                 15.33   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.15    0.61    1.11    8.98 ^ _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.61    0.03    9.01 ^ output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.44 ^ output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.42    0.00    9.44 ^ wbs_dat_o[1] (out)
                                  9.44   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.44   data arrival time
-----------------------------------------------------------------------------
                                 15.34   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.12    0.50    1.04    8.89 ^ _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.50    0.02    8.91 ^ output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.34 ^ output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.42    0.00    9.34 ^ wbs_dat_o[4] (out)
                                  9.34   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.34   data arrival time
-----------------------------------------------------------------------------
                                 15.44   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.43    1.01    8.88 ^ _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.43    0.02    8.89 ^ output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.31 ^ output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.42    0.00    9.31 ^ wbs_dat_o[3] (out)
                                  9.31   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.31   data arrival time
-----------------------------------------------------------------------------
                                 15.47   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.45    1.02    8.86 ^ _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.46    0.02    8.88 ^ output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.31 ^ output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.42    0.00    9.31 ^ wbs_dat_o[10] (out)
                                  9.31   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.31   data arrival time
-----------------------------------------------------------------------------
                                 15.47   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.85 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.85 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.41    0.99    8.84 ^ _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.41    0.02    8.86 ^ output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.28 ^ output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.42    0.00    9.28 ^ wbs_dat_o[2] (out)
                                  9.28   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.28   data arrival time
-----------------------------------------------------------------------------
                                 15.50   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.38    0.98    8.85 ^ _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.38    0.01    8.86 ^ output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.28 ^ output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.42    0.00    9.28 ^ wbs_dat_o[6] (out)
                                  9.28   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.28   data arrival time
-----------------------------------------------------------------------------
                                 15.50   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.34    0.90    8.76 ^ _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.34    0.00    8.76 ^ fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.25    0.34    0.44    9.20 ^ fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.34    0.00    9.20 ^ fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.03    0.60    0.54    9.75 ^ fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  0.60    0.00    9.75 ^ fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.14    0.77    0.70   10.45 ^ fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  0.77    0.01   10.46 ^ _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.45   10.91 ^ _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.35    0.00   10.91 ^ output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   11.33 ^ output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.42    0.00   11.33 ^ la_data_out[6] (out)
                                 11.33   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 16.07   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.36    0.91    8.77 ^ _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.36    0.00    8.78 ^ fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.43    0.40    9.18 ^ fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.43    0.00    9.18 ^ fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.28    0.37    9.55 ^ fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.28    0.00    9.55 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.51    0.57   10.12 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.51    0.01   10.13 ^ _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.43   10.56 ^ _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.37    0.00   10.56 ^ output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.98 ^ output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.42    0.00   10.98 ^ la_data_out[4] (out)
                                 10.98   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.98   data arrival time
-----------------------------------------------------------------------------
                                 16.42   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.41    0.94    8.80 ^ _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.41    0.00    8.81 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.19    0.41    0.40    9.21 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.41    0.00    9.21 ^ fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.11    0.89    0.71    9.92 ^ fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  0.89    0.01    9.93 ^ _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.38    0.48   10.41 ^ _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.38    0.00   10.41 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.83 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.42    0.00   10.84 ^ la_data_out[2] (out)
                                 10.84   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 16.56   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.28    1.14    1.41    9.27 ^ _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  1.14    0.00    9.27 ^ fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.18    0.74    0.62    9.90 ^ fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  0.74    0.02    9.91 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.46   10.37 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.36    0.00   10.37 ^ output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.79 ^ output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.42    0.00   10.79 ^ la_data_out[7] (out)
                                 10.79   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.79   data arrival time
-----------------------------------------------------------------------------
                                 16.61   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.84 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.25    1.01    1.33    9.18 ^ _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  1.01    0.00    9.18 ^ fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.08    0.68    0.62    9.79 ^ fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  0.68    0.00    9.80 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.41    0.48   10.27 ^ _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.41    0.00   10.27 ^ output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.70 ^ output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.43    0.00   10.70 ^ la_data_out[9] (out)
                                 10.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.70   data arrival time
-----------------------------------------------------------------------------
                                 16.70   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.23    0.94    1.29    9.15 ^ _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  0.94    0.00    9.16 ^ fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.51    0.68    9.83 ^ fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.51    0.01    9.84 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.42   10.27 ^ _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.35    0.00   10.27 ^ output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.41   10.68 ^ output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.42    0.00   10.69 ^ la_data_out[5] (out)
                                 10.69   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.69   data arrival time
-----------------------------------------------------------------------------
                                 16.71   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.20    0.80    1.22    9.08 ^ _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  0.80    0.00    9.08 ^ fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.11    0.49    0.64    9.73 ^ fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.49    0.01    9.74 ^ _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.42   10.16 ^ _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.35    0.00   10.16 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.41   10.58 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.42    0.00   10.58 ^ la_data_out[3] (out)
                                 10.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.58   data arrival time
-----------------------------------------------------------------------------
                                 16.82   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.84 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.84 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.37    0.92    8.76 ^ _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.37    0.00    8.76 ^ fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.19    0.41    0.39    9.15 ^ fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.41    0.00    9.15 ^ fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.33    0.40    9.55 ^ fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.33    0.00    9.55 ^ _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.40    9.95 ^ _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.35    0.00    9.95 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.41   10.36 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.42    0.00   10.37 ^ la_data_out[12] (out)
                                 10.37   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.37   data arrival time
-----------------------------------------------------------------------------
                                 17.03   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.84 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.29    1.17    1.42    9.27 ^ _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  1.17    0.00    9.27 ^ _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.39    0.51    9.78 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.39    0.00    9.78 ^ output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.19 ^ output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.42    0.00   10.20 ^ la_data_out[8] (out)
                                 10.20   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.20   data arrival time
-----------------------------------------------------------------------------
                                 17.20   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.84 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.84 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    0.95    1.31    9.15 ^ _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  0.95    0.00    9.15 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.41    0.51    9.66 ^ _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.41    0.00    9.66 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.08 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.42    0.00   10.08 ^ la_data_out[11] (out)
                                 10.08   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.08   data arrival time
-----------------------------------------------------------------------------
                                 17.32   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.16    0.66    1.14    9.00 ^ _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  0.66    0.00    9.00 ^ _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.08    0.71    0.62    9.62 ^ _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.71    0.01    9.63 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44   10.07 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.42    0.00   10.07 ^ la_data_out[0] (out)
                                 10.07   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.07   data arrival time
-----------------------------------------------------------------------------
                                 17.33   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.84 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.84 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.23    0.96    1.31    9.15 ^ _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  0.96    0.00    9.16 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.47    9.62 ^ _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.35    0.00    9.62 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.04 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.42    0.00   10.04 ^ la_data_out[13] (out)
                                 10.04   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.04   data arrival time
-----------------------------------------------------------------------------
                                 17.36   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.22    0.92    1.30    9.16 ^ _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  0.92    0.01    9.17 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.38    0.44    9.61 ^ _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.38    0.00    9.61 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.03 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.42    0.00   10.03 ^ la_data_out[1] (out)
                                 10.03   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.03   data arrival time
-----------------------------------------------------------------------------
                                 17.37   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.08    0.14    0.31    7.86 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.14    0.00    7.86 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.20    0.82    1.24    9.10 ^ _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  0.82    0.00    9.10 ^ _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.46    9.56 ^ _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.37    0.00    9.56 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.98 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.42    0.00    9.98 ^ la_data_out[14] (out)
                                  9.98   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.98   data arrival time
-----------------------------------------------------------------------------
                                 17.42   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.84 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.84 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.18    0.75    1.20    9.04 ^ _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  0.75    0.00    9.04 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.47    0.49    9.53 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.47    0.00    9.53 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.95 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.42    0.00    9.95 ^ la_data_out[15] (out)
                                  9.95   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.95   data arrival time
-----------------------------------------------------------------------------
                                 17.45   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.01    7.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.12    0.29    7.84 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.12    0.00    7.85 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.42    0.95    8.80 ^ _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.42    0.00    8.80 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.40    0.43    9.23 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.40    0.00    9.23 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.65 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.42    0.00    9.65 ^ la_data_out[10] (out)
                                  9.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.65   data arrival time
-----------------------------------------------------------------------------
                                 17.75   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.24    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.76    0.07    5.64 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.95 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.95 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.09    1.51    1.06    7.01 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.51    0.01    7.02 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.23    0.52    7.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.23    0.00    7.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.09    0.15    0.32    7.86 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.15    0.00    7.87 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.23    0.93    1.30    9.17 ^ _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  0.94    0.04    9.22 ^ output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.66 ^ output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.42    0.00    9.66 ^ wbs_ack_o (out)
                                  9.66   data arrival time

                         48.00   48.00   clock clk (rise edge)
                          4.65   52.65   clock network delay (propagated)
                         -0.25   52.40   clock uncertainty
                          0.00   52.40   clock reconvergence pessimism
                         -8.41   43.99   output external delay
                                 43.99   data required time
-----------------------------------------------------------------------------
                                 43.99   data required time
                                 -9.66   data arrival time
-----------------------------------------------------------------------------
                                 34.33   slack (MET)



worst slack corner Typical: 4.8831
