{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586400130856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586400130861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 19:42:10 2020 " "Processing started: Wed Apr 08 19:42:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586400130861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400130861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off channelStrip -c channelStrip " "Command: quartus_map --read_settings_files=on --write_settings_files=off channelStrip -c channelStrip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400130861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586400131349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586400131349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/kpdecode/kpdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/kpdecode/kpdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kpdecode " "Found entity 1: kpdecode" {  } { { "peripherals/kpdecode/kpdecode.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/encodebutton/encodebutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/encodebutton/encodebutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encodeButton " "Found entity 1: encodeButton" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/displaymux/displaymux.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/displaymux/displaymux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayMux " "Found entity 1: displayMux" {  } { { "peripherals/displayMux/displayMux.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/decodebutton/decodebutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/decodebutton/decodebutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeButton " "Found entity 1: decodeButton" {  } { { "peripherals/decodeButton/decodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/decode7/decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/decode7/decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "peripherals/decode7/decode7.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/decode2/decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/decode2/decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "peripherals/decode2/decode2.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138723 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colseq.sv(12) " "Verilog HDL information at colseq.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "peripherals/colseq/colseq.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586400138726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/colseq/colseq.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/colseq/colseq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colseq " "Found entity 1: colseq" {  } { { "peripherals/colseq/colseq.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputs/outputlevel/outputlevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file outputs/outputlevel/outputlevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputLevel " "Found entity 1: outputLevel" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputs/sinewavegen/sinewavegen.sv 1 1 " "Found 1 design units, including 1 entities, in source file inputs/sinewavegen/sinewavegen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sineWaveGen " "Found entity 1: sineWaveGen" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/verilog-implementation/lowpass/lowpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file filters/verilog-implementation/lowpass/lowpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lowpass " "Found entity 1: lowpass" {  } { { "filters/verilog-implementation/lowpass/lowpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/lowpass/lowpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/verilog-implementation/highpass/highpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file filters/verilog-implementation/highpass/highpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highpass " "Found entity 1: highpass" {  } { { "filters/verilog-implementation/highpass/highpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/filters/verilog-implementation/highpass/highpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138745 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"@\", or an identifier clkDivider.sv(21) " "Verilog HDL syntax error at clkDivider.sv(21) near text: \"(\";  expecting \"@\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "clocks/clkDivider/clkDivider.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1586400138753 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clkDivider clkDivider.sv(1) " "Ignored design unit \"clkDivider\" at clkDivider.sv(1) due to previous errors" {  } { { "clocks/clkDivider/clkDivider.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1586400138753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks/clkdivider/clkdivider.sv 0 0 " "Found 0 design units, including 0 entities, in source file clocks/clkdivider/clkdivider.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel/channelstrip.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel/channelstrip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 channelStrip " "Found entity 1: channelStrip" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138758 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll " "Found entity 2: pll" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586400138758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/output_files/channelStrip.map.smsg " "Generated suppressed messages file C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/output_files/channelStrip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138778 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586400138845 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 08 19:42:18 2020 " "Processing ended: Wed Apr 08 19:42:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586400138845 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586400138845 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586400138845 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400138845 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586400139437 ""}
