Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Jan 24 22:08:51 2017
| Host         : linux-Inspiron-5565 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.302        0.000                      0                19751        0.045        0.000                      0                19751        4.020        0.000                       0                  6801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.500}        5.000           200.000         
clk_fpga_2  {0.000 4.000}        8.000           125.000         
clk_fpga_3  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.302        0.000                      0                19751        0.045        0.000                      0                19751        4.020        0.000                       0                  6801  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.648ns  (logic 1.600ns (16.585%)  route 8.048ns (83.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=128, routed)         8.048    12.528    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WDATA[9]
    SLICE_X58Y138        LUT3 (Prop_lut3_I0_O)        0.150    12.678 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V[233]_i_1/O
                         net (fo=1, routed)           0.000    12.678    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg0238_out[9]
    SLICE_X58Y138        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.708    12.887    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X58Y138        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[233]/C
                         clock pessimism              0.129    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X58Y138        FDRE (Setup_fdre_C_D)        0.118    12.980    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[233]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -12.678    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 1.600ns (16.653%)  route 8.008ns (83.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=128, routed)         8.008    12.489    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WDATA[25]
    SLICE_X86Y148        LUT3 (Prop_lut3_I0_O)        0.150    12.639 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V[153]_i_1/O
                         net (fo=1, routed)           0.000    12.639    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg0244_out[25]
    SLICE_X86Y148        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.721    12.900    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X86Y148        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[153]/C
                         clock pessimism              0.129    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X86Y148        FDRE (Setup_fdre_C_D)        0.118    12.993    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[153]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2001]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 1.602ns (16.806%)  route 7.931ns (83.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=128, routed)         7.931    12.411    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WDATA[17]
    SLICE_X80Y135        LUT3 (Prop_lut3_I0_O)        0.152    12.563 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V[2001]_i_1/O
                         net (fo=1, routed)           0.000    12.563    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg0128_out[17]
    SLICE_X80Y135        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2001]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.714    12.893    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X80Y135        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2001]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X80Y135        FDRE (Setup_fdre_C_D)        0.075    12.943    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2001]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2033]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 1.600ns (16.814%)  route 7.916ns (83.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=128, routed)         7.916    12.396    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WDATA[17]
    SLICE_X81Y136        LUT3 (Prop_lut3_I0_O)        0.150    12.546 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V[2033]_i_1/O
                         net (fo=1, routed)           0.000    12.546    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg0[17]
    SLICE_X81Y136        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2033]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.714    12.893    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X81Y136        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2033]/C
                         clock pessimism              0.129    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X81Y136        FDRE (Setup_fdre_C_D)        0.075    12.943    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2033]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                         -12.546    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1234]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 1.550ns (16.544%)  route 7.819ns (83.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=1024, routed)        7.819    12.276    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WSTRB[2]
    SLICE_X47Y119        LUT3 (Prop_lut3_I1_O)        0.124    12.400 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V[1234]_i_1/O
                         net (fo=1, routed)           0.000    12.400    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg049_out[18]
    SLICE_X47Y119        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1234]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.641    12.820    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X47Y119        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1234]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X47Y119        FDRE (Setup_fdre_C_D)        0.029    12.824    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1234]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1235]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.397ns  (logic 1.578ns (16.793%)  route 7.819ns (83.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=1024, routed)        7.819    12.276    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WSTRB[2]
    SLICE_X47Y119        LUT3 (Prop_lut3_I1_O)        0.152    12.428 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V[1235]_i_1/O
                         net (fo=1, routed)           0.000    12.428    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg049_out[19]
    SLICE_X47Y119        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.641    12.820    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X47Y119        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1235]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X47Y119        FDRE (Setup_fdre_C_D)        0.075    12.870    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1235]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2009]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 1.602ns (16.948%)  route 7.851ns (83.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=128, routed)         7.851    12.331    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WDATA[25]
    SLICE_X87Y146        LUT3 (Prop_lut3_I0_O)        0.152    12.483 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V[2009]_i_1/O
                         net (fo=1, routed)           0.000    12.483    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg0128_out[25]
    SLICE_X87Y146        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2009]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.720    12.899    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X87Y146        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2009]/C
                         clock pessimism              0.129    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X87Y146        FDRE (Setup_fdre_C_D)        0.075    12.949    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[2009]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1874]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 1.550ns (16.661%)  route 7.753ns (83.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=1024, routed)        7.753    12.210    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WSTRB[2]
    SLICE_X43Y118        LUT3 (Prop_lut3_I1_O)        0.124    12.334 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V[1874]_i_1/O
                         net (fo=1, routed)           0.000    12.334    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg0136_out[18]
    SLICE_X43Y118        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1874]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.643    12.822    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1874]/C
                         clock pessimism              0.129    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X43Y118        FDRE (Setup_fdre_C_D)        0.029    12.826    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1874]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1138]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 1.550ns (16.667%)  route 7.750ns (83.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=1024, routed)        7.750    12.207    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WSTRB[2]
    SLICE_X44Y117        LUT3 (Prop_lut3_I1_O)        0.124    12.331 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V[1138]_i_1/O
                         net (fo=1, routed)           0.000    12.331    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg055_out[18]
    SLICE_X44Y117        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.644    12.823    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X44Y117        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1138]/C
                         clock pessimism              0.129    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X44Y117        FDRE (Setup_fdre_C_D)        0.031    12.829    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1138]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1875]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 1.576ns (16.893%)  route 7.753ns (83.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.822 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.737     3.031    xc7z020_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  xc7z020_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=1024, routed)        7.753    12.210    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/s_axi_PERIPH_BUS_WSTRB[2]
    SLICE_X43Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.360 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V[1875]_i_1/O
                         net (fo=1, routed)           0.000    12.360    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg0136_out[19]
    SLICE_X43Y118        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1875]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        1.643    12.822    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X43Y118        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1875]/C
                         clock pessimism              0.129    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X43Y118        FDRE (Setup_fdre_C_D)        0.075    12.872    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1875]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[517]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[517]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.227ns (56.338%)  route 0.176ns (43.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.635     0.971    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X51Y101        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[517]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[517]/Q
                         net (fo=3, routed)           0.176     1.275    xc7z020_i/bigint_math_0/inst/number1_V[517]
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.099     1.374 r  xc7z020_i/bigint_math_0/inst/int_output_V[517]_i_1/O
                         net (fo=1, routed)           0.000     1.374    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/D[517]
    SLICE_X49Y100        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[517]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.911     1.277    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X49Y100        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[517]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.091     1.329    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[517]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.227ns (55.370%)  route 0.183ns (44.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.630     0.966    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X49Y118        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.128     1.094 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[83]/Q
                         net (fo=3, routed)           0.183     1.277    xc7z020_i/bigint_math_0/inst/number1_V[83]
    SLICE_X53Y118        LUT2 (Prop_lut2_I1_O)        0.099     1.376 r  xc7z020_i/bigint_math_0/inst/int_output_V[83]_i_1/O
                         net (fo=1, routed)           0.000     1.376    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/D[83]
    SLICE_X53Y118        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.897     1.263    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X53Y118        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[83]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X53Y118        FDRE (Hold_fdre_C_D)         0.092     1.316    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1642]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1642]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (49.003%)  route 0.218ns (50.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.639     0.975    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y149        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1642]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1642]/Q
                         net (fo=3, routed)           0.218     1.357    xc7z020_i/bigint_math_0/inst/number1_V[1642]
    SLICE_X51Y148        LUT2 (Prop_lut2_I1_O)        0.045     1.402 r  xc7z020_i/bigint_math_0/inst/int_output_V[1642]_i_1/O
                         net (fo=1, routed)           0.000     1.402    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/D[1642]
    SLICE_X51Y148        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1642]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.907     1.273    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X51Y148        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1642]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y148        FDRE (Hold_fdre_C_D)         0.092     1.326    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1642]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[435]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.591%)  route 0.197ns (46.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.628     0.964    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X48Y129        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[435]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.128     1.092 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[435]/Q
                         net (fo=3, routed)           0.197     1.289    xc7z020_i/bigint_math_0/inst/number1_V[435]
    SLICE_X51Y128        LUT2 (Prop_lut2_I1_O)        0.099     1.388 r  xc7z020_i/bigint_math_0/inst/int_output_V[435]_i_1/O
                         net (fo=1, routed)           0.000     1.388    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/D[435]
    SLICE_X51Y128        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.894     1.260    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X51Y128        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[435]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X51Y128        FDRE (Hold_fdre_C_D)         0.091     1.312    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[435]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1514]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1514]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.993%)  route 0.257ns (58.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.637     0.973    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X49Y143        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1514]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y143        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number2_V_reg[1514]/Q
                         net (fo=3, routed)           0.257     1.371    xc7z020_i/bigint_math_0/inst/number2_V[1514]
    SLICE_X52Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.416 r  xc7z020_i/bigint_math_0/inst/int_output_V[1514]_i_1/O
                         net (fo=1, routed)           0.000     1.416    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/D[1514]
    SLICE_X52Y147        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1514]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.907     1.273    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X52Y147        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1514]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y147        FDRE (Hold_fdre_C_D)         0.092     1.326    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1514]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[484]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.170%)  route 0.353ns (62.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.553     0.889    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X50Y98         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[484]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[484]/Q
                         net (fo=3, routed)           0.353     1.406    xc7z020_i/bigint_math_0/inst/number1_V[484]
    SLICE_X50Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.451 r  xc7z020_i/bigint_math_0/inst/int_output_V[484]_i_1/O
                         net (fo=1, routed)           0.000     1.451    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/D[484]
    SLICE_X50Y102        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.907     1.273    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X50Y102        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[484]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.120     1.358    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[484]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.071%)  route 0.290ns (60.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.636     0.972    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X49Y141        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1082]/Q
                         net (fo=3, routed)           0.290     1.403    xc7z020_i/bigint_math_0/inst/number1_V[1082]
    SLICE_X50Y145        LUT2 (Prop_lut2_I1_O)        0.045     1.448 r  xc7z020_i/bigint_math_0/inst/int_output_V[1082]_i_1/O
                         net (fo=1, routed)           0.000     1.448    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/D[1082]
    SLICE_X50Y145        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.906     1.272    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X50Y145        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1082]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y145        FDRE (Hold_fdre_C_D)         0.121     1.354    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1082]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.856%)  route 0.293ns (64.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.556     0.892    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X36Y94         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.293     1.349    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X38Y100        FDSE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.911     1.277    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y100        FDSE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDSE (Hold_fdse_C_S)         0.009     1.251    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.856%)  route 0.293ns (64.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.556     0.892    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X36Y94         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.293     1.349    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X38Y100        FDSE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.911     1.277    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y100        FDSE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDSE (Hold_fdse_C_S)         0.009     1.251    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.856%)  route 0.293ns (64.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.556     0.892    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X36Y94         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.293     1.349    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X38Y100        FDSE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6801, routed)        0.911     1.277    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y100        FDSE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDSE (Hold_fdse_C_S)         0.009     1.251    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y115   xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_ap_done_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y114   xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_ap_start_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y106   xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_auto_restart_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y115   xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_gie_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y114   xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_ier_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y114   xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_isr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y145   xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1535]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y124   xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1536]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y124   xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_number1_V_reg[1537]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y96    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y96    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y96    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y96    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y96    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y96    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y96    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y96    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y96    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y95    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y95    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



