verilog work "segment7.v"
verilog work "register_a.v"
verilog work "pc.v"
verilog work "Mux_b.v"
verilog work "Mux_a.v"
verilog work "control_unit.v"
verilog work "BCD.v"
verilog work "alu.v"
verilog work "../Meta2.0/register_b.v"
verilog work "../Meta2.0/instruction_memory.v"
verilog work "top.v"
verilog work "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
