{
  "module_name": "tegra186-reset.h",
  "hash_id": "91b2d6996fe827215fa5c817c4e8b2bdd7db6a159bb0c47edb3bff5aa2930d4c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/tegra186-reset.h",
  "human_readable_source": " \n \n\n#ifndef _ABI_MACH_T186_RESET_T186_H_\n#define _ABI_MACH_T186_RESET_T186_H_\n\n\n#define TEGRA186_RESET_ACTMON\t\t\t0\n#define TEGRA186_RESET_AFI\t\t\t1\n#define TEGRA186_RESET_CEC\t\t\t2\n#define TEGRA186_RESET_CSITE\t\t\t3\n#define TEGRA186_RESET_DP2\t\t\t4\n#define TEGRA186_RESET_DPAUX\t\t\t5\n#define TEGRA186_RESET_DSI\t\t\t6\n#define TEGRA186_RESET_DSIB\t\t\t7\n#define TEGRA186_RESET_DTV\t\t\t8\n#define TEGRA186_RESET_DVFS\t\t\t9\n#define TEGRA186_RESET_ENTROPY\t\t\t10\n#define TEGRA186_RESET_EXTPERIPH1\t\t11\n#define TEGRA186_RESET_EXTPERIPH2\t\t12\n#define TEGRA186_RESET_EXTPERIPH3\t\t13\n#define TEGRA186_RESET_GPU\t\t\t14\n#define TEGRA186_RESET_HDA\t\t\t15\n#define TEGRA186_RESET_HDA2CODEC_2X\t\t16\n#define TEGRA186_RESET_HDA2HDMICODEC\t\t17\n#define TEGRA186_RESET_HOST1X\t\t\t18\n#define TEGRA186_RESET_I2C1\t\t\t19\n#define TEGRA186_RESET_I2C2\t\t\t20\n#define TEGRA186_RESET_I2C3\t\t\t21\n#define TEGRA186_RESET_I2C4\t\t\t22\n#define TEGRA186_RESET_I2C5\t\t\t23\n#define TEGRA186_RESET_I2C6\t\t\t24\n#define TEGRA186_RESET_ISP\t\t\t25\n#define TEGRA186_RESET_KFUSE\t\t\t26\n#define TEGRA186_RESET_LA\t\t\t27\n#define TEGRA186_RESET_MIPI_CAL\t\t\t28\n#define TEGRA186_RESET_PCIE\t\t\t29\n#define TEGRA186_RESET_PCIEXCLK\t\t\t30\n#define TEGRA186_RESET_SATA\t\t\t31\n#define TEGRA186_RESET_SATACOLD\t\t\t32\n#define TEGRA186_RESET_SDMMC1\t\t\t33\n#define TEGRA186_RESET_SDMMC2\t\t\t34\n#define TEGRA186_RESET_SDMMC3\t\t\t35\n#define TEGRA186_RESET_SDMMC4\t\t\t36\n#define TEGRA186_RESET_SE\t\t\t37\n#define TEGRA186_RESET_SOC_THERM\t\t38\n#define TEGRA186_RESET_SOR0\t\t\t39\n#define TEGRA186_RESET_SPI1\t\t\t40\n#define TEGRA186_RESET_SPI2\t\t\t41\n#define TEGRA186_RESET_SPI3\t\t\t42\n#define TEGRA186_RESET_SPI4\t\t\t43\n#define TEGRA186_RESET_TMR\t\t\t44\n#define TEGRA186_RESET_TRIG_SYS\t\t\t45\n#define TEGRA186_RESET_TSEC\t\t\t46\n#define TEGRA186_RESET_UARTA\t\t\t47\n#define TEGRA186_RESET_UARTB\t\t\t48\n#define TEGRA186_RESET_UARTC\t\t\t49\n#define TEGRA186_RESET_UARTD\t\t\t50\n#define TEGRA186_RESET_VI\t\t\t51\n#define TEGRA186_RESET_VIC\t\t\t52\n#define TEGRA186_RESET_XUSB_DEV\t\t\t53\n#define TEGRA186_RESET_XUSB_HOST\t\t54\n#define TEGRA186_RESET_XUSB_PADCTL\t\t55\n#define TEGRA186_RESET_XUSB_SS\t\t\t56\n#define TEGRA186_RESET_AON_APB\t\t\t57\n#define TEGRA186_RESET_AXI_CBB\t\t\t58\n#define TEGRA186_RESET_BPMP_APB\t\t\t59\n#define TEGRA186_RESET_CAN1\t\t\t60\n#define TEGRA186_RESET_CAN2\t\t\t61\n#define TEGRA186_RESET_DMIC5\t\t\t62\n#define TEGRA186_RESET_DSIC\t\t\t63\n#define TEGRA186_RESET_DSID\t\t\t64\n#define TEGRA186_RESET_EMC_EMC\t\t\t65\n#define TEGRA186_RESET_EMC_MEM\t\t\t66\n#define TEGRA186_RESET_EMCSB_EMC\t\t67\n#define TEGRA186_RESET_EMCSB_MEM\t\t68\n#define TEGRA186_RESET_EQOS\t\t\t69\n#define TEGRA186_RESET_GPCDMA\t\t\t70\n#define TEGRA186_RESET_GPIO_CTL0\t\t71\n#define TEGRA186_RESET_GPIO_CTL1\t\t72\n#define TEGRA186_RESET_GPIO_CTL2\t\t73\n#define TEGRA186_RESET_GPIO_CTL3\t\t74\n#define TEGRA186_RESET_GPIO_CTL4\t\t75\n#define TEGRA186_RESET_GPIO_CTL5\t\t76\n#define TEGRA186_RESET_I2C10\t\t\t77\n#define TEGRA186_RESET_I2C12\t\t\t78\n#define TEGRA186_RESET_I2C13\t\t\t79\n#define TEGRA186_RESET_I2C14\t\t\t80\n#define TEGRA186_RESET_I2C7\t\t\t81\n#define TEGRA186_RESET_I2C8\t\t\t82\n#define TEGRA186_RESET_I2C9\t\t\t83\n#define TEGRA186_RESET_JTAG2AXI\t\t\t84\n#define TEGRA186_RESET_MPHY_IOBIST\t\t85\n#define TEGRA186_RESET_MPHY_L0_RX\t\t86\n#define TEGRA186_RESET_MPHY_L0_TX\t\t87\n#define TEGRA186_RESET_NVCSI\t\t\t88\n#define TEGRA186_RESET_NVDISPLAY0_HEAD0\t\t89\n#define TEGRA186_RESET_NVDISPLAY0_HEAD1\t\t90\n#define TEGRA186_RESET_NVDISPLAY0_HEAD2\t\t91\n#define TEGRA186_RESET_NVDISPLAY0_MISC\t\t92\n#define TEGRA186_RESET_NVDISPLAY0_WGRP0\t\t93\n#define TEGRA186_RESET_NVDISPLAY0_WGRP1\t\t94\n#define TEGRA186_RESET_NVDISPLAY0_WGRP2\t\t95\n#define TEGRA186_RESET_NVDISPLAY0_WGRP3\t\t96\n#define TEGRA186_RESET_NVDISPLAY0_WGRP4\t\t97\n#define TEGRA186_RESET_NVDISPLAY0_WGRP5\t\t98\n#define TEGRA186_RESET_PWM1\t\t\t99\n#define TEGRA186_RESET_PWM2\t\t\t100\n#define TEGRA186_RESET_PWM3\t\t\t101\n#define TEGRA186_RESET_PWM4\t\t\t102\n#define TEGRA186_RESET_PWM5\t\t\t103\n#define TEGRA186_RESET_PWM6\t\t\t104\n#define TEGRA186_RESET_PWM7\t\t\t105\n#define TEGRA186_RESET_PWM8\t\t\t106\n#define TEGRA186_RESET_SCE_APB\t\t\t107\n#define TEGRA186_RESET_SOR1\t\t\t108\n#define TEGRA186_RESET_TACH\t\t\t109\n#define TEGRA186_RESET_TSC\t\t\t110\n#define TEGRA186_RESET_UARTF\t\t\t111\n#define TEGRA186_RESET_UARTG\t\t\t112\n#define TEGRA186_RESET_UFSHC\t\t\t113\n#define TEGRA186_RESET_UFSHC_AXI_M\t\t114\n#define TEGRA186_RESET_UPHY\t\t\t115\n#define TEGRA186_RESET_ADSP\t\t\t116\n#define TEGRA186_RESET_ADSPDBG\t\t\t117\n#define TEGRA186_RESET_ADSPINTF\t\t\t118\n#define TEGRA186_RESET_ADSPNEON\t\t\t119\n#define TEGRA186_RESET_ADSPPERIPH\t\t120\n#define TEGRA186_RESET_ADSPSCU\t\t\t121\n#define TEGRA186_RESET_ADSPWDT\t\t\t122\n#define TEGRA186_RESET_APE\t\t\t123\n#define TEGRA186_RESET_DPAUX1\t\t\t124\n#define TEGRA186_RESET_NVDEC\t\t\t125\n#define TEGRA186_RESET_NVENC\t\t\t126\n#define TEGRA186_RESET_NVJPG\t\t\t127\n#define TEGRA186_RESET_PEX_USB_UPHY\t\t128\n#define TEGRA186_RESET_QSPI\t\t\t129\n#define TEGRA186_RESET_TSECB\t\t\t130\n#define TEGRA186_RESET_VI_I2C\t\t\t131\n#define TEGRA186_RESET_UARTE\t\t\t132\n#define TEGRA186_RESET_TOP_GTE\t\t\t133\n#define TEGRA186_RESET_SHSP\t\t\t134\n#define TEGRA186_RESET_PEX_USB_UPHY_L5\t\t135\n#define TEGRA186_RESET_PEX_USB_UPHY_L4\t\t136\n#define TEGRA186_RESET_PEX_USB_UPHY_L3\t\t137\n#define TEGRA186_RESET_PEX_USB_UPHY_L2\t\t138\n#define TEGRA186_RESET_PEX_USB_UPHY_L1\t\t139\n#define TEGRA186_RESET_PEX_USB_UPHY_L0\t\t140\n#define TEGRA186_RESET_PEX_USB_UPHY_PLL1\t141\n#define TEGRA186_RESET_PEX_USB_UPHY_PLL0\t142\n#define TEGRA186_RESET_TSCTNVI\t\t\t143\n#define TEGRA186_RESET_EXTPERIPH4\t\t144\n#define TEGRA186_RESET_DSIPADCTL\t\t145\n#define TEGRA186_RESET_AUD_MCLK\t\t\t146\n#define TEGRA186_RESET_MPHY_CLK_CTL\t\t147\n#define TEGRA186_RESET_MPHY_L1_RX\t\t148\n#define TEGRA186_RESET_MPHY_L1_TX\t\t149\n#define TEGRA186_RESET_UFSHC_LP\t\t\t150\n#define TEGRA186_RESET_BPMP_NIC\t\t\t151\n#define TEGRA186_RESET_BPMP_NSYSPORESET\t\t152\n#define TEGRA186_RESET_BPMP_NRESET\t\t153\n#define TEGRA186_RESET_BPMP_DBGRESETN\t\t154\n#define TEGRA186_RESET_BPMP_PRESETDBGN\t\t155\n#define TEGRA186_RESET_BPMP_PM\t\t\t156\n#define TEGRA186_RESET_BPMP_CVC\t\t\t157\n#define TEGRA186_RESET_BPMP_DMA\t\t\t158\n#define TEGRA186_RESET_BPMP_HSP\t\t\t159\n#define TEGRA186_RESET_TSCTNBPMP\t\t160\n#define TEGRA186_RESET_BPMP_TKE\t\t\t161\n#define TEGRA186_RESET_BPMP_GTE\t\t\t162\n#define TEGRA186_RESET_BPMP_PM_ACTMON\t\t163\n#define TEGRA186_RESET_AON_NIC\t\t\t164\n#define TEGRA186_RESET_AON_NSYSPORESET\t\t165\n#define TEGRA186_RESET_AON_NRESET\t\t166\n#define TEGRA186_RESET_AON_DBGRESETN\t\t167\n#define TEGRA186_RESET_AON_PRESETDBGN\t\t168\n#define TEGRA186_RESET_AON_ACTMON\t\t169\n#define TEGRA186_RESET_AOPM\t\t\t170\n#define TEGRA186_RESET_AOVC\t\t\t171\n#define TEGRA186_RESET_AON_DMA\t\t\t172\n#define TEGRA186_RESET_AON_GPIO\t\t\t173\n#define TEGRA186_RESET_AON_HSP\t\t\t174\n#define TEGRA186_RESET_TSCTNAON\t\t\t175\n#define TEGRA186_RESET_AON_TKE\t\t\t176\n#define TEGRA186_RESET_AON_GTE\t\t\t177\n#define TEGRA186_RESET_SCE_NIC\t\t\t178\n#define TEGRA186_RESET_SCE_NSYSPORESET\t\t179\n#define TEGRA186_RESET_SCE_NRESET\t\t180\n#define TEGRA186_RESET_SCE_DBGRESETN\t\t181\n#define TEGRA186_RESET_SCE_PRESETDBGN\t\t182\n#define TEGRA186_RESET_SCE_ACTMON\t\t183\n#define TEGRA186_RESET_SCE_PM\t\t\t184\n#define TEGRA186_RESET_SCE_DMA\t\t\t185\n#define TEGRA186_RESET_SCE_HSP\t\t\t186\n#define TEGRA186_RESET_TSCTNSCE\t\t\t187\n#define TEGRA186_RESET_SCE_TKE\t\t\t188\n#define TEGRA186_RESET_SCE_GTE\t\t\t189\n#define TEGRA186_RESET_SCE_CFG\t\t\t190\n#define TEGRA186_RESET_ADSP_ALL\t\t\t191\n \n#define TEGRA186_RESET_UFSHC_LP_SEQ\t\t192\n#define TEGRA186_RESET_SIZE\t\t\t193\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}