TimeQuest Timing Analyzer report for Lab3
Mon Nov 10 15:14:48 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock:clock|faEnable'
 13. Slow 1200mV 85C Model Setup: 'MHz50Clk'
 14. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clock:clock|faEnable'
 16. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'MHz50Clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clock:clock|faEnable'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'MHz50Clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'clock:clock|faEnable'
 33. Slow 1200mV 0C Model Setup: 'MHz50Clk'
 34. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'clock:clock|faEnable'
 36. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'MHz50Clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clock:clock|faEnable'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'MHz50Clk'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'clock:clock|faEnable'
 52. Fast 1200mV 0C Model Setup: 'MHz50Clk'
 53. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'clock:clock|faEnable'
 55. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'MHz50Clk'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clock:clock|faEnable'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'MHz50Clk'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Slow Corner Signal Integrity Metrics
 73. Fast Corner Signal Integrity Metrics
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; Lab3                                                ;
; Device Family      ; Cyclone III                                         ;
; Device Name        ; EP3C16F484C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; clock:clock|faEnable                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { clock:clock|faEnable }                            ;
; MHz50Clk                                        ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { MHz50Clk }                                        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 240.000 ; 4.17 MHz   ; 0.000 ; 120.000 ; 50.00      ; 12        ; 1           ;       ;        ;           ;            ; false    ; MHz50Clk ; PLL|altpll_component|auto_generated|pll1|inclk[0] ; { PLL|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 131.63 MHz ; 131.63 MHz      ; PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 215.61 MHz ; 215.61 MHz      ; clock:clock|faEnable                            ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock:clock|faEnable                            ; -3.638 ; -74.313       ;
; MHz50Clk                                        ; -2.994 ; -35.928       ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -2.167 ; -30.274       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock:clock|faEnable                            ; -0.881 ; -6.199        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -0.193 ; -0.193        ;
; MHz50Clk                                        ; 1.194  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clock:clock|faEnable                            ; -1.000  ; -24.000       ;
; MHz50Clk                                        ; 9.502   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 119.687 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock:clock|faEnable'                                                                                                         ;
+--------+------------------------------+------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.638 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.572      ;
; -3.569 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.503      ;
; -3.546 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.479      ;
; -3.515 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.449      ;
; -3.499 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.433      ;
; -3.497 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.430      ;
; -3.475 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.409      ;
; -3.451 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.385      ;
; -3.447 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.380      ;
; -3.444 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.377      ;
; -3.440 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.374      ;
; -3.418 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.351      ;
; -3.412 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.346      ;
; -3.409 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.343      ;
; -3.404 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.337      ;
; -3.400 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.333      ;
; -3.398 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.332      ;
; -3.380 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.314      ;
; -3.371 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.304      ;
; -3.365 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.298      ;
; -3.364 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.297      ;
; -3.358 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.292      ;
; -3.353 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.287      ;
; -3.348 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.281      ;
; -3.343 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.277      ;
; -3.343 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.276      ;
; -3.341 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.275      ;
; -3.341 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.275      ;
; -3.341 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[9]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.275      ;
; -3.341 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.275      ;
; -3.341 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.275      ;
; -3.341 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.275      ;
; -3.341 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.275      ;
; -3.341 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[3]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.275      ;
; -3.341 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.275      ;
; -3.341 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.274      ;
; -3.332 ; fCounter:fCounter|fCount[13] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.265      ;
; -3.327 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.261      ;
; -3.325 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.258      ;
; -3.324 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.258      ;
; -3.318 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.251      ;
; -3.314 ; fCounter:fCounter|fCount[10] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.247      ;
; -3.302 ; fCounter:fCounter|fCount[8]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.236      ;
; -3.301 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.235      ;
; -3.299 ; fCounter:fCounter|fCount[11] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.232      ;
; -3.295 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.228      ;
; -3.295 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.229      ;
; -3.287 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.221      ;
; -3.278 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.211      ;
; -3.274 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.207      ;
; -3.273 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.206      ;
; -3.271 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.205      ;
; -3.266 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.199      ;
; -3.263 ; fCounter:fCounter|fCount[13] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.196      ;
; -3.262 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.195      ;
; -3.260 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.193      ;
; -3.260 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.193      ;
; -3.260 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[9]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.193      ;
; -3.260 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.193      ;
; -3.260 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.193      ;
; -3.260 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.193      ;
; -3.260 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.193      ;
; -3.260 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[3]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.193      ;
; -3.260 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.193      ;
; -3.256 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.189      ;
; -3.245 ; fCounter:fCounter|fCount[10] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.178      ;
; -3.244 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.177      ;
; -3.241 ; fCounter:fCounter|fCount[14] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.174      ;
; -3.233 ; fCounter:fCounter|fCount[8]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.167      ;
; -3.231 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.165      ;
; -3.230 ; fCounter:fCounter|fCount[11] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.163      ;
; -3.224 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.158      ;
; -3.220 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.154      ;
; -3.218 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.152      ;
; -3.215 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.148      ;
; -3.214 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.148      ;
; -3.214 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.148      ;
; -3.214 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[9]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.148      ;
; -3.214 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.148      ;
; -3.214 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.148      ;
; -3.214 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.148      ;
; -3.214 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.148      ;
; -3.214 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[3]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.148      ;
; -3.214 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.061     ; 4.148      ;
; -3.209 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.142      ;
; -3.209 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.142      ;
; -3.205 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.138      ;
; -3.197 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.130      ;
; -3.191 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.124      ;
; -3.187 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.120      ;
; -3.181 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.114      ;
; -3.181 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.114      ;
; -3.181 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[9]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.114      ;
; -3.181 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.114      ;
; -3.181 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.114      ;
; -3.181 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.114      ;
; -3.181 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.114      ;
; -3.181 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[3]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.114      ;
; -3.181 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.114      ;
; -3.176 ; fCounter:fCounter|fCount[14] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.062     ; 4.109      ;
+--------+------------------------------+------------------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MHz50Clk'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.994 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.926      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.982 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.914      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.967 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.899      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.965 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.897      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.824 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.756      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; -2.795 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.139      ; 3.727      ;
; 13.183 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.906      ; 8.446      ;
; 13.183 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.906      ; 8.446      ;
; 13.183 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.906      ; 8.446      ;
; 13.183 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.906      ; 8.446      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+---------+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.167  ; fCounter:fCounter|fCount[2]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[2]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.792     ; 1.320      ;
; -2.150  ; fCounter:fCounter|fCount[15]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[15] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.836     ; 1.259      ;
; -2.130  ; fCounter:fCounter|fCount[10]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[10] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.836     ; 1.239      ;
; -2.128  ; fCounter:fCounter|fCount[6]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[6]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.817     ; 1.256      ;
; -2.099  ; fCounter:fCounter|fCount[3]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[3]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.817     ; 1.227      ;
; -2.087  ; fCounter:fCounter|fCount[11]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.836     ; 1.196      ;
; -1.996  ; fCounter:fCounter|fCount[13]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.807     ; 1.134      ;
; -1.967  ; fCounter:fCounter|fCount[14]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[14] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.807     ; 1.105      ;
; -1.930  ; fCounter:fCounter|fCount[9]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[9]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.817     ; 1.058      ;
; -1.875  ; fCounter:fCounter|fCount[12]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[12] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.817     ; 1.003      ;
; -1.757  ; fCounter:fCounter|fCount[4]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[4]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.817     ; 0.885      ;
; -1.590  ; fCounter:fCounter|fCount[1]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.791     ; 0.744      ;
; -1.588  ; fCounter:fCounter|fCount[7]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[7]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.791     ; 0.742      ;
; -1.580  ; fCounter:fCounter|fCount[0]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.791     ; 0.734      ;
; -1.577  ; fCounter:fCounter|fCount[5]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[5]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.791     ; 0.731      ;
; -1.576  ; fCounter:fCounter|fCount[8]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[8]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.791     ; 0.730      ;
; -0.077  ; clock:clock|faEnable              ; clock:clock|faEnable                                                ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.084     ; 0.637      ;
; 0.401   ; clock:clock|faEnable              ; clock:clock|faEnable                                                ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.084     ; 0.659      ;
; 12.607  ; gainLogic:gainLogic|gainedOut[6]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 4.917      ;
; 12.764  ; gainLogic:gainLogic|gainedOut[5]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 4.760      ;
; 12.787  ; gainLogic:gainLogic|gainedOut[10] ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 4.737      ;
; 12.827  ; gainLogic:gainLogic|gainedOut[0]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 4.697      ;
; 12.851  ; gainLogic:gainLogic|gainedOut[8]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 4.673      ;
; 13.215  ; gainLogic:gainLogic|gainedOut[1]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 4.309      ;
; 13.234  ; gainLogic:gainLogic|gainedOut[2]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 4.290      ;
; 13.317  ; gainLogic:gainLogic|gainedOut[4]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 4.207      ;
; 13.520  ; gainLogic:gainLogic|gainedOut[3]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 4.004      ;
; 13.573  ; gainLogic:gainLogic|gainedOut[7]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 3.951      ;
; 14.323  ; gainLogic:gainLogic|gainedOut[11] ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 3.201      ;
; 14.711  ; gainLogic:gainLogic|gainedOut[9]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.421     ; 2.813      ;
; 232.403 ; DAC:DAC|count[25]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 7.517      ;
; 232.493 ; DAC:DAC|count[25]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.441      ;
; 232.499 ; DAC:DAC|count[25]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.435      ;
; 232.525 ; clock:clock|countSyncDAC[0]       ; clock:clock|faEnable                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.052     ; 7.418      ;
; 232.576 ; DAC:DAC|count[27]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 7.344      ;
; 232.609 ; DAC:DAC|count[25]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.325      ;
; 232.615 ; DAC:DAC|count[25]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.319      ;
; 232.659 ; DAC:DAC|count[16]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 7.261      ;
; 232.692 ; DAC:DAC|count[27]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.242      ;
; 232.698 ; DAC:DAC|count[27]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.236      ;
; 232.725 ; DAC:DAC|count[25]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.209      ;
; 232.731 ; DAC:DAC|count[25]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.203      ;
; 232.759 ; DAC:DAC|count[26]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 7.161      ;
; 232.784 ; DAC:DAC|count[19]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 7.136      ;
; 232.808 ; DAC:DAC|count[27]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.126      ;
; 232.814 ; DAC:DAC|count[27]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.120      ;
; 232.827 ; DAC:DAC|count[18]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 7.093      ;
; 232.839 ; DAC:DAC|count[28]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 7.081      ;
; 232.840 ; DAC:DAC|count[17]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 7.080      ;
; 232.841 ; DAC:DAC|count[25]                 ; DAC:DAC|count[24]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.093      ;
; 232.847 ; DAC:DAC|count[25]                 ; DAC:DAC|count[25]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.087      ;
; 232.858 ; DAC:DAC|count[16]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.076      ;
; 232.864 ; DAC:DAC|count[16]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.070      ;
; 232.891 ; DAC:DAC|count[26]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.043      ;
; 232.897 ; DAC:DAC|count[26]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.037      ;
; 232.924 ; DAC:DAC|count[27]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.010      ;
; 232.930 ; DAC:DAC|count[27]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 7.004      ;
; 232.957 ; DAC:DAC|count[25]                 ; DAC:DAC|count[22]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.977      ;
; 232.963 ; DAC:DAC|count[25]                 ; DAC:DAC|count[23]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.971      ;
; 232.974 ; DAC:DAC|count[16]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.960      ;
; 232.977 ; DAC:DAC|count[28]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.957      ;
; 232.980 ; DAC:DAC|count[16]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.954      ;
; 232.982 ; DAC:DAC|count[19]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.952      ;
; 232.983 ; DAC:DAC|count[28]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.951      ;
; 232.988 ; DAC:DAC|count[19]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.946      ;
; 232.992 ; DAC:DAC|count[17]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.942      ;
; 232.998 ; DAC:DAC|count[17]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.936      ;
; 233.007 ; DAC:DAC|count[26]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.927      ;
; 233.011 ; DAC:DAC|count[18]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.923      ;
; 233.013 ; DAC:DAC|count[26]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.921      ;
; 233.017 ; DAC:DAC|count[18]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.917      ;
; 233.040 ; DAC:DAC|count[27]                 ; DAC:DAC|count[24]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.894      ;
; 233.046 ; DAC:DAC|count[27]                 ; DAC:DAC|count[25]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.888      ;
; 233.073 ; DAC:DAC|count[25]                 ; DAC:DAC|count[20]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.861      ;
; 233.079 ; DAC:DAC|count[25]                 ; DAC:DAC|count[21]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.855      ;
; 233.080 ; DAC:DAC|count[5]                  ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.095     ; 6.820      ;
; 233.089 ; DAC:DAC|count[20]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 6.831      ;
; 233.090 ; DAC:DAC|count[16]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.844      ;
; 233.093 ; DAC:DAC|count[28]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.841      ;
; 233.096 ; DAC:DAC|count[23]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 6.824      ;
; 233.096 ; DAC:DAC|count[16]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.838      ;
; 233.098 ; DAC:DAC|count[19]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.836      ;
; 233.099 ; DAC:DAC|count[28]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.835      ;
; 233.104 ; DAC:DAC|count[19]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.830      ;
; 233.108 ; DAC:DAC|count[17]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.826      ;
; 233.114 ; DAC:DAC|count[17]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.820      ;
; 233.123 ; DAC:DAC|count[26]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.811      ;
; 233.125 ; DAC:DAC|count[24]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 6.795      ;
; 233.127 ; DAC:DAC|count[18]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.807      ;
; 233.129 ; DAC:DAC|count[26]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.805      ;
; 233.133 ; DAC:DAC|count[18]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.801      ;
; 233.134 ; DAC:DAC|count[29]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.075     ; 6.786      ;
; 233.156 ; DAC:DAC|count[27]                 ; DAC:DAC|count[22]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.778      ;
; 233.158 ; clock:clock|countFaEnable[1]      ; clock:clock|motorSpeedReset                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.066     ; 6.771      ;
; 233.162 ; DAC:DAC|count[27]                 ; DAC:DAC|count[23]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.772      ;
; 233.174 ; clock:clock|countFaEnable[1]      ; clock:clock|countMotorSpeedReset[6]                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.066     ; 6.755      ;
; 233.182 ; clock:clock|countFaEnable[1]      ; clock:clock|countMotorSpeedReset[19]                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.066     ; 6.747      ;
; 233.189 ; DAC:DAC|count[25]                 ; DAC:DAC|count[18]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.745      ;
; 233.195 ; DAC:DAC|count[25]                 ; DAC:DAC|count[19]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.061     ; 6.739      ;
; 233.196 ; DAC:DAC|count[5]                  ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.096     ; 6.703      ;
+---------+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock:clock|faEnable'                                                                                                                                            ;
+--------+-------------------------------------+------------------------------+-------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                      ; Launch Clock                                    ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------+-------------------------------------------------+----------------------+--------------+------------+------------+
; -0.881 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 1.504      ;
; -0.880 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 1.505      ;
; -0.879 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 1.506      ;
; -0.627 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 1.758      ;
; -0.523 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 1.862      ;
; -0.519 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 1.866      ;
; -0.516 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 1.869      ;
; -0.413 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 1.972      ;
; -0.374 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.011      ;
; -0.373 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.012      ;
; -0.372 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.013      ;
; -0.351 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.034      ;
; -0.247 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.137      ;
; -0.191 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.194      ;
; -0.120 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.265      ;
; -0.112 ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.273      ;
; -0.111 ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.274      ;
; -0.111 ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.274      ;
; -0.110 ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.275      ;
; -0.106 ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.279      ;
; -0.105 ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.280      ;
; -0.090 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.294      ;
; -0.082 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[15] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.303      ;
; -0.081 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.304      ;
; -0.080 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.305      ;
; -0.079 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.306      ;
; -0.020 ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.365      ;
; -0.019 ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.366      ;
; -0.016 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.369      ;
; -0.014 ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.371      ;
; -0.012 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.373      ;
; -0.009 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.376      ;
; 0.000  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.384      ;
; 0.094  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.479      ;
; 0.132  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.517      ;
; 0.133  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.518      ;
; 0.156  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.541      ;
; 0.173  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.558      ;
; 0.224  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.609      ;
; 0.244  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.629      ;
; 0.244  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.629      ;
; 0.245  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.630      ;
; 0.245  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.630      ;
; 0.247  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.632      ;
; 0.250  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.635      ;
; 0.260  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.644      ;
; 0.263  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.648      ;
; 0.267  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.652      ;
; 0.270  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.655      ;
; 0.270  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.655      ;
; 0.274  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.659      ;
; 0.277  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.662      ;
; 0.277  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.662      ;
; 0.281  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.666      ;
; 0.284  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.669      ;
; 0.314  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.698      ;
; 0.316  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.701      ;
; 0.341  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.726      ;
; 0.342  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.727      ;
; 0.353  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.738      ;
; 0.357  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.742      ;
; 0.360  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.745      ;
; 0.387  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.772      ;
; 0.391  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.775      ;
; 0.415  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.800      ;
; 0.416  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.801      ;
; 0.417  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.801      ;
; 0.433  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.818      ;
; 0.449  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.834      ;
; 0.460  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[15] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.845      ;
; 0.488  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.873      ;
; 0.488  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.873      ;
; 0.501  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.885      ;
; 0.507  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.891      ;
; 0.507  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.892      ;
; 0.537  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.921      ;
; 0.538  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.922      ;
; 0.553  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.937      ;
; 0.568  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.952      ;
; 0.570  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.157      ; 2.954      ;
; 0.570  ; fCounter:fCounter|fCount[13]        ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; fCounter:fCounter|fCount[2]         ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.789      ;
; 0.571  ; fCounter:fCounter|fCount[11]        ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; fCounter:fCounter|fCount[15]        ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.790      ;
; 0.575  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.960      ;
; 0.576  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.961      ;
; 0.578  ; aCounter:aCounter|aCount[3]         ; aCounter:aCounter|aCount[3]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.797      ;
; 0.585  ; aCounter:aCounter|aCount[2]         ; aCounter:aCounter|aCount[2]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.804      ;
; 0.588  ; aCounter:aCounter|aCount[0]         ; aCounter:aCounter|aCount[0]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.807      ;
; 0.591  ; fCounter:fCounter|fCount[12]        ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.810      ;
; 0.598  ; fCounter:fCounter|fCount[4]         ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.817      ;
; 0.600  ; aCounter:aCounter|aCount[1]         ; aCounter:aCounter|aCount[1]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.819      ;
; 0.603  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.988      ;
; 0.603  ; aCounter:aCounter|aCount[7]         ; aCounter:aCounter|aCount[7]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.062      ; 0.822      ;
; 0.607  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.992      ;
; 0.609  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.994      ;
; 0.610  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.995      ;
; 0.610  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.995      ;
; 0.614  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 2.999      ;
; 0.617  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 2.158      ; 3.002      ;
+--------+-------------------------------------+------------------------------+-------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.193 ; clock:clock|faEnable                                                                                                            ; clock:clock|faEnable                                                                                                                                 ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.577      ;
; 0.304  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[5]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.864      ;
; 0.308  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[7]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.868      ;
; 0.308  ; clock:clock|faEnable                                                                                                            ; clock:clock|faEnable                                                                                                                                 ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.314      ; 0.578      ;
; 0.311  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[2]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.871      ;
; 0.321  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.884      ;
; 0.326  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.889      ;
; 0.327  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.890      ;
; 0.328  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[3]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.888      ;
; 0.329  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[6]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.889      ;
; 0.332  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[4]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.892      ;
; 0.348  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.911      ;
; 0.348  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.911      ;
; 0.353  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 0.911      ;
; 0.354  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[6]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.917      ;
; 0.354  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 0.912      ;
; 0.358  ; DAC:DAC|dIn                                                                                                                     ; DAC:DAC|dIn                                                                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; DAC:DAC|powerUp                                                                                                                 ; DAC:DAC|powerUp                                                                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; clock:clock|motorSpeedReset                                                                                                     ; clock:clock|motorSpeedReset                                                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; clock:clock|syncDACold                                                                                                          ; clock:clock|syncDACold                                                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.372  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[13]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[13]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[10]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[10]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[19]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[19]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[17]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[17]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[15]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[15]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[13]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[13]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[11]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[11]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[4]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[4]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[10]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[5]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[11]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[6]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[16]                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[16]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[16]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[16]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[16]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[16]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[14]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[14]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[6]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[6]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[6]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[6]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[3]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[3]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[2]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[2]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[0]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[0]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[22]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[22]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[19]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[19]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[5]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[5]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[6]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[6]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[15]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[15]                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[15]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.377  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[21]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[21]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.377  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[12]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[7]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.377  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[14]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.380  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.598      ;
; 0.380  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.598      ;
; 0.381  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.944      ;
; 0.381  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[6]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.381  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.382  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.945      ;
; 0.387  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.605      ;
; 0.389  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.607      ;
; 0.392  ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated|pipeline_dffe[19]                    ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated|pipeline_dffe[19]                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.392  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.394  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.403  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.479  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated|pipeline_dffe[23] ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|is_zero                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.697      ;
; 0.500  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[23]                                                                           ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated|pipeline_dffe[23]                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.719      ;
; 0.510  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[9]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[9]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.729      ;
; 0.511  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[7]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[7]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.729      ;
; 0.511  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[8]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[3]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.729      ;
; 0.514  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[20]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[20]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.732      ;
; 0.514  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[7]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[2]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.732      ;
; 0.515  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[14]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[14]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.733      ;
; 0.515  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[16]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[3]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.734      ;
; 0.517  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[18]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[18]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[12]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[12]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[1]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[1]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[5]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[0]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[17]                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[22]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[22]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[12]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[12]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[5]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[5]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[6]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[1]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[7]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[7]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[9]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[4]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.519  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated|pipeline_dffe[14] ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|data_tmp[3]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.519  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[20]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[20]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.519  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[18]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[18]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.519  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[13]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.519  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.520  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[9]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[9]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.738      ;
; 0.535  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[15]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[15]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.753      ;
; 0.536  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[21]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[21]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.754      ;
; 0.545  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[1]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.105      ;
; 0.547  ; clock:clock|countMotorSpeedReset[29]                                                                                            ; clock:clock|countMotorSpeedReset[29]                                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.766      ;
; 0.547  ; clock:clock|countMotorSpeedReset[15]                                                                                            ; clock:clock|countMotorSpeedReset[15]                                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.766      ;
; 0.547  ; clock:clock|countMotorSpeedReset[13]                                                                                            ; clock:clock|countMotorSpeedReset[13]                                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.766      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MHz50Clk'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.194 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.404      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.221 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.431      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.376 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.586      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.384 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.594      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.387 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.597      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.396 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.606      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.397 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.357      ; 1.607      ;
; 1.429 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 2.431      ; 3.753      ;
; 1.429 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 2.431      ; 3.753      ;
; 1.429 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 2.431      ; 3.753      ;
; 1.429 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 2.431      ; 3.753      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock:clock|faEnable'                                                               ;
+--------+--------------+----------------+------------------+----------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[9]     ;
; 0.290  ; 0.474        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[0]     ;
; 0.290  ; 0.474        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[1]     ;
; 0.290  ; 0.474        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[5]     ;
; 0.290  ; 0.474        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[7]     ;
; 0.290  ; 0.474        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[8]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[0]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[1]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[2]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[3]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[4]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[5]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[6]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[7]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[10]    ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[11]    ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[12]    ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[13]    ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[14]    ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[15]    ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[2]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[3]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[4]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[6]     ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[9]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[0]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[1]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[2]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[3]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[4]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[5]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[6]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[7]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[0]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[10]    ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[11]    ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[12]    ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[13]    ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[14]    ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[15]    ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[1]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[2]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[3]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[4]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[5]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[6]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[7]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[8]     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[9]     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[0]|clk          ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[1]|clk          ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[5]|clk          ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[7]|clk          ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[8]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[0]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[1]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[2]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[3]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[4]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[5]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[6]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[7]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[10]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[11]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[12]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[13]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[14]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[15]|clk         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[2]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[3]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[4]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[6]|clk          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[9]|clk          ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; clock|faEnable~clkctrl|inclk[0] ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; clock|faEnable~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; clock|faEnable|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; clock|faEnable|q                ;
+--------+--------------+----------------+------------------+----------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MHz50Clk'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[0]                          ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[10]                         ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[11]                         ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[1]                          ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[2]                          ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[3]                          ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[4]                          ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[5]                          ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[6]                          ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[7]                          ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[8]                          ;
; 9.502  ; 9.796        ; 0.294          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[9]                          ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~input|o                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic|Mult0|auto_generated|mac_out2|clk               ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|inclk[0]                            ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|outclk                              ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[0]                          ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[10]                         ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[11]                         ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[1]                          ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[2]                          ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[3]                          ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[4]                          ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[5]                          ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[6]                          ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[7]                          ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[8]                          ;
; 9.892  ; 10.186       ; 0.294          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[9]                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~input|i                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~input|i                                          ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|inclk[0]                            ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|outclk                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic|Mult0|auto_generated|mac_out2|clk               ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~input|o                                          ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; MHz50Clk ; Rise       ; MHz50Clk                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                   ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2                           ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT1                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT10                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT11                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT12                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT13                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT14                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT15                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT16                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT17                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT18                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT19                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT2                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT20                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT21                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT22                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT23                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT3                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT4                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT5                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT6                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT7                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT8                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT9                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2                           ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT1                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT10                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT11                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT12                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT13                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT14                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT15                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT16                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT17                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT18                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT19                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT2                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT20                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT21                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT22                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT23                 ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT3                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT4                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT5                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT6                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT7                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT8                  ;
; 119.687 ; 119.981      ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT9                  ;
; 119.707 ; 120.001      ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 119.707 ; 120.001      ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 119.707 ; 120.001      ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 119.707 ; 120.001      ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+
; A         ; MHz50Clk             ; 5.756 ; 6.181 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; B         ; MHz50Clk             ; 5.068 ; 5.744 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; s0        ; clock:clock|faEnable ; 5.131 ; 5.613 ; Rise       ; clock:clock|faEnable                            ;
; s1        ; clock:clock|faEnable ; 5.524 ; 5.989 ; Rise       ; clock:clock|faEnable                            ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+
; A         ; MHz50Clk             ; -3.460 ; -3.900 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; B         ; MHz50Clk             ; -3.340 ; -3.823 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; s0        ; clock:clock|faEnable ; -4.592 ; -5.062 ; Rise       ; clock:clock|faEnable                            ;
; s1        ; clock:clock|faEnable ; -4.331 ; -4.786 ; Rise       ; clock:clock|faEnable                            ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; dIn         ; MHz50Clk   ; 3.795 ; 3.830 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ; 2.155 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncDAC     ; MHz50Clk   ; 4.337 ; 4.352 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncNCO     ; MHz50Clk   ; 4.329 ; 4.373 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ;       ; 2.102 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; dIn         ; MHz50Clk   ; 3.348 ; 3.379 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ; 1.783 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncDAC     ; MHz50Clk   ; 3.869 ; 3.881 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncNCO     ; MHz50Clk   ; 3.861 ; 3.902 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ;       ; 1.731 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 146.67 MHz ; 146.67 MHz      ; PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 238.55 MHz ; 238.55 MHz      ; clock:clock|faEnable                            ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock:clock|faEnable                            ; -3.192 ; -64.982       ;
; MHz50Clk                                        ; -2.488 ; -29.856       ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -1.724 ; -23.467       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock:clock|faEnable                            ; -0.668 ; -4.007        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -0.301 ; -0.301        ;
; MHz50Clk                                        ; 1.050  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clock:clock|faEnable                            ; -1.000  ; -24.000       ;
; MHz50Clk                                        ; 9.520   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 119.716 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock:clock|faEnable'                                                                                                          ;
+--------+------------------------------+------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.192 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 4.131      ;
; -3.113 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 4.052      ;
; -3.109 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 4.048      ;
; -3.075 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 4.014      ;
; -3.054 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.993      ;
; -3.051 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.990      ;
; -3.030 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.969      ;
; -3.008 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.947      ;
; -2.996 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.935      ;
; -2.994 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.933      ;
; -2.991 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.930      ;
; -2.969 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.908      ;
; -2.962 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.901      ;
; -2.956 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.895      ;
; -2.954 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.893      ;
; -2.952 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.891      ;
; -2.951 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.890      ;
; -2.949 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.888      ;
; -2.943 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.882      ;
; -2.943 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.882      ;
; -2.943 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[9]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.882      ;
; -2.943 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.882      ;
; -2.943 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.882      ;
; -2.943 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.882      ;
; -2.943 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.882      ;
; -2.943 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[3]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.882      ;
; -2.943 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.882      ;
; -2.934 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.873      ;
; -2.929 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.868      ;
; -2.927 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.866      ;
; -2.924 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.863      ;
; -2.919 ; fCounter:fCounter|fCount[13] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.858      ;
; -2.919 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.858      ;
; -2.902 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.841      ;
; -2.902 ; fCounter:fCounter|fCount[10] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.841      ;
; -2.897 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.836      ;
; -2.895 ; fCounter:fCounter|fCount[11] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.834      ;
; -2.894 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.833      ;
; -2.894 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.833      ;
; -2.892 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.831      ;
; -2.892 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.831      ;
; -2.892 ; fCounter:fCounter|fCount[8]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.831      ;
; -2.883 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.822      ;
; -2.883 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.822      ;
; -2.883 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[9]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.822      ;
; -2.883 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.822      ;
; -2.883 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.822      ;
; -2.883 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.822      ;
; -2.883 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.822      ;
; -2.883 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[3]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.822      ;
; -2.883 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.822      ;
; -2.879 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.818      ;
; -2.870 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.809      ;
; -2.865 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.804      ;
; -2.862 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.801      ;
; -2.862 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.801      ;
; -2.852 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.791      ;
; -2.852 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.791      ;
; -2.850 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.789      ;
; -2.849 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.788      ;
; -2.843 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.782      ;
; -2.843 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.782      ;
; -2.843 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[9]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.782      ;
; -2.843 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.782      ;
; -2.843 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.782      ;
; -2.843 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.782      ;
; -2.843 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.782      ;
; -2.843 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[3]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.782      ;
; -2.843 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.782      ;
; -2.840 ; fCounter:fCounter|fCount[13] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.779      ;
; -2.840 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.779      ;
; -2.839 ; fCounter:fCounter|fCount[14] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.778      ;
; -2.837 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.776      ;
; -2.823 ; fCounter:fCounter|fCount[10] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.762      ;
; -2.816 ; fCounter:fCounter|fCount[11] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.755      ;
; -2.813 ; fCounter:fCounter|fCount[8]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.752      ;
; -2.805 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.744      ;
; -2.804 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.743      ;
; -2.802 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.741      ;
; -2.799 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.738      ;
; -2.795 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.734      ;
; -2.792 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.731      ;
; -2.787 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.726      ;
; -2.786 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.725      ;
; -2.786 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.725      ;
; -2.786 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[9]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.725      ;
; -2.786 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.725      ;
; -2.786 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.725      ;
; -2.786 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.725      ;
; -2.786 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.725      ;
; -2.786 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[3]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.725      ;
; -2.786 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.725      ;
; -2.779 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.718      ;
; -2.779 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.718      ;
; -2.776 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.715      ;
; -2.776 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.715      ;
; -2.773 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.712      ;
; -2.765 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.704      ;
; -2.763 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.056     ; 3.702      ;
+--------+------------------------------+------------------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MHz50Clk'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.488 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.481      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.480 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.473      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.478 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.471      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.467 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.460      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.463 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.456      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.343 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.336      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.317 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.310      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; -2.316 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.184      ; 3.309      ;
; 13.849 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.652      ; 7.542      ;
; 13.849 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.652      ; 7.542      ;
; 13.849 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.652      ; 7.542      ;
; 13.849 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.652      ; 7.542      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+---------+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.724  ; fCounter:fCounter|fCount[2]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[2]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.478     ; 1.191      ;
; -1.707  ; fCounter:fCounter|fCount[15]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[15] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.527     ; 1.125      ;
; -1.689  ; fCounter:fCounter|fCount[10]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[10] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.527     ; 1.107      ;
; -1.676  ; fCounter:fCounter|fCount[6]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[6]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.502     ; 1.119      ;
; -1.653  ; fCounter:fCounter|fCount[11]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.527     ; 1.071      ;
; -1.649  ; fCounter:fCounter|fCount[3]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[3]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.502     ; 1.092      ;
; -1.561  ; fCounter:fCounter|fCount[13]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.498     ; 1.008      ;
; -1.518  ; fCounter:fCounter|fCount[14]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[14] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.498     ; 0.965      ;
; -1.508  ; fCounter:fCounter|fCount[9]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[9]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.502     ; 0.951      ;
; -1.454  ; fCounter:fCounter|fCount[12]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[12] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.502     ; 0.897      ;
; -1.353  ; fCounter:fCounter|fCount[4]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[4]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.502     ; 0.796      ;
; -1.203  ; fCounter:fCounter|fCount[1]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.478     ; 0.670      ;
; -1.200  ; fCounter:fCounter|fCount[7]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[7]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.478     ; 0.667      ;
; -1.193  ; fCounter:fCounter|fCount[0]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.478     ; 0.660      ;
; -1.190  ; fCounter:fCounter|fCount[5]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[5]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.478     ; 0.657      ;
; -1.189  ; fCounter:fCounter|fCount[8]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[8]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.478     ; 0.656      ;
; 0.105   ; clock:clock|faEnable              ; clock:clock|faEnable                                                ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 0.562      ;
; 0.584   ; clock:clock|faEnable              ; clock:clock|faEnable                                                ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.042      ; 0.583      ;
; 13.492  ; gainLogic:gainLogic|gainedOut[6]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 4.347      ;
; 13.626  ; gainLogic:gainLogic|gainedOut[5]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 4.213      ;
; 13.638  ; gainLogic:gainLogic|gainedOut[10] ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 4.201      ;
; 13.662  ; gainLogic:gainLogic|gainedOut[0]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 4.177      ;
; 13.699  ; gainLogic:gainLogic|gainedOut[8]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 4.140      ;
; 14.018  ; gainLogic:gainLogic|gainedOut[1]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 3.821      ;
; 14.042  ; gainLogic:gainLogic|gainedOut[2]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 3.797      ;
; 14.118  ; gainLogic:gainLogic|gainedOut[4]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 3.721      ;
; 14.305  ; gainLogic:gainLogic|gainedOut[3]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 3.534      ;
; 14.336  ; gainLogic:gainLogic|gainedOut[7]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 3.503      ;
; 15.009  ; gainLogic:gainLogic|gainedOut[11] ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 2.830      ;
; 15.346  ; gainLogic:gainLogic|gainedOut[9]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.106     ; 2.493      ;
; 233.182 ; DAC:DAC|count[25]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.748      ;
; 233.317 ; clock:clock|countSyncDAC[0]       ; clock:clock|faEnable                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.043     ; 6.635      ;
; 233.340 ; DAC:DAC|count[25]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.601      ;
; 233.356 ; DAC:DAC|count[27]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.574      ;
; 233.358 ; DAC:DAC|count[25]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.583      ;
; 233.430 ; DAC:DAC|count[16]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.500      ;
; 233.440 ; DAC:DAC|count[25]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.501      ;
; 233.458 ; DAC:DAC|count[25]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.483      ;
; 233.508 ; DAC:DAC|count[26]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.422      ;
; 233.529 ; DAC:DAC|count[27]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.412      ;
; 233.538 ; DAC:DAC|count[19]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.392      ;
; 233.540 ; DAC:DAC|count[25]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.401      ;
; 233.547 ; DAC:DAC|count[27]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.394      ;
; 233.558 ; DAC:DAC|count[25]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.383      ;
; 233.585 ; DAC:DAC|count[28]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.345      ;
; 233.587 ; DAC:DAC|count[18]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.343      ;
; 233.593 ; DAC:DAC|count[17]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.337      ;
; 233.629 ; DAC:DAC|count[27]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.312      ;
; 233.640 ; DAC:DAC|count[25]                 ; DAC:DAC|count[24]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.301      ;
; 233.647 ; DAC:DAC|count[27]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.294      ;
; 233.652 ; DAC:DAC|count[16]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.289      ;
; 233.658 ; DAC:DAC|count[25]                 ; DAC:DAC|count[25]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.283      ;
; 233.666 ; DAC:DAC|count[16]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.275      ;
; 233.711 ; DAC:DAC|count[26]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.230      ;
; 233.729 ; DAC:DAC|count[26]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.212      ;
; 233.729 ; DAC:DAC|count[27]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.212      ;
; 233.740 ; DAC:DAC|count[25]                 ; DAC:DAC|count[22]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.201      ;
; 233.747 ; DAC:DAC|count[27]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.194      ;
; 233.752 ; DAC:DAC|count[16]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.189      ;
; 233.758 ; DAC:DAC|count[25]                 ; DAC:DAC|count[23]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.183      ;
; 233.766 ; DAC:DAC|count[16]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.175      ;
; 233.767 ; DAC:DAC|count[19]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.174      ;
; 233.770 ; DAC:DAC|count[17]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.171      ;
; 233.774 ; DAC:DAC|count[19]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.167      ;
; 233.788 ; DAC:DAC|count[28]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.153      ;
; 233.788 ; DAC:DAC|count[17]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.153      ;
; 233.799 ; DAC:DAC|count[18]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.142      ;
; 233.806 ; DAC:DAC|count[28]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.135      ;
; 233.806 ; DAC:DAC|count[5]                  ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.086     ; 6.103      ;
; 233.808 ; DAC:DAC|count[20]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.122      ;
; 233.811 ; DAC:DAC|count[26]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.130      ;
; 233.817 ; DAC:DAC|count[18]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.124      ;
; 233.829 ; DAC:DAC|count[26]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.112      ;
; 233.829 ; DAC:DAC|count[27]                 ; DAC:DAC|count[24]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.112      ;
; 233.837 ; DAC:DAC|count[23]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.093      ;
; 233.839 ; DAC:DAC|count[29]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.091      ;
; 233.840 ; DAC:DAC|count[25]                 ; DAC:DAC|count[20]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.101      ;
; 233.847 ; DAC:DAC|count[27]                 ; DAC:DAC|count[25]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.094      ;
; 233.852 ; DAC:DAC|count[16]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.089      ;
; 233.855 ; DAC:DAC|count[24]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.065     ; 6.075      ;
; 233.858 ; DAC:DAC|count[25]                 ; DAC:DAC|count[21]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.083      ;
; 233.866 ; DAC:DAC|count[16]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.075      ;
; 233.867 ; DAC:DAC|count[19]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.074      ;
; 233.870 ; DAC:DAC|count[17]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.071      ;
; 233.874 ; DAC:DAC|count[19]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.067      ;
; 233.888 ; DAC:DAC|count[28]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.053      ;
; 233.888 ; DAC:DAC|count[17]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.053      ;
; 233.899 ; DAC:DAC|count[18]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.042      ;
; 233.906 ; DAC:DAC|count[28]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.035      ;
; 233.911 ; DAC:DAC|count[26]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.030      ;
; 233.917 ; DAC:DAC|count[18]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.024      ;
; 233.925 ; clock:clock|countFaEnable[1]      ; clock:clock|motorSpeedReset                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.057     ; 6.013      ;
; 233.929 ; DAC:DAC|count[26]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.012      ;
; 233.929 ; DAC:DAC|count[27]                 ; DAC:DAC|count[22]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.012      ;
; 233.931 ; clock:clock|countFaEnable[1]      ; clock:clock|countMotorSpeedReset[6]                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.057     ; 6.007      ;
; 233.934 ; clock:clock|countFaEnable[1]      ; clock:clock|countMotorSpeedReset[19]                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.057     ; 6.004      ;
; 233.940 ; DAC:DAC|count[25]                 ; DAC:DAC|count[18]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 6.001      ;
; 233.947 ; DAC:DAC|count[27]                 ; DAC:DAC|count[23]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 5.994      ;
; 233.952 ; DAC:DAC|count[16]                 ; DAC:DAC|count[24]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 5.989      ;
; 233.958 ; DAC:DAC|count[25]                 ; DAC:DAC|count[19]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.054     ; 5.983      ;
+---------+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock:clock|faEnable'                                                                                                                                             ;
+--------+-------------------------------------+------------------------------+-------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                      ; Launch Clock                                    ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------+-------------------------------------------------+----------------------+--------------+------------+------------+
; -0.668 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.358      ;
; -0.667 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.359      ;
; -0.663 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.363      ;
; -0.444 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.582      ;
; -0.326 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.700      ;
; -0.325 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.701      ;
; -0.324 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.702      ;
; -0.259 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.767      ;
; -0.202 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.824      ;
; -0.201 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.825      ;
; -0.201 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.825      ;
; -0.171 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.855      ;
; -0.090 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.936      ;
; -0.070 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 1.956      ;
; 0.004  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.030      ;
; 0.005  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.031      ;
; 0.005  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.031      ;
; 0.006  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.032      ;
; 0.009  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.035      ;
; 0.010  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.036      ;
; 0.014  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[15] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.040      ;
; 0.031  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.057      ;
; 0.065  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.091      ;
; 0.066  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.092      ;
; 0.067  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.093      ;
; 0.067  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.093      ;
; 0.085  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.111      ;
; 0.086  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.112      ;
; 0.090  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.116      ;
; 0.122  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.148      ;
; 0.130  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.156      ;
; 0.131  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.157      ;
; 0.132  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.158      ;
; 0.228  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.254      ;
; 0.228  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.254      ;
; 0.229  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.255      ;
; 0.285  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.311      ;
; 0.299  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.325      ;
; 0.309  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.335      ;
; 0.321  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.347      ;
; 0.322  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.348      ;
; 0.322  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.348      ;
; 0.323  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.349      ;
; 0.326  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.352      ;
; 0.327  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.353      ;
; 0.368  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.394      ;
; 0.369  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.395      ;
; 0.371  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.397      ;
; 0.372  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.398      ;
; 0.374  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.400      ;
; 0.375  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.401      ;
; 0.376  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.402      ;
; 0.388  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.414      ;
; 0.398  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.424      ;
; 0.399  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.425      ;
; 0.400  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.426      ;
; 0.413  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.439      ;
; 0.414  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.440      ;
; 0.421  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.447      ;
; 0.449  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.475      ;
; 0.452  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.478      ;
; 0.455  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.481      ;
; 0.487  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.513      ;
; 0.494  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.520      ;
; 0.496  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.522      ;
; 0.501  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.527      ;
; 0.502  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.528      ;
; 0.505  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[15] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.531      ;
; 0.511  ; fCounter:fCounter|fCount[13]        ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.711      ;
; 0.512  ; fCounter:fCounter|fCount[11]        ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.712      ;
; 0.512  ; fCounter:fCounter|fCount[2]         ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.712      ;
; 0.512  ; fCounter:fCounter|fCount[15]        ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.712      ;
; 0.519  ; aCounter:aCounter|aCount[3]         ; aCounter:aCounter|aCount[3]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.719      ;
; 0.521  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.547      ;
; 0.525  ; aCounter:aCounter|aCount[2]         ; aCounter:aCounter|aCount[2]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.725      ;
; 0.526  ; aCounter:aCounter|aCount[0]         ; aCounter:aCounter|aCount[0]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.726      ;
; 0.530  ; fCounter:fCounter|fCount[12]        ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.730      ;
; 0.536  ; fCounter:fCounter|fCount[4]         ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.736      ;
; 0.538  ; aCounter:aCounter|aCount[1]         ; aCounter:aCounter|aCount[1]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.738      ;
; 0.541  ; aCounter:aCounter|aCount[7]         ; aCounter:aCounter|aCount[7]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.741      ;
; 0.545  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.571      ;
; 0.546  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.572      ;
; 0.553  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.579      ;
; 0.582  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.608      ;
; 0.582  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.608      ;
; 0.583  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.609      ;
; 0.599  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.814      ; 2.627      ;
; 0.602  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.628      ;
; 0.603  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.629      ;
; 0.605  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.631      ;
; 0.644  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.670      ;
; 0.649  ; fCounter:fCounter|fCount[10]        ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.849      ;
; 0.651  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.814      ; 2.679      ;
; 0.655  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.814      ; 2.683      ;
; 0.663  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.689      ;
; 0.672  ; aCounter:aCounter|aCount[5]         ; aCounter:aCounter|aCount[5]  ; clock:clock|faEnable                            ; clock:clock|faEnable ; 0.000        ; 0.056      ; 0.872      ;
; 0.683  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.709      ;
; 0.685  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.711      ;
; 0.686  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.712      ;
; 0.686  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[15] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.812      ; 2.712      ;
+--------+-------------------------------------+------------------------------+-------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.301 ; clock:clock|faEnable                                                                                                            ; clock:clock|faEnable                                                                                                                                 ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.518      ;
; 0.192  ; clock:clock|faEnable                                                                                                            ; clock:clock|faEnable                                                                                                                                 ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.395      ; 0.511      ;
; 0.289  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[5]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.794      ;
; 0.293  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[7]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.798      ;
; 0.296  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[2]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.801      ;
; 0.311  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[3]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.816      ;
; 0.312  ; DAC:DAC|dIn                                                                                                                     ; DAC:DAC|dIn                                                                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; DAC:DAC|powerUp                                                                                                                 ; DAC:DAC|powerUp                                                                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; clock:clock|motorSpeedReset                                                                                                     ; clock:clock|motorSpeedReset                                                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; clock:clock|syncDACold                                                                                                          ; clock:clock|syncDACold                                                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.315  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[4]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.820      ;
; 0.316  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.822      ;
; 0.321  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.827      ;
; 0.323  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.829      ;
; 0.324  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[6]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.828      ;
; 0.334  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.837      ;
; 0.336  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 0.839      ;
; 0.338  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[13]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[13]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.536      ;
; 0.338  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[10]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[10]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[15]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[15]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[11]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[11]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[3]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[3]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[2]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[2]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[10]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[5]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[19]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[19]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[19]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[19]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[17]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[17]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[16]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[16]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[16]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[16]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[14]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[14]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[13]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[13]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[6]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[6]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[6]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[6]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[4]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[4]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[11]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[6]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[15]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[16]                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[16]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[22]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[22]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[5]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[5]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[0]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[0]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[6]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[6]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[12]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[7]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.847      ;
; 0.341  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[15]                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[15]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[21]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[21]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[14]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.343  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[6]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.849      ;
; 0.343  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.849      ;
; 0.344  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.345  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.543      ;
; 0.346  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[6]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.544      ;
; 0.346  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.544      ;
; 0.349  ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated|pipeline_dffe[19]                    ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated|pipeline_dffe[19]                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.355  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.553      ;
; 0.358  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.364  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.562      ;
; 0.368  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.874      ;
; 0.370  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.876      ;
; 0.431  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated|pipeline_dffe[23] ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|is_zero                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.454  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[23]                                                                           ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated|pipeline_dffe[23]                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.653      ;
; 0.465  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[1]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[1]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[16]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[3]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[12]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[12]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[5]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[0]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[17]                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[18]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[18]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[18]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[18]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[12]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[12]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[5]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[5]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[6]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[1]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.468  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated|pipeline_dffe[14] ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|data_tmp[3]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.667      ;
; 0.468  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[22]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[22]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[7]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[7]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[13]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.469  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[20]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[20]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.667      ;
; 0.469  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[9]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[9]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.667      ;
; 0.472  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[8]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[3]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.670      ;
; 0.473  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[7]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[7]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.671      ;
; 0.474  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[9]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[9]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.475  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[20]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[20]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.673      ;
; 0.475  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[7]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[2]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.673      ;
; 0.476  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[14]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[14]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.674      ;
; 0.479  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[9]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[4]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.677      ;
; 0.491  ; clock:clock|countMotorSpeedReset[29]                                                                                            ; clock:clock|countMotorSpeedReset[29]                                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.492  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[15]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[15]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.690      ;
; 0.492  ; clock:clock|countFaEnable[29]                                                                                                   ; clock:clock|countFaEnable[29]                                                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.690      ;
; 0.492  ; clock:clock|countFaEnable[13]                                                                                                   ; clock:clock|countFaEnable[13]                                                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.690      ;
; 0.492  ; clock:clock|countMotorSpeedReset[31]                                                                                            ; clock:clock|countMotorSpeedReset[31]                                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492  ; clock:clock|countMotorSpeedReset[27]                                                                                            ; clock:clock|countMotorSpeedReset[27]                                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MHz50Clk'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.050 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.296      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.051 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.297      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.075 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.321      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.216 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.462      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.223 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.469      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.225 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.471      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.235 ; aCounter:aCounter|aCount[6]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.481      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.237 ; aCounter:aCounter|aCount[0]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.377      ; 1.483      ;
; 1.369 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 2.117      ; 3.395      ;
; 1.369 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 2.117      ; 3.395      ;
; 1.369 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 2.117      ; 3.395      ;
; 1.369 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 2.117      ; 3.395      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock:clock|faEnable'                                                                ;
+--------+--------------+----------------+------------------+----------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[9]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[0]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[1]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[2]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[3]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[4]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[5]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[6]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[7]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[0]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[10]    ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[11]    ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[12]    ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[13]    ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[14]    ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[15]    ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[1]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[2]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[3]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[4]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[5]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[6]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[7]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[8]     ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[9]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[0]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[1]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[2]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[3]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[4]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[5]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[6]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[7]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[0]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[10]    ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[11]    ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[12]    ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[13]    ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[14]    ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[15]    ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[1]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[2]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[3]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[4]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[5]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[6]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[7]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[8]     ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[9]     ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[0]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[1]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[2]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[3]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[4]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[5]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[6]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[7]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[0]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[10]|clk         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[11]|clk         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[12]|clk         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[13]|clk         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[14]|clk         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[15]|clk         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[1]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[2]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[3]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[4]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[5]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[6]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[7]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[8]|clk          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[9]|clk          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; clock|faEnable~clkctrl|inclk[0] ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; clock|faEnable~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; clock|faEnable|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; clock|faEnable|q                ;
+--------+--------------+----------------+------------------+----------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MHz50Clk'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[0]                          ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[10]                         ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[11]                         ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[1]                          ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[2]                          ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[3]                          ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[4]                          ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[5]                          ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[6]                          ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[7]                          ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[8]                          ;
; 9.520  ; 9.791        ; 0.271          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[9]                          ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~input|o                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic|Mult0|auto_generated|mac_out2|clk               ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|inclk[0]                            ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|outclk                              ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[0]                          ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[10]                         ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[11]                         ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[1]                          ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[2]                          ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[3]                          ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[4]                          ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[5]                          ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[6]                          ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[7]                          ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[8]                          ;
; 9.922  ; 10.193       ; 0.271          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[9]                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~input|i                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~input|i                                          ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|inclk[0]                            ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|outclk                              ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic|Mult0|auto_generated|mac_out2|clk               ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~input|o                                          ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; MHz50Clk ; Rise       ; MHz50Clk                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                   ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2                           ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT1                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT10                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT11                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT12                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT13                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT14                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT15                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT16                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT17                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT18                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT19                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT2                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT20                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT21                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT22                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT23                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT3                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT4                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT5                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT6                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT7                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT8                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT9                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2                           ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT1                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT10                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT11                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT12                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT13                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT14                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT15                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT16                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT17                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT18                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT19                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT2                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT20                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT21                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT22                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT23                 ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT3                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT4                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT5                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT6                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT7                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT8                  ;
; 119.716 ; 119.987      ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_out2~DATAOUT9                  ;
; 119.725 ; 119.996      ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 119.725 ; 119.996      ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 119.725 ; 119.996      ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 119.725 ; 119.996      ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+
; A         ; MHz50Clk             ; 5.038 ; 5.413 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; B         ; MHz50Clk             ; 4.414 ; 4.985 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; s0        ; clock:clock|faEnable ; 4.680 ; 4.991 ; Rise       ; clock:clock|faEnable                            ;
; s1        ; clock:clock|faEnable ; 4.969 ; 5.405 ; Rise       ; clock:clock|faEnable                            ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+
; A         ; MHz50Clk             ; -2.979 ; -3.349 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; B         ; MHz50Clk             ; -2.868 ; -3.276 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; s0        ; clock:clock|faEnable ; -4.125 ; -4.555 ; Rise       ; clock:clock|faEnable                            ;
; s1        ; clock:clock|faEnable ; -3.950 ; -4.241 ; Rise       ; clock:clock|faEnable                            ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; dIn         ; MHz50Clk   ; 3.765 ; 3.761 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ; 2.263 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncDAC     ; MHz50Clk   ; 4.268 ; 4.214 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncNCO     ; MHz50Clk   ; 4.265 ; 4.230 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ;       ; 2.190 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; dIn         ; MHz50Clk   ; 3.367 ; 3.361 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ; 1.934 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncDAC     ; MHz50Clk   ; 3.850 ; 3.797 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncNCO     ; MHz50Clk   ; 3.847 ; 3.812 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ;       ; 1.862 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock:clock|faEnable                            ; -1.644 ; -31.368       ;
; MHz50Clk                                        ; -1.223 ; -14.676       ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -0.901 ; -11.654       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock:clock|faEnable                            ; -0.649 ; -5.587        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -0.141 ; -0.141        ;
; MHz50Clk                                        ; 0.652  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clock:clock|faEnable                            ; -1.000  ; -24.000       ;
; MHz50Clk                                        ; 9.420   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 119.749 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock:clock|faEnable'                                                                                                          ;
+--------+------------------------------+------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.644 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.595      ;
; -1.598 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.549      ;
; -1.595 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.546      ;
; -1.586 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.537      ;
; -1.582 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.533      ;
; -1.578 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.529      ;
; -1.572 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.523      ;
; -1.565 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.516      ;
; -1.549 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.500      ;
; -1.540 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.491      ;
; -1.537 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.488      ;
; -1.533 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.484      ;
; -1.532 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.483      ;
; -1.532 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.483      ;
; -1.531 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.482      ;
; -1.531 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.482      ;
; -1.526 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.477      ;
; -1.524 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.475      ;
; -1.519 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.470      ;
; -1.516 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.467      ;
; -1.510 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.461      ;
; -1.503 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.454      ;
; -1.488 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.439      ;
; -1.485 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.436      ;
; -1.483 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.434      ;
; -1.482 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.433      ;
; -1.479 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.430      ;
; -1.475 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.426      ;
; -1.474 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.425      ;
; -1.473 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.424      ;
; -1.471 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.422      ;
; -1.469 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.420      ;
; -1.468 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.419      ;
; -1.468 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.419      ;
; -1.466 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.417      ;
; -1.465 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.416      ;
; -1.465 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.416      ;
; -1.464 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.415      ;
; -1.464 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.415      ;
; -1.460 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.411      ;
; -1.459 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.410      ;
; -1.458 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.409      ;
; -1.453 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.404      ;
; -1.452 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.403      ;
; -1.446 ; fCounter:fCounter|fCount[8]  ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.397      ;
; -1.445 ; fCounter:fCounter|fCount[13] ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.396      ;
; -1.438 ; fCounter:fCounter|fCount[10] ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.389      ;
; -1.437 ; fCounter:fCounter|fCount[11] ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.388      ;
; -1.429 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.380      ;
; -1.426 ; fCounter:fCounter|fCount[14] ; fCounter:fCounter|fCount[15] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.377      ;
; -1.424 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.375      ;
; -1.422 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.373      ;
; -1.419 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.370      ;
; -1.419 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.370      ;
; -1.418 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.369      ;
; -1.418 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.369      ;
; -1.415 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.366      ;
; -1.413 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.364      ;
; -1.410 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.361      ;
; -1.406 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[9]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[10] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[2]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[3]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; fCounter:fCounter|fCount[0]  ; fCounter:fCounter|fCount[4]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; fCounter:fCounter|fCount[9]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.357      ;
; -1.402 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.353      ;
; -1.402 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.353      ;
; -1.400 ; fCounter:fCounter|fCount[8]  ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.351      ;
; -1.399 ; fCounter:fCounter|fCount[13] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.350      ;
; -1.398 ; fCounter:fCounter|fCount[1]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.349      ;
; -1.396 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.347      ;
; -1.392 ; fCounter:fCounter|fCount[7]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.343      ;
; -1.392 ; fCounter:fCounter|fCount[10] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.343      ;
; -1.391 ; fCounter:fCounter|fCount[11] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.342      ;
; -1.389 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.340      ;
; -1.385 ; fCounter:fCounter|fCount[6]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.336      ;
; -1.384 ; fCounter:fCounter|fCount[8]  ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.335      ;
; -1.383 ; fCounter:fCounter|fCount[13] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.334      ;
; -1.380 ; fCounter:fCounter|fCount[14] ; fCounter:fCounter|fCount[7]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.331      ;
; -1.376 ; fCounter:fCounter|fCount[10] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.327      ;
; -1.375 ; fCounter:fCounter|fCount[11] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.326      ;
; -1.368 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.319      ;
; -1.364 ; fCounter:fCounter|fCount[14] ; fCounter:fCounter|fCount[5]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.315      ;
; -1.363 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.314      ;
; -1.362 ; fCounter:fCounter|fCount[2]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.313      ;
; -1.361 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.312      ;
; -1.361 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.312      ;
; -1.357 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[8]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.308      ;
; -1.356 ; fCounter:fCounter|fCount[4]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.307      ;
; -1.355 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[13] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.306      ;
; -1.352 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[14] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.303      ;
; -1.351 ; fCounter:fCounter|fCount[5]  ; fCounter:fCounter|fCount[12] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.302      ;
; -1.351 ; fCounter:fCounter|fCount[3]  ; fCounter:fCounter|fCount[1]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.302      ;
; -1.351 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[11] ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.302      ;
; -1.348 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[0]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; fCounter:fCounter|fCount[15] ; fCounter:fCounter|fCount[6]  ; clock:clock|faEnable ; clock:clock|faEnable ; 1.000        ; -0.036     ; 2.299      ;
+--------+------------------------------+------------------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MHz50Clk'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.223 ; aCounter:aCounter|aCount[0]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.175      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[6]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.217 ; aCounter:aCounter|aCount[7]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.169      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.209 ; aCounter:aCounter|aCount[1]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.161      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.208 ; aCounter:aCounter|aCount[4]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.160      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.123 ; aCounter:aCounter|aCount[5]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.075      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.106 ; aCounter:aCounter|aCount[3]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.058      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; -1.105 ; aCounter:aCounter|aCount[2]                                                                                                 ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 1.000        ; 0.090      ; 2.057      ;
; 16.019 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.145      ; 4.918      ;
; 16.019 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.145      ; 4.918      ;
; 16.019 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.145      ; 4.918      ;
; 16.019 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[1] ; gainLogic:gainLogic|gainedOut[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 20.000       ; 1.145      ; 4.918      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+---------+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.901  ; fCounter:fCounter|fCount[2]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[2]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 0.741      ;
; -0.880  ; fCounter:fCounter|fCount[15]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[15] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.119     ; 0.698      ;
; -0.860  ; fCounter:fCounter|fCount[10]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[10] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.119     ; 0.678      ;
; -0.855  ; fCounter:fCounter|fCount[6]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[6]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.108     ; 0.684      ;
; -0.841  ; fCounter:fCounter|fCount[11]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.119     ; 0.659      ;
; -0.840  ; fCounter:fCounter|fCount[3]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[3]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.108     ; 0.669      ;
; -0.814  ; fCounter:fCounter|fCount[13]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.103     ; 0.648      ;
; -0.785  ; fCounter:fCounter|fCount[14]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[14] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.103     ; 0.619      ;
; -0.751  ; fCounter:fCounter|fCount[9]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[9]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.108     ; 0.580      ;
; -0.709  ; fCounter:fCounter|fCount[12]      ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[12] ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.108     ; 0.538      ;
; -0.640  ; fCounter:fCounter|fCount[4]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[4]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.108     ; 0.469      ;
; -0.560  ; fCounter:fCounter|fCount[1]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 0.400      ;
; -0.558  ; fCounter:fCounter|fCount[7]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[7]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 0.398      ;
; -0.556  ; fCounter:fCounter|fCount[0]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 0.396      ;
; -0.553  ; fCounter:fCounter|fCount[5]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[5]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 0.393      ;
; -0.551  ; fCounter:fCounter|fCount[8]       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[8]  ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 0.391      ;
; 0.111   ; clock:clock|faEnable              ; clock:clock|faEnable                                                ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.081     ; 0.350      ;
; 0.602   ; clock:clock|faEnable              ; clock:clock|faEnable                                                ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.081     ; 0.359      ;
; 15.701  ; gainLogic:gainLogic|gainedOut[6]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.784      ;
; 15.792  ; gainLogic:gainLogic|gainedOut[5]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.693      ;
; 15.802  ; gainLogic:gainLogic|gainedOut[10] ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.683      ;
; 15.814  ; gainLogic:gainLogic|gainedOut[8]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.671      ;
; 15.834  ; gainLogic:gainLogic|gainedOut[0]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.651      ;
; 16.044  ; gainLogic:gainLogic|gainedOut[1]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.441      ;
; 16.058  ; gainLogic:gainLogic|gainedOut[2]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.427      ;
; 16.102  ; gainLogic:gainLogic|gainedOut[4]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.383      ;
; 16.210  ; gainLogic:gainLogic|gainedOut[3]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.275      ;
; 16.270  ; gainLogic:gainLogic|gainedOut[7]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 2.215      ;
; 16.683  ; gainLogic:gainLogic|gainedOut[11] ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 1.802      ;
; 16.905  ; gainLogic:gainLogic|gainedOut[9]  ; DAC:DAC|dIn                                                         ; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.452     ; 1.580      ;
; 235.617 ; clock:clock|countSyncDAC[0]       ; clock:clock|faEnable                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.027     ; 4.343      ;
; 235.738 ; DAC:DAC|count[25]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.214      ;
; 235.742 ; DAC:DAC|count[25]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.210      ;
; 235.761 ; DAC:DAC|count[25]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 4.182      ;
; 235.806 ; DAC:DAC|count[25]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.146      ;
; 235.810 ; DAC:DAC|count[25]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.142      ;
; 235.837 ; DAC:DAC|count[16]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 4.106      ;
; 235.838 ; DAC:DAC|count[27]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.114      ;
; 235.842 ; DAC:DAC|count[27]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.110      ;
; 235.873 ; DAC:DAC|count[27]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 4.070      ;
; 235.874 ; DAC:DAC|count[25]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.078      ;
; 235.878 ; DAC:DAC|count[25]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.074      ;
; 235.906 ; DAC:DAC|count[27]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.046      ;
; 235.910 ; DAC:DAC|count[27]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.042      ;
; 235.936 ; DAC:DAC|count[19]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 4.007      ;
; 235.938 ; DAC:DAC|count[26]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.014      ;
; 235.942 ; DAC:DAC|count[25]                 ; DAC:DAC|count[25]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.010      ;
; 235.942 ; DAC:DAC|count[26]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.010      ;
; 235.945 ; DAC:DAC|count[18]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 3.998      ;
; 235.946 ; DAC:DAC|count[25]                 ; DAC:DAC|count[24]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 4.006      ;
; 235.953 ; DAC:DAC|count[16]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.999      ;
; 235.957 ; DAC:DAC|count[16]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.995      ;
; 235.974 ; DAC:DAC|count[27]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.978      ;
; 235.978 ; DAC:DAC|count[27]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.974      ;
; 235.982 ; DAC:DAC|count[26]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 3.961      ;
; 235.983 ; DAC:DAC|count[17]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 3.960      ;
; 235.987 ; DAC:DAC|count[28]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.965      ;
; 235.991 ; DAC:DAC|count[28]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.961      ;
; 236.006 ; DAC:DAC|count[26]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.946      ;
; 236.010 ; DAC:DAC|count[25]                 ; DAC:DAC|count[23]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.942      ;
; 236.010 ; DAC:DAC|count[26]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.942      ;
; 236.014 ; DAC:DAC|count[25]                 ; DAC:DAC|count[22]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.938      ;
; 236.016 ; DAC:DAC|count[19]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.936      ;
; 236.020 ; DAC:DAC|count[19]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.932      ;
; 236.021 ; DAC:DAC|count[16]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.931      ;
; 236.022 ; DAC:DAC|count[28]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 3.921      ;
; 236.022 ; DAC:DAC|count[18]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.930      ;
; 236.025 ; DAC:DAC|count[16]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.927      ;
; 236.026 ; DAC:DAC|count[18]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.926      ;
; 236.036 ; DAC:DAC|count[17]                 ; DAC:DAC|count[31]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.916      ;
; 236.040 ; DAC:DAC|count[17]                 ; DAC:DAC|count[30]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.912      ;
; 236.042 ; DAC:DAC|count[27]                 ; DAC:DAC|count[25]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.910      ;
; 236.045 ; clock:clock|countSyncDAC[0]       ; clock:clock|countFaEnable[9]                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.048     ; 3.894      ;
; 236.045 ; clock:clock|countSyncDAC[0]       ; clock:clock|countFaEnable[14]                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.048     ; 3.894      ;
; 236.046 ; DAC:DAC|count[27]                 ; DAC:DAC|count[24]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.906      ;
; 236.052 ; clock:clock|countSyncDAC[0]       ; clock:clock|countFaEnable[8]                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.048     ; 3.887      ;
; 236.055 ; DAC:DAC|count[28]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.897      ;
; 236.059 ; DAC:DAC|count[28]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.893      ;
; 236.074 ; DAC:DAC|count[26]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.878      ;
; 236.078 ; DAC:DAC|count[25]                 ; DAC:DAC|count[21]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.874      ;
; 236.078 ; DAC:DAC|count[26]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.874      ;
; 236.082 ; DAC:DAC|count[25]                 ; DAC:DAC|count[20]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.870      ;
; 236.084 ; DAC:DAC|count[19]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.868      ;
; 236.088 ; DAC:DAC|count[19]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.864      ;
; 236.089 ; DAC:DAC|count[16]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.863      ;
; 236.090 ; DAC:DAC|count[18]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.862      ;
; 236.093 ; DAC:DAC|count[16]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.859      ;
; 236.094 ; DAC:DAC|count[18]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.858      ;
; 236.104 ; DAC:DAC|count[17]                 ; DAC:DAC|count[29]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.848      ;
; 236.105 ; DAC:DAC|count[23]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 3.838      ;
; 236.106 ; clock:clock|countFaEnable[1]      ; clock:clock|motorSpeedReset                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.039     ; 3.842      ;
; 236.108 ; DAC:DAC|count[17]                 ; DAC:DAC|count[28]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.844      ;
; 236.110 ; DAC:DAC|count[27]                 ; DAC:DAC|count[23]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.842      ;
; 236.111 ; clock:clock|countFaEnable[1]      ; clock:clock|countMotorSpeedReset[6]                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.039     ; 3.837      ;
; 236.112 ; DAC:DAC|count[20]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 3.831      ;
; 236.114 ; DAC:DAC|count[27]                 ; DAC:DAC|count[22]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.838      ;
; 236.115 ; clock:clock|countFaEnable[1]      ; clock:clock|countMotorSpeedReset[19]                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.039     ; 3.833      ;
; 236.123 ; DAC:DAC|count[28]                 ; DAC:DAC|count[27]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.829      ;
; 236.127 ; DAC:DAC|count[28]                 ; DAC:DAC|count[26]                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.035     ; 3.825      ;
; 236.127 ; DAC:DAC|count[24]                 ; DAC:DAC|dIn                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 240.000      ; -0.044     ; 3.816      ;
+---------+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock:clock|faEnable'                                                                                                                                             ;
+--------+-------------------------------------+------------------------------+-------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                      ; Launch Clock                                    ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------+-------------------------------------------------+----------------------+--------------+------------+------------+
; -0.649 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 0.796      ;
; -0.648 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 0.797      ;
; -0.647 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 0.798      ;
; -0.504 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 0.941      ;
; -0.434 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.011      ;
; -0.434 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.011      ;
; -0.432 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.013      ;
; -0.380 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.065      ;
; -0.371 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.074      ;
; -0.370 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.075      ;
; -0.369 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.076      ;
; -0.335 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.110      ;
; -0.313 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.132      ;
; -0.251 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.194      ;
; -0.226 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.219      ;
; -0.219 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.226      ;
; -0.218 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.227      ;
; -0.217 ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.228      ;
; -0.217 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.228      ;
; -0.216 ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.229      ;
; -0.215 ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.230      ;
; -0.212 ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.233      ;
; -0.211 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.234      ;
; -0.211 ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.234      ;
; -0.210 ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.235      ;
; -0.181 ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.264      ;
; -0.180 ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.265      ;
; -0.179 ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.266      ;
; -0.177 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.268      ;
; -0.172 ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[15] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.273      ;
; -0.156 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.289      ;
; -0.156 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.289      ;
; -0.154 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.291      ;
; -0.102 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.343      ;
; -0.074 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.371      ;
; -0.072 ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.373      ;
; -0.067 ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.378      ;
; -0.057 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.388      ;
; -0.036 ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.409      ;
; -0.036 ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.409      ;
; -0.035 ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.410      ;
; -0.035 ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.410      ;
; -0.034 ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.411      ;
; -0.031 ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.414      ;
; -0.030 ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.415      ;
; -0.029 ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.416      ;
; -0.004 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.441      ;
; -0.004 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.441      ;
; -0.002 ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.443      ;
; -0.002 ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.443      ;
; -0.002 ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.443      ;
; 0.000  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.445      ;
; 0.003  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.448      ;
; 0.003  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.448      ;
; 0.004  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.449      ;
; 0.005  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.450      ;
; 0.027  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.472      ;
; 0.034  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.479      ;
; 0.034  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.479      ;
; 0.036  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.481      ;
; 0.050  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.495      ;
; 0.052  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.497      ;
; 0.057  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.502      ;
; 0.067  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.512      ;
; 0.070  ; motorSpeed:motorSpeed|motorspeed[7] ; fCounter:fCounter|fCount[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.515      ;
; 0.088  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.533      ;
; 0.095  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.540      ;
; 0.097  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.542      ;
; 0.101  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.546      ;
; 0.102  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.547      ;
; 0.106  ; motorSpeed:motorSpeed|motorspeed[4] ; fCounter:fCounter|fCount[15] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.551      ;
; 0.109  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.554      ;
; 0.114  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.559      ;
; 0.117  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.562      ;
; 0.117  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.562      ;
; 0.119  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.564      ;
; 0.124  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.569      ;
; 0.133  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[12] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.578      ;
; 0.149  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.594      ;
; 0.150  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.595      ;
; 0.155  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.600      ;
; 0.176  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.621      ;
; 0.178  ; motorSpeed:motorSpeed|motorspeed[7] ; aCounter:aCounter|aCount[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.623      ;
; 0.179  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.624      ;
; 0.179  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.624      ;
; 0.179  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.624      ;
; 0.181  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.626      ;
; 0.181  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.626      ;
; 0.184  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.629      ;
; 0.184  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.629      ;
; 0.186  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.631      ;
; 0.186  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.631      ;
; 0.217  ; motorSpeed:motorSpeed|motorspeed[2] ; fCounter:fCounter|fCount[14] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.662      ;
; 0.219  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.664      ;
; 0.221  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.666      ;
; 0.226  ; motorSpeed:motorSpeed|motorspeed[6] ; fCounter:fCounter|fCount[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.671      ;
; 0.233  ; motorSpeed:motorSpeed|motorspeed[1] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.678      ;
; 0.238  ; motorSpeed:motorSpeed|motorspeed[0] ; fCounter:fCounter|fCount[13] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.683      ;
; 0.253  ; motorSpeed:motorSpeed|motorspeed[3] ; fCounter:fCounter|fCount[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.698      ;
; 0.255  ; motorSpeed:motorSpeed|motorspeed[5] ; fCounter:fCounter|fCount[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable ; 0.000        ; 1.291      ; 1.700      ;
+--------+-------------------------------------+------------------------------+-------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.141 ; clock:clock|faEnable                                                                                                            ; clock:clock|faEnable                                                                                                                                 ; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 0.307      ;
; 0.149  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[5]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.469      ;
; 0.151  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[7]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.471      ;
; 0.153  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[2]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.473      ;
; 0.160  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[3]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.480      ;
; 0.163  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.484      ;
; 0.164  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[4]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.484      ;
; 0.164  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.487      ;
; 0.165  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.486      ;
; 0.168  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[6]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.488      ;
; 0.174  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.177  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[6]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.498      ;
; 0.178  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.184  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.503      ;
; 0.185  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.502      ;
; 0.187  ; clock:clock|motorSpeedReset                                                                                                     ; clock:clock|motorSpeedReset                                                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; DAC:DAC|dIn                                                                                                                     ; DAC:DAC|dIn                                                                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; DAC:DAC|powerUp                                                                                                                 ; DAC:DAC|powerUp                                                                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; clock:clock|syncDACold                                                                                                          ; clock:clock|syncDACold                                                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.190  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.513      ;
; 0.191  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.512      ;
; 0.193  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[10]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[10]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.312      ;
; 0.193  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[16]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[16]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[15]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[15]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[13]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[13]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[19]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[19]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[17]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[17]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[16]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[16]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[14]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[14]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[13]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[13]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[11]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[11]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[6]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[6]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[6]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[6]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[4]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[4]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[3]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[3]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[0]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[0]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[10]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[5]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[11]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[6]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[15]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[16]                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[16]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[22]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[22]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[19]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[19]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[5]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[5]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[6]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[6]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[15]                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[15]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[21]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[21]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[2]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[2]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[12]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[7]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[14]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[6]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.204  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
; 0.205  ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated|pipeline_dffe[19]                    ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated|pipeline_dffe[19]                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.213  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.332      ;
; 0.254  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated|pipeline_dffe[23] ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|is_zero                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
; 0.259  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[23]                                                                           ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated|pipeline_dffe[23]                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.378      ;
; 0.262  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[20]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[20]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.262  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[9]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[9]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.262  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[7]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[7]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.262  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[7]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[2]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.262  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[8]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[3]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.265  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[14]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[14]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.384      ;
; 0.266  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[9]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[4]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.385      ;
; 0.267  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[18]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[18]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[16]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[3]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.386      ;
; 0.268  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[12]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[12]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[12]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[12]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[1]                 ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[1]                                                                                                 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[5]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[0]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[6]                                                                              ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[1]                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[17]                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.269  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[22]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[22]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[18]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[18]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                         ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated|pipeline_dffe[14] ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|data_tmp[3]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[20]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[20]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[5]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[5]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[7]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[7]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[13]                                                                             ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271  ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[9]                          ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[9]                                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.272  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[15]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[15]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.274  ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated|dffe3a[21]                ; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[21]                                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.276  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[1]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.596      ;
; 0.283  ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated|pipeline_dffe[19]                    ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[19]                                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.402      ;
; 0.288  ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_f[0]                                                                        ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.608      ;
; 0.292  ; clock:clock|countFaEnable[29]                                                                                                   ; clock:clock|countFaEnable[29]                                                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.411      ;
; 0.292  ; clock:clock|countFaEnable[13]                                                                                                   ; clock:clock|countFaEnable[13]                                                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.411      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MHz50Clk'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                           ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.652 ; aCounter:aCounter|aCount[2]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.775      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.653 ; aCounter:aCounter|aCount[3]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.776      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.668 ; aCounter:aCounter|aCount[5]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.791      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.692 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[11] ; gainLogic:gainLogic|gainedOut[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.098      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.712 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[5]  ; gainLogic:gainLogic|gainedOut[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.118      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[0]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[1]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[2]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[3]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[4]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[5]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[6]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[7]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[8]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[9]  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[10] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.732 ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated|pipeline_dffe[0]  ; gainLogic:gainLogic|gainedOut[11] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk    ; 0.000        ; 1.459      ; 2.138      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.751 ; aCounter:aCounter|aCount[4]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.874      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[4]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[5]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[6]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[7]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[8]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[9]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[10] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.755 ; aCounter:aCounter|aCount[1]                                                                                                  ; gainLogic:gainLogic|gainedOut[11] ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.878      ;
; 0.758 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[0]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.881      ;
; 0.758 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[1]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.881      ;
; 0.758 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[2]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.881      ;
; 0.758 ; aCounter:aCounter|aCount[7]                                                                                                  ; gainLogic:gainLogic|gainedOut[3]  ; clock:clock|faEnable                            ; MHz50Clk    ; 0.000        ; 0.216      ; 0.881      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock:clock|faEnable'                                                                ;
+--------+--------------+----------------+------------------+----------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[9]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[0]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[1]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[2]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[3]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[4]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[5]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[6]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[7]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[10]    ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[11]    ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[12]    ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[13]    ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[14]    ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[15]    ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[2]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[3]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[4]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[6]     ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[9]     ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[0]     ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[1]     ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[5]     ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[7]     ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[8]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[0]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[1]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[2]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[3]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[4]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[5]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[6]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; aCounter:aCounter|aCount[7]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[0]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[1]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[5]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[7]     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[8]     ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[10]    ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[11]    ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[12]    ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[13]    ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[14]    ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[15]    ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[2]     ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[3]     ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[4]     ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[6]     ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; fCounter:fCounter|fCount[9]     ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[0]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[1]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[2]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[3]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[4]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[5]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[6]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; aCounter|aCount[7]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[10]|clk         ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[11]|clk         ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[12]|clk         ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[13]|clk         ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[14]|clk         ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[15]|clk         ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[2]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[3]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[4]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[6]|clk          ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[9]|clk          ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[0]|clk          ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[1]|clk          ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[5]|clk          ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[7]|clk          ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; fCounter|fCount[8]|clk          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; clock|faEnable~clkctrl|inclk[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; clock|faEnable~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock:clock|faEnable ; Rise       ; clock|faEnable|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock:clock|faEnable ; Rise       ; clock|faEnable|q                ;
+--------+--------------+----------------+------------------+----------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MHz50Clk'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[0]                          ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[10]                         ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[11]                         ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[1]                          ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[2]                          ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[3]                          ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[4]                          ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[5]                          ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[6]                          ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[7]                          ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[8]                          ;
; 9.420  ; 9.599        ; 0.179          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[9]                          ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~input|o                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; gainLogic|Mult0|auto_generated|mac_out2|clk               ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|inclk[0]                            ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|outclk                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~input|i                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; MHz50Clk ; Rise       ; MHz50Clk~input|i                                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[0]                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[10]                         ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[11]                         ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[1]                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[2]                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[3]                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[4]                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[5]                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[6]                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[7]                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[8]                          ;
; 10.209 ; 10.388       ; 0.179          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic:gainLogic|gainedOut[9]                          ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|inclk[0]                            ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~inputclkctrl|outclk                              ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; gainLogic|Mult0|auto_generated|mac_out2|clk               ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; MHz50Clk~input|o                                          ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; MHz50Clk ; Rise       ; PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; MHz50Clk ; Rise       ; MHz50Clk                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                               ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 119.749 ; 119.979      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|ram_block1a0~porta_address_reg0   ;
; 119.749 ; 119.979      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_address_reg0 ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[0]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[10]                           ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[11]                           ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[1]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[2]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[3]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[4]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[5]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[6]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[7]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[8]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated|q_a[9]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[0]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[10]                           ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[11]                           ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[1]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[2]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[3]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[4]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[5]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[6]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[7]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[8]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated|q_a[9]                            ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[0]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[10]                         ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[11]                         ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[1]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[2]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[3]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[4]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[5]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[6]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[7]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[8]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_a[9]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[0]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[10]                         ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[11]                         ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[1]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[2]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[3]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[4]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[5]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[6]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[7]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[8]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|q_b[9]                          ;
; 119.750 ; 119.980      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_address_reg0 ;
; 119.751 ; 119.981      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 119.752 ; 119.982      ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 119.784 ; 119.968      ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                                                  ;
; 119.784 ; 119.968      ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[14]                                                                                  ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[16]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[17]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[18]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[19]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[20]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[21]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[22]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[23]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[24]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[25]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[26]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[27]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[28]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[29]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[30]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|count[31]                                                                                                                                    ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|dIn                                                                                                                                          ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DAC:DAC|powerUp                                                                                                                                      ;
; 119.785 ; 119.969      ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                                   ;
; 119.785 ; 119.969      ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1]                                                                                   ;
; 119.785 ; 119.969      ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[2]                                                                                   ;
; 119.785 ; 119.969      ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[5]                                                                                   ;
; 119.785 ; 119.969      ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[7]                                                                                   ;
; 119.785 ; 119.969      ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[8]                                                                                   ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[10]                                                                                                  ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[11]                                                                                                  ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[12]                                                                                                  ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[13]                                                                                                  ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[14]                                                                                                  ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[15]                                                                                                  ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                                                  ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                                  ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[5]                                                                                                   ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[6]                                                                                                   ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[7]                                                                                                   ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[8]                                                                                                   ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[9]                                                                                                   ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[15]                                              ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[5]                                               ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[6]                                               ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[7]                                               ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[8]                                               ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated|pipeline_dffe[9]                                               ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                       ;
; 119.785 ; 120.001      ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]                                                                                            ;
+---------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+
; A         ; MHz50Clk             ; 3.355 ; 3.915 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; B         ; MHz50Clk             ; 2.929 ; 3.708 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; s0        ; clock:clock|faEnable ; 2.850 ; 3.562 ; Rise       ; clock:clock|faEnable                            ;
; s1        ; clock:clock|faEnable ; 3.106 ; 3.715 ; Rise       ; clock:clock|faEnable                            ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+
; A         ; MHz50Clk             ; -2.006 ; -2.605 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; B         ; MHz50Clk             ; -1.956 ; -2.577 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; s0        ; clock:clock|faEnable ; -2.550 ; -3.174 ; Rise       ; clock:clock|faEnable                            ;
; s1        ; clock:clock|faEnable ; -2.373 ; -3.096 ; Rise       ; clock:clock|faEnable                            ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; dIn         ; MHz50Clk   ; 2.260 ; 2.351 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ; 1.325 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncDAC     ; MHz50Clk   ; 2.534 ; 2.672 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncNCO     ; MHz50Clk   ; 2.536 ; 2.681 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ;       ; 1.346 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; dIn         ; MHz50Clk   ; 1.992 ; 2.080 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ; 1.101 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncDAC     ; MHz50Clk   ; 2.256 ; 2.388 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncNCO     ; MHz50Clk   ; 2.258 ; 2.396 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ;       ; 1.120 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+--------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -3.638   ; -0.881 ; N/A      ; N/A     ; -1.000              ;
;  MHz50Clk                                        ; -2.994   ; 0.652  ; N/A      ; N/A     ; 9.420               ;
;  PLL|altpll_component|auto_generated|pll1|clk[0] ; -2.167   ; -0.301 ; N/A      ; N/A     ; 119.687             ;
;  clock:clock|faEnable                            ; -3.638   ; -0.881 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                  ; -140.515 ; -6.392 ; 0.0      ; 0.0     ; -24.0               ;
;  MHz50Clk                                        ; -35.928  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL|altpll_component|auto_generated|pll1|clk[0] ; -30.274  ; -0.301 ; N/A      ; N/A     ; 0.000               ;
;  clock:clock|faEnable                            ; -74.313  ; -6.199 ; N/A      ; N/A     ; -24.000             ;
+--------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+
; A         ; MHz50Clk             ; 5.756 ; 6.181 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; B         ; MHz50Clk             ; 5.068 ; 5.744 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; s0        ; clock:clock|faEnable ; 5.131 ; 5.613 ; Rise       ; clock:clock|faEnable                            ;
; s1        ; clock:clock|faEnable ; 5.524 ; 5.989 ; Rise       ; clock:clock|faEnable                            ;
+-----------+----------------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+
; A         ; MHz50Clk             ; -2.006 ; -2.605 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; B         ; MHz50Clk             ; -1.956 ; -2.577 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; s0        ; clock:clock|faEnable ; -2.550 ; -3.174 ; Rise       ; clock:clock|faEnable                            ;
; s1        ; clock:clock|faEnable ; -2.373 ; -3.096 ; Rise       ; clock:clock|faEnable                            ;
+-----------+----------------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; dIn         ; MHz50Clk   ; 3.795 ; 3.830 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ; 2.263 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncDAC     ; MHz50Clk   ; 4.337 ; 4.352 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncNCO     ; MHz50Clk   ; 4.329 ; 4.373 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ;       ; 2.190 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+
; dIn         ; MHz50Clk   ; 1.992 ; 2.080 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ; 1.101 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncDAC     ; MHz50Clk   ; 2.256 ; 2.388 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; syncNCO     ; MHz50Clk   ; 2.258 ; 2.396 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; serialClock ; MHz50Clk   ;       ; 1.120 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ldac          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dIn           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serialClock   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syncDAC       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; syncNCO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; MHz50Clk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; B                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; A                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ldac          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; dIn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; serialClock   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; syncDAC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; syncNCO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ldac          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; dIn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; serialClock   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syncDAC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; syncNCO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clock:clock|faEnable                            ; clock:clock|faEnable                            ; 3244     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable                            ; 1204     ; 0        ; 0        ; 0        ;
; clock:clock|faEnable                            ; MHz50Clk                                        ; 96       ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk                                        ; 1212     ; 0        ; 0        ; 0        ;
; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 1        ; 0        ; 0        ;
; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 27566    ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clock:clock|faEnable                            ; clock:clock|faEnable                            ; 3244     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; clock:clock|faEnable                            ; 1204     ; 0        ; 0        ; 0        ;
; clock:clock|faEnable                            ; MHz50Clk                                        ; 96       ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; MHz50Clk                                        ; 1212     ; 0        ; 0        ; 0        ;
; clock:clock|faEnable                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 1        ; 0        ; 0        ;
; MHz50Clk                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 27566    ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Nov 10 15:14:41 2014
Info: Command: quartus_sta Lab3 -c Lab3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name MHz50Clk MHz50Clk
    Info (332110): create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[0]} {PLL|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock:clock|faEnable clock:clock|faEnable
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.638             -74.313 clock:clock|faEnable 
    Info (332119):    -2.994             -35.928 MHz50Clk 
    Info (332119):    -2.167             -30.274 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.881
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.881              -6.199 clock:clock|faEnable 
    Info (332119):    -0.193              -0.193 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.194               0.000 MHz50Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -24.000 clock:clock|faEnable 
    Info (332119):     9.502               0.000 MHz50Clk 
    Info (332119):   119.687               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.192             -64.982 clock:clock|faEnable 
    Info (332119):    -2.488             -29.856 MHz50Clk 
    Info (332119):    -1.724             -23.467 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.668              -4.007 clock:clock|faEnable 
    Info (332119):    -0.301              -0.301 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.050               0.000 MHz50Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -24.000 clock:clock|faEnable 
    Info (332119):     9.520               0.000 MHz50Clk 
    Info (332119):   119.716               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.644             -31.368 clock:clock|faEnable 
    Info (332119):    -1.223             -14.676 MHz50Clk 
    Info (332119):    -0.901             -11.654 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.649              -5.587 clock:clock|faEnable 
    Info (332119):    -0.141              -0.141 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.652               0.000 MHz50Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -24.000 clock:clock|faEnable 
    Info (332119):     9.420               0.000 MHz50Clk 
    Info (332119):   119.749               0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Mon Nov 10 15:14:48 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


