

================================================================
== Vivado HLS Report for 'rasterization2_odd'
================================================================
* Date:           Sun Dec 20 18:52:53 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rendering
* Solution:       rasterization2_m
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.392|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- RAST2   |    ?|      ?|        22|          1|          1|          ?|    yes   |
        |- Loop 2  |    0|  65536|         3|          1|          1| 0 ~ 65535 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 2
  Pipeline-0 : II = 1, D = 22, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
  Pipeline-1 : II = 1, D = 3, States = { 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	31  / (!tmp_8)
	5  / (tmp_8)
5 --> 
	27  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	5  / true
27 --> 
	28  / true
28 --> 
	31  / (exitcond)
	29  / (!exitcond)
29 --> 
	30  / true
30 --> 
	28  / true
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:502]   --->   Operation 32 'read' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%flag_V = trunc i32 %tmp_V_3 to i2" [../c_src/sdsoc/rendering.cpp:503]   --->   Operation 33 'trunc' 'flag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 8, i32 15)" [../c_src/sdsoc/rendering.cpp:504]   --->   Operation 34 'partselect' 'triangle_2d_same_x0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 16, i32 23)" [../c_src/sdsoc/rendering.cpp:505]   --->   Operation 35 'partselect' 'triangle_2d_same_y0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 24, i32 31)" [../c_src/sdsoc/rendering.cpp:506]   --->   Operation 36 'partselect' 'triangle_2d_same_x1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.95ns)   --->   "%tmp_8 = icmp eq i2 %flag_V, 0" [../c_src/sdsoc/rendering.cpp:528]   --->   Operation 37 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:508]   --->   Operation 38 'read' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_s = trunc i32 %tmp_V_4 to i8" [../c_src/sdsoc/rendering.cpp:509]   --->   Operation 39 'trunc' 'triangle_2d_same_y1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 8, i32 15)" [../c_src/sdsoc/rendering.cpp:510]   --->   Operation 40 'partselect' 'triangle_2d_same_x2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)" [../c_src/sdsoc/rendering.cpp:511]   --->   Operation 41 'partselect' 'triangle_2d_same_y2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%triangle_2d_same_z_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 24, i32 31)" [../c_src/sdsoc/rendering.cpp:512]   --->   Operation 42 'partselect' 'triangle_2d_same_z_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:514]   --->   Operation 43 'read' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %tmp_V_5 to i16" [../c_src/sdsoc/rendering.cpp:515]   --->   Operation 44 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_5, i32 16, i32 23)" [../c_src/sdsoc/rendering.cpp:516]   --->   Operation 45 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.36>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:486]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:487]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_2_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:488]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:519]   --->   Operation 49 'read' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %tmp_V_6 to i8" [../c_src/sdsoc/rendering.cpp:520]   --->   Operation 50 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_6, i32 16, i32 23)" [../c_src/sdsoc/rendering.cpp:522]   --->   Operation 51 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%rasterization2_m_in_2 = load i32* @rasterization2_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:524]   --->   Operation 52 'load' 'rasterization2_m_in_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.55ns)   --->   "%tmp_7 = add nsw i32 4, %rasterization2_m_in_2" [../c_src/sdsoc/rendering.cpp:524]   --->   Operation 53 'add' 'tmp_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %tmp_7, i32* @rasterization2_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:524]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%rasterization2_m_out_5 = load i32* @rasterization2_m_out_1, align 4" [../c_src/sdsoc/rendering.cpp:533]   --->   Operation 55 'load' 'rasterization2_m_out_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%rasterization2_m_out_6 = load i32* @rasterization2_m_out_3, align 4" [../c_src/sdsoc/rendering.cpp:534]   --->   Operation 56 'load' 'rasterization2_m_out_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %0" [../c_src/sdsoc/rendering.cpp:528]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 0)" [../c_src/sdsoc/rendering.cpp:530]   --->   Operation 58 'write' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_2_V_V, i32 0)" [../c_src/sdsoc/rendering.cpp:531]   --->   Operation 59 'write' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.55ns)   --->   "%tmp_2 = add nsw i32 %rasterization2_m_out_5, 1" [../c_src/sdsoc/rendering.cpp:533]   --->   Operation 60 'add' 'tmp_2' <Predicate = (!tmp_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.81ns)   --->   "store i32 %tmp_2, i32* @rasterization2_m_out_1, align 4" [../c_src/sdsoc/rendering.cpp:533]   --->   Operation 61 'store' <Predicate = (!tmp_8)> <Delay = 1.81>
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%tmp_3 = add nsw i32 %rasterization2_m_out_6, 1" [../c_src/sdsoc/rendering.cpp:534]   --->   Operation 62 'add' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.81ns)   --->   "store i32 %tmp_3, i32* @rasterization2_m_out_3, align 4" [../c_src/sdsoc/rendering.cpp:534]   --->   Operation 63 'store' <Predicate = (!tmp_8)> <Delay = 1.81>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit" [../c_src/sdsoc/rendering.cpp:536]   --->   Operation 64 'br' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%t_V_2 = alloca i16"   --->   Operation 65 'alloca' 't_V_2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i16"   --->   Operation 66 'alloca' 't_V_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%t_V = alloca i16"   --->   Operation 67 'alloca' 't_V' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i8 %p_Result_1 to i16" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 68 'zext' 'tmp_9_cast' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%rhs_V_12 = zext i8 %triangle_2d_same_x0_s to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 69 'zext' 'rhs_V_12' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%lhs_V_14 = zext i8 %triangle_2d_same_y1_s to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 70 'zext' 'lhs_V_14' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%rhs_V_13 = zext i8 %triangle_2d_same_y0_s to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 71 'zext' 'rhs_V_13' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.91ns)   --->   "%r_V_3 = sub i9 %lhs_V_14, %rhs_V_13" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 72 'sub' 'r_V_3' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i9 %r_V_3 to i18" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 73 'sext' 'rhs_V_2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_15 = zext i8 %triangle_2d_same_x1_s to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 74 'zext' 'lhs_V_15' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.91ns)   --->   "%r_V_6 = sub i9 %lhs_V_15, %rhs_V_12" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 75 'sub' 'r_V_6' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i9 %r_V_6 to i18" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 76 'sext' 'rhs_V_3' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%lhs_V_16 = zext i8 %triangle_2d_same_y2_s to i9" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 77 'zext' 'lhs_V_16' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.91ns)   --->   "%r_V_18 = sub i9 %lhs_V_16, %lhs_V_14" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 78 'sub' 'r_V_18' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i9 %r_V_18 to i18" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 79 'sext' 'rhs_V_7' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_V_17 = zext i8 %triangle_2d_same_x2_s to i9" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 80 'zext' 'lhs_V_17' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.91ns)   --->   "%r_V_10 = sub i9 %lhs_V_17, %lhs_V_15" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 81 'sub' 'r_V_10' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i9 %r_V_10 to i18" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 82 'sext' 'rhs_V_8' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.91ns)   --->   "%r_V_13 = sub i9 %rhs_V_13, %lhs_V_16" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 83 'sub' 'r_V_13' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i9 %r_V_13 to i18" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 84 'sext' 'rhs_V_4' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.91ns)   --->   "%r_V_17 = sub i9 %rhs_V_12, %lhs_V_17" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 85 'sub' 'r_V_17' <Predicate = (tmp_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%rhs_V = sext i9 %r_V_17 to i18" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 86 'sext' 'rhs_V' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.76ns)   --->   "store i16 0, i16* %t_V"   --->   Operation 87 'store' <Predicate = (tmp_8)> <Delay = 1.76>
ST_4 : Operation 88 [1/1] (1.76ns)   --->   "store i16 0, i16* %t_V_1"   --->   Operation 88 'store' <Predicate = (tmp_8)> <Delay = 1.76>
ST_4 : Operation 89 [1/1] (1.76ns)   --->   "store i16 0, i16* %t_V_2"   --->   Operation 89 'store' <Predicate = (tmp_8)> <Delay = 1.76>
ST_4 : Operation 90 [1/1] (1.76ns)   --->   "br label %.preheader" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 90 'br' <Predicate = (tmp_8)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.86>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%t_V_4 = phi i16 [ %k_V, %._crit_edge796 ], [ 0, %.preheader.preheader ]"   --->   Operation 91 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %t_V_4, %tmp_15" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 92 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (2.07ns)   --->   "%k_V = add i16 %t_V_4, 1" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 93 'add' 'k_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %1" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [20/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 95 'urem' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [20/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 96 'udiv' 'r_V_1' <Predicate = (!exitcond1)> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 97 [19/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 97 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [19/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 98 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.86>
ST_7 : Operation 99 [18/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 99 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [18/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 100 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.86>
ST_8 : Operation 101 [17/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 101 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [17/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 102 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.86>
ST_9 : Operation 103 [16/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 103 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [16/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 104 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.86>
ST_10 : Operation 105 [15/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 105 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [15/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 106 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.86>
ST_11 : Operation 107 [14/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 107 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [14/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 108 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 109 [13/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 109 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [13/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 110 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.86>
ST_13 : Operation 111 [12/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 111 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [12/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 112 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.86>
ST_14 : Operation 113 [11/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 113 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [11/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 114 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.86>
ST_15 : Operation 115 [10/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 115 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [10/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 116 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.86>
ST_16 : Operation 117 [9/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 117 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [9/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 118 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.86>
ST_17 : Operation 119 [8/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 119 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [8/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 120 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.86>
ST_18 : Operation 121 [7/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 121 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [7/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 122 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.86>
ST_19 : Operation 123 [6/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 123 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [6/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 124 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.86>
ST_20 : Operation 125 [5/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 125 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [5/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 126 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.86>
ST_21 : Operation 127 [4/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 127 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [4/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 128 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.86>
ST_22 : Operation 129 [3/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 129 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 130 [3/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 130 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.86>
ST_23 : Operation 131 [2/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 131 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 132 [2/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 132 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.78>
ST_24 : Operation 133 [1/20] (3.86ns)   --->   "%tmp_1 = urem i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 133 'urem' 'tmp_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 134 [1/1] (0.00ns)   --->   "%r_V = trunc i16 %tmp_1 to i8" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 134 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 135 [1/1] (1.91ns)   --->   "%x_V = add i8 %r_V, %p_Result_9" [../c_src/sdsoc/rendering.cpp:544]   --->   Operation 135 'add' 'x_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [1/20] (3.86ns)   --->   "%r_V_1 = udiv i16 %t_V_4, %tmp_9_cast" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 136 'udiv' 'r_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i16 %r_V_1 to i8" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 137 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (1.91ns)   --->   "%y_V = add i8 %tmp_18, %tmp_16" [../c_src/sdsoc/rendering.cpp:545]   --->   Operation 138 'add' 'y_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.38>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i8 %y_V to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 139 'zext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_5 = sub i9 %lhs_V_3, %rhs_V_13" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 140 'sub' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i9 %r_V_5 to i18" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 141 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (6.38ns)   --->   "%r_V_7 = mul i18 %rhs_V_3, %lhs_V_5" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 142 'mul' 'r_V_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%r_V_12 = sub i9 %lhs_V_3, %lhs_V_14" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 143 'sub' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i9 %r_V_12 to i18" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 144 'sext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (6.38ns)   --->   "%r_V_14 = mul i18 %rhs_V_8, %lhs_V_9" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 145 'mul' 'r_V_14' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_20 = sub i9 %lhs_V_3, %lhs_V_16" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 146 'sub' 'r_V_20' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i9 %r_V_20 to i18" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 147 'sext' 'lhs_V_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (6.38ns)   --->   "%r_V_21 = mul i18 %rhs_V, %lhs_V_13" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 148 'mul' 'r_V_21' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.39>
ST_26 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [../c_src/sdsoc/rendering.cpp:542]   --->   Operation 149 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)" [../c_src/sdsoc/rendering.cpp:542]   --->   Operation 150 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:543]   --->   Operation 151 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %x_V to i9" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 152 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%r_V_2 = sub i9 %lhs_V, %rhs_V_12" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 153 'sub' 'r_V_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i9 %r_V_2 to i18" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 154 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (3.36ns)   --->   "%r_V_4 = mul i18 %rhs_V_2, %lhs_V_2" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 155 'mul' 'r_V_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 156 [1/1] (3.02ns)   --->   "%r_V_8 = sub i18 %r_V_4, %r_V_7" [../c_src/sdsoc/rendering.cpp:80->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 156 'sub' 'r_V_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%r_V_9 = sub i9 %lhs_V, %lhs_V_15" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 157 'sub' 'r_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i9 %r_V_9 to i18" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 158 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (3.36ns)   --->   "%r_V_11 = mul i18 %rhs_V_7, %lhs_V_8" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 159 'mul' 'r_V_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 160 [1/1] (3.02ns)   --->   "%r_V_15 = sub i18 %r_V_11, %r_V_14" [../c_src/sdsoc/rendering.cpp:81->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 160 'sub' 'r_V_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_16 = sub i9 %lhs_V, %lhs_V_17" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 161 'sub' 'r_V_16' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i9 %r_V_16 to i18" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 162 'sext' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (3.36ns)   --->   "%r_V_19 = mul i18 %lhs_V_11, %rhs_V_4" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 163 'mul' 'r_V_19' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 164 [1/1] (3.02ns)   --->   "%r_V_22 = sub i18 %r_V_19, %r_V_21" [../c_src/sdsoc/rendering.cpp:82->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 164 'sub' 'r_V_22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_i)   --->   "%tmp1 = or i18 %r_V_8, %r_V_15" [../c_src/sdsoc/rendering.cpp:84->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 165 'or' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_i = or i18 %tmp1, %r_V_22" [../c_src/sdsoc/rendering.cpp:84->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 166 'or' 'tmp_i' <Predicate = true> <Delay = 1.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_i, i32 17)" [../c_src/sdsoc/rendering.cpp:84->../c_src/sdsoc/rendering.cpp:547]   --->   Operation 167 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %._crit_edge796, label %2" [../c_src/sdsoc/rendering.cpp:547]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%t_V_2_load = load i16* %t_V_2" [../c_src/sdsoc/rendering.cpp:555]   --->   Operation 169 'load' 't_V_2_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%t_V_1_load = load i16* %t_V_1" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 170 'load' 't_V_1_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%t_V_load = load i16* %t_V" [../c_src/sdsoc/rendering.cpp:553]   --->   Operation 171 'load' 't_V_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_9 = zext i16 %t_V_load to i64" [../c_src/sdsoc/rendering.cpp:549]   --->   Operation 172 'zext' 'tmp_9' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%fragment_x_V_1_addr = getelementptr [500 x i8]* @fragment_x_V_1, i64 0, i64 %tmp_9" [../c_src/sdsoc/rendering.cpp:549]   --->   Operation 173 'getelementptr' 'fragment_x_V_1_addr' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (3.25ns)   --->   "store i8 %x_V, i8* %fragment_x_V_1_addr, align 4" [../c_src/sdsoc/rendering.cpp:549]   --->   Operation 174 'store' <Predicate = (!tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%fragment_y_V_addr = getelementptr [500 x i8]* @fragment_y_V, i64 0, i64 %tmp_9" [../c_src/sdsoc/rendering.cpp:550]   --->   Operation 175 'getelementptr' 'fragment_y_V_addr' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %y_V, i8* %fragment_y_V_addr, align 1" [../c_src/sdsoc/rendering.cpp:550]   --->   Operation 176 'store' <Predicate = (!tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%fragment_z_V_addr = getelementptr [500 x i8]* @fragment_z_V, i64 0, i64 %tmp_9" [../c_src/sdsoc/rendering.cpp:551]   --->   Operation 177 'getelementptr' 'fragment_z_V_addr' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (3.25ns)   --->   "store i8 %triangle_2d_same_z_V, i8* %fragment_z_V_addr, align 2" [../c_src/sdsoc/rendering.cpp:551]   --->   Operation 178 'store' <Predicate = (!tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%fragment_color_V_add = getelementptr [500 x i8]* @fragment_color_V, i64 0, i64 %tmp_9" [../c_src/sdsoc/rendering.cpp:552]   --->   Operation 179 'getelementptr' 'fragment_color_V_add' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (3.25ns)   --->   "store i8 100, i8* %fragment_color_V_add, align 1" [../c_src/sdsoc/rendering.cpp:552]   --->   Operation 180 'store' <Predicate = (!tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_26 : Operation 181 [1/1] (2.07ns)   --->   "%i_V = add i16 %t_V_load, 1" [../c_src/sdsoc/rendering.cpp:553]   --->   Operation 181 'add' 'i_V' <Predicate = (!tmp_19)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %y_V, i32 7)" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 182 'bitselect' 'tmp_20' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (2.07ns)   --->   "%i_top_V = add i16 %t_V_1_load, 1" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 183 'add' 'i_top_V' <Predicate = (!tmp_19)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/1] (2.07ns)   --->   "%i_bot_V = add i16 %t_V_2_load, 1" [../c_src/sdsoc/rendering.cpp:555]   --->   Operation 184 'add' 'i_bot_V' <Predicate = (!tmp_19)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 185 [1/1] (0.80ns)   --->   "%i_top_V_1 = select i1 %tmp_20, i16 %i_top_V, i16 %t_V_1_load" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 185 'select' 'i_top_V_1' <Predicate = (!tmp_19)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (0.80ns)   --->   "%t_V_3 = select i1 %tmp_20, i16 %t_V_2_load, i16 %i_bot_V" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 186 'select' 't_V_3' <Predicate = (!tmp_19)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 187 [1/1] (1.76ns)   --->   "store i16 %i_V, i16* %t_V" [../c_src/sdsoc/rendering.cpp:553]   --->   Operation 187 'store' <Predicate = (!tmp_19)> <Delay = 1.76>
ST_26 : Operation 188 [1/1] (1.76ns)   --->   "store i16 %i_top_V_1, i16* %t_V_1" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 188 'store' <Predicate = (!tmp_19)> <Delay = 1.76>
ST_26 : Operation 189 [1/1] (1.76ns)   --->   "store i16 %t_V_3, i16* %t_V_2" [../c_src/sdsoc/rendering.cpp:554]   --->   Operation 189 'store' <Predicate = (!tmp_19)> <Delay = 1.76>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "br label %._crit_edge796" [../c_src/sdsoc/rendering.cpp:556]   --->   Operation 190 'br' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp)" [../c_src/sdsoc/rendering.cpp:557]   --->   Operation 191 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader" [../c_src/sdsoc/rendering.cpp:541]   --->   Operation 192 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 27 <SV = 5> <Delay = 4.36>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%rasterization2_m_out_10 = alloca i32"   --->   Operation 193 'alloca' 'rasterization2_m_out_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%rasterization2_m_out_9 = alloca i32"   --->   Operation 194 'alloca' 'rasterization2_m_out_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%t_V_2_load_1 = load i16* %t_V_2" [../c_src/sdsoc/rendering.cpp:560]   --->   Operation 195 'load' 't_V_2_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%t_V_1_load_1 = load i16* %t_V_1" [../c_src/sdsoc/rendering.cpp:559]   --->   Operation 196 'load' 't_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_V = zext i16 %t_V_1_load_1 to i32" [../c_src/sdsoc/rendering.cpp:559]   --->   Operation 197 'zext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V)" [../c_src/sdsoc/rendering.cpp:559]   --->   Operation 198 'write' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i16 %t_V_2_load_1 to i32" [../c_src/sdsoc/rendering.cpp:560]   --->   Operation 199 'zext' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_2_V_V, i32 %tmp_V_1)" [../c_src/sdsoc/rendering.cpp:560]   --->   Operation 200 'write' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (2.55ns)   --->   "%tmp_4 = add nsw i32 %rasterization2_m_out_5, 1" [../c_src/sdsoc/rendering.cpp:562]   --->   Operation 201 'add' 'tmp_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [1/1] (1.81ns)   --->   "store i32 %tmp_4, i32* @rasterization2_m_out_1, align 4" [../c_src/sdsoc/rendering.cpp:562]   --->   Operation 202 'store' <Predicate = true> <Delay = 1.81>
ST_27 : Operation 203 [1/1] (2.55ns)   --->   "%tmp_5 = add nsw i32 %rasterization2_m_out_6, 1" [../c_src/sdsoc/rendering.cpp:563]   --->   Operation 203 'add' 'tmp_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 204 [1/1] (1.81ns)   --->   "store i32 %tmp_5, i32* @rasterization2_m_out_3, align 4" [../c_src/sdsoc/rendering.cpp:563]   --->   Operation 204 'store' <Predicate = true> <Delay = 1.81>
ST_27 : Operation 205 [1/1] (1.76ns)   --->   "store i32 %tmp_4, i32* %rasterization2_m_out_9" [../c_src/sdsoc/rendering.cpp:562]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.76>
ST_27 : Operation 206 [1/1] (1.76ns)   --->   "store i32 %tmp_5, i32* %rasterization2_m_out_10" [../c_src/sdsoc/rendering.cpp:563]   --->   Operation 206 'store' <Predicate = true> <Delay = 1.76>
ST_27 : Operation 207 [1/1] (1.76ns)   --->   "br label %4" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 207 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 6> <Delay = 3.44>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%j = phi i16 [ 0, %3 ], [ %j_1, %8 ]"   --->   Operation 208 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%t_V_load_1 = load i16* %t_V" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 209 'load' 't_V_load_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %j, %t_V_load_1" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 210 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 211 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (2.07ns)   --->   "%j_1 = add i16 %j, 1" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 212 'add' 'j_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %5" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_6 = zext i16 %j to i64" [../c_src/sdsoc/rendering.cpp:567]   --->   Operation 214 'zext' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%fragment_x_V_1_addr_1 = getelementptr [500 x i8]* @fragment_x_V_1, i64 0, i64 %tmp_6" [../c_src/sdsoc/rendering.cpp:567]   --->   Operation 215 'getelementptr' 'fragment_x_V_1_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 216 [2/2] (3.25ns)   --->   "%fragment_x_V_1_load = load i8* %fragment_x_V_1_addr_1, align 4" [../c_src/sdsoc/rendering.cpp:567]   --->   Operation 216 'load' 'fragment_x_V_1_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%fragment_y_V_addr_1 = getelementptr [500 x i8]* @fragment_y_V, i64 0, i64 %tmp_6" [../c_src/sdsoc/rendering.cpp:568]   --->   Operation 217 'getelementptr' 'fragment_y_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 218 [2/2] (3.25ns)   --->   "%fragment_y_V_load = load i8* %fragment_y_V_addr_1, align 1" [../c_src/sdsoc/rendering.cpp:568]   --->   Operation 218 'load' 'fragment_y_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%fragment_z_V_addr_1 = getelementptr [500 x i8]* @fragment_z_V, i64 0, i64 %tmp_6" [../c_src/sdsoc/rendering.cpp:570]   --->   Operation 219 'getelementptr' 'fragment_z_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 220 [2/2] (3.25ns)   --->   "%fragment_z_V_load = load i8* %fragment_z_V_addr_1, align 2" [../c_src/sdsoc/rendering.cpp:570]   --->   Operation 220 'load' 'fragment_z_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%fragment_color_V_add_1 = getelementptr [500 x i8]* @fragment_color_V, i64 0, i64 %tmp_6" [../c_src/sdsoc/rendering.cpp:571]   --->   Operation 221 'getelementptr' 'fragment_color_V_add_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_28 : Operation 222 [2/2] (3.25ns)   --->   "%fragment_color_V_loa = load i8* %fragment_color_V_add_1, align 1" [../c_src/sdsoc/rendering.cpp:571]   --->   Operation 222 'load' 'fragment_color_V_loa' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>

State 29 <SV = 7> <Delay = 3.25>
ST_29 : Operation 223 [1/2] (3.25ns)   --->   "%fragment_x_V_1_load = load i8* %fragment_x_V_1_addr_1, align 4" [../c_src/sdsoc/rendering.cpp:567]   --->   Operation 223 'load' 'fragment_x_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_29 : Operation 224 [1/2] (3.25ns)   --->   "%fragment_y_V_load = load i8* %fragment_y_V_addr_1, align 1" [../c_src/sdsoc/rendering.cpp:568]   --->   Operation 224 'load' 'fragment_y_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_29 : Operation 225 [1/2] (3.25ns)   --->   "%fragment_z_V_load = load i8* %fragment_z_V_addr_1, align 2" [../c_src/sdsoc/rendering.cpp:570]   --->   Operation 225 'load' 'fragment_z_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_29 : Operation 226 [1/2] (3.25ns)   --->   "%fragment_color_V_loa = load i8* %fragment_color_V_add_1, align 1" [../c_src/sdsoc/rendering.cpp:571]   --->   Operation 226 'load' 'fragment_color_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_29 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %fragment_y_V_load, i32 7)" [../c_src/sdsoc/rendering.cpp:572]   --->   Operation 227 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %6, label %7" [../c_src/sdsoc/rendering.cpp:572]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 8> <Delay = 4.36>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 229 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:566]   --->   Operation 230 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %fragment_color_V_loa, i8 %fragment_z_V_load, i8 %fragment_y_V_load, i8 %fragment_x_V_1_load)" [../c_src/sdsoc/rendering.cpp:571]   --->   Operation 231 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%rasterization2_m_out_8 = load i32* %rasterization2_m_out_10" [../c_src/sdsoc/rendering.cpp:582]   --->   Operation 232 'load' 'rasterization2_m_out_8' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_2_V_V, i32 %p_Result_s)" [../c_src/sdsoc/rendering.cpp:580]   --->   Operation 233 'write' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (2.55ns)   --->   "%tmp_11 = add nsw i32 %rasterization2_m_out_8, 1" [../c_src/sdsoc/rendering.cpp:582]   --->   Operation 234 'add' 'tmp_11' <Predicate = (!tmp_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 235 [1/1] (1.81ns)   --->   "store i32 %tmp_11, i32* @rasterization2_m_out_3, align 4" [../c_src/sdsoc/rendering.cpp:582]   --->   Operation 235 'store' <Predicate = (!tmp_21)> <Delay = 1.81>
ST_30 : Operation 236 [1/1] (1.76ns)   --->   "store i32 %tmp_11, i32* %rasterization2_m_out_10" [../c_src/sdsoc/rendering.cpp:582]   --->   Operation 236 'store' <Predicate = (!tmp_21)> <Delay = 1.76>
ST_30 : Operation 237 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 237 'br' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_30 : Operation 238 [1/1] (0.00ns)   --->   "%rasterization2_m_out_7 = load i32* %rasterization2_m_out_9" [../c_src/sdsoc/rendering.cpp:575]   --->   Operation 238 'load' 'rasterization2_m_out_7' <Predicate = (tmp_21)> <Delay = 0.00>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_s)" [../c_src/sdsoc/rendering.cpp:573]   --->   Operation 239 'write' <Predicate = (tmp_21)> <Delay = 0.00>
ST_30 : Operation 240 [1/1] (2.55ns)   --->   "%tmp_10 = add nsw i32 %rasterization2_m_out_7, 1" [../c_src/sdsoc/rendering.cpp:575]   --->   Operation 240 'add' 'tmp_10' <Predicate = (tmp_21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 241 [1/1] (1.81ns)   --->   "store i32 %tmp_10, i32* @rasterization2_m_out_1, align 4" [../c_src/sdsoc/rendering.cpp:575]   --->   Operation 241 'store' <Predicate = (tmp_21)> <Delay = 1.81>
ST_30 : Operation 242 [1/1] (1.76ns)   --->   "store i32 %tmp_10, i32* %rasterization2_m_out_9" [../c_src/sdsoc/rendering.cpp:575]   --->   Operation 242 'store' <Predicate = (tmp_21)> <Delay = 1.76>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "br label %8" [../c_src/sdsoc/rendering.cpp:577]   --->   Operation 243 'br' <Predicate = (tmp_21)> <Delay = 0.00>
ST_30 : Operation 244 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_s)" [../c_src/sdsoc/rendering.cpp:585]   --->   Operation 244 'specregionend' 'empty_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "br label %4" [../c_src/sdsoc/rendering.cpp:565]   --->   Operation 245 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 31 <SV = 7> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 246 'br' <Predicate = (tmp_8)> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "ret void" [../c_src/sdsoc/rendering.cpp:588]   --->   Operation 247 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_2_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ rasterization2_m_in_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rasterization2_m_out_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rasterization2_m_out_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ fragment_x_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_y_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_z_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_color_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V_3                 (read             ) [ 00000000000000000000000000000000]
flag_V                  (trunc            ) [ 00000000000000000000000000000000]
triangle_2d_same_x0_s   (partselect       ) [ 00111000000000000000000000000000]
triangle_2d_same_y0_s   (partselect       ) [ 00111000000000000000000000000000]
triangle_2d_same_x1_s   (partselect       ) [ 00111000000000000000000000000000]
tmp_8                   (icmp             ) [ 00111111111111111111111111111111]
tmp_V_4                 (read             ) [ 00000000000000000000000000000000]
triangle_2d_same_y1_s   (trunc            ) [ 00011000000000000000000000000000]
triangle_2d_same_x2_s   (partselect       ) [ 00011000000000000000000000000000]
triangle_2d_same_y2_s   (partselect       ) [ 00011000000000000000000000000000]
triangle_2d_same_z_V    (partselect       ) [ 00011111111111111111111111100000]
tmp_V_5                 (read             ) [ 00000000000000000000000000000000]
tmp_15                  (trunc            ) [ 00001111111111111111111111100000]
p_Result_9              (partselect       ) [ 00001111111111111111111111100000]
StgValue_46             (specinterface    ) [ 00000000000000000000000000000000]
StgValue_47             (specinterface    ) [ 00000000000000000000000000000000]
StgValue_48             (specinterface    ) [ 00000000000000000000000000000000]
tmp_V_6                 (read             ) [ 00000000000000000000000000000000]
tmp_16                  (trunc            ) [ 00000111111111111111111111100000]
p_Result_1              (partselect       ) [ 00000000000000000000000000000000]
rasterization2_m_in_2   (load             ) [ 00000000000000000000000000000000]
tmp_7                   (add              ) [ 00000000000000000000000000000000]
StgValue_54             (store            ) [ 00000000000000000000000000000000]
rasterization2_m_out_5  (load             ) [ 00000111111111111111111111110000]
rasterization2_m_out_6  (load             ) [ 00000111111111111111111111110000]
StgValue_57             (br               ) [ 00000000000000000000000000000000]
StgValue_58             (write            ) [ 00000000000000000000000000000000]
StgValue_59             (write            ) [ 00000000000000000000000000000000]
tmp_2                   (add              ) [ 00000000000000000000000000000000]
StgValue_61             (store            ) [ 00000000000000000000000000000000]
tmp_3                   (add              ) [ 00000000000000000000000000000000]
StgValue_63             (store            ) [ 00000000000000000000000000000000]
StgValue_64             (br               ) [ 00000000000000000000000000000000]
t_V_2                   (alloca           ) [ 00001111111111111111111111110000]
t_V_1                   (alloca           ) [ 00001111111111111111111111110000]
t_V                     (alloca           ) [ 00001111111111111111111111111110]
tmp_9_cast              (zext             ) [ 00000111111111111111111111100000]
rhs_V_12                (zext             ) [ 00000111111111111111111111100000]
lhs_V_14                (zext             ) [ 00000111111111111111111111100000]
rhs_V_13                (zext             ) [ 00000111111111111111111111100000]
r_V_3                   (sub              ) [ 00000000000000000000000000000000]
rhs_V_2                 (sext             ) [ 00000111111111111111111111100000]
lhs_V_15                (zext             ) [ 00000111111111111111111111100000]
r_V_6                   (sub              ) [ 00000000000000000000000000000000]
rhs_V_3                 (sext             ) [ 00000111111111111111111111100000]
lhs_V_16                (zext             ) [ 00000111111111111111111111100000]
r_V_18                  (sub              ) [ 00000000000000000000000000000000]
rhs_V_7                 (sext             ) [ 00000111111111111111111111100000]
lhs_V_17                (zext             ) [ 00000111111111111111111111100000]
r_V_10                  (sub              ) [ 00000000000000000000000000000000]
rhs_V_8                 (sext             ) [ 00000111111111111111111111100000]
r_V_13                  (sub              ) [ 00000000000000000000000000000000]
rhs_V_4                 (sext             ) [ 00000111111111111111111111100000]
r_V_17                  (sub              ) [ 00000000000000000000000000000000]
rhs_V                   (sext             ) [ 00000111111111111111111111100000]
StgValue_87             (store            ) [ 00000000000000000000000000000000]
StgValue_88             (store            ) [ 00000000000000000000000000000000]
StgValue_89             (store            ) [ 00000000000000000000000000000000]
StgValue_90             (br               ) [ 00001111111111111111111111100000]
t_V_4                   (phi              ) [ 00000111111111111111111110000000]
exitcond1               (icmp             ) [ 00000111111111111111111111100000]
k_V                     (add              ) [ 00001111111111111111111111100000]
StgValue_94             (br               ) [ 00000000000000000000000000000000]
tmp_1                   (urem             ) [ 00000000000000000000000000000000]
r_V                     (trunc            ) [ 00000000000000000000000000000000]
x_V                     (add              ) [ 00000100000000000000000001100000]
r_V_1                   (udiv             ) [ 00000000000000000000000000000000]
tmp_18                  (trunc            ) [ 00000000000000000000000000000000]
y_V                     (add              ) [ 00000100000000000000000001100000]
lhs_V_3                 (zext             ) [ 00000000000000000000000000000000]
r_V_5                   (sub              ) [ 00000000000000000000000000000000]
lhs_V_5                 (sext             ) [ 00000000000000000000000000000000]
r_V_7                   (mul              ) [ 00000100000000000000000000100000]
r_V_12                  (sub              ) [ 00000000000000000000000000000000]
lhs_V_9                 (sext             ) [ 00000000000000000000000000000000]
r_V_14                  (mul              ) [ 00000100000000000000000000100000]
r_V_20                  (sub              ) [ 00000000000000000000000000000000]
lhs_V_13                (sext             ) [ 00000000000000000000000000000000]
r_V_21                  (mul              ) [ 00000100000000000000000000100000]
StgValue_149            (specloopname     ) [ 00000000000000000000000000000000]
tmp                     (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_151            (specpipeline     ) [ 00000000000000000000000000000000]
lhs_V                   (zext             ) [ 00000000000000000000000000000000]
r_V_2                   (sub              ) [ 00000000000000000000000000000000]
lhs_V_2                 (sext             ) [ 00000000000000000000000000000000]
r_V_4                   (mul              ) [ 00000000000000000000000000000000]
r_V_8                   (sub              ) [ 00000000000000000000000000000000]
r_V_9                   (sub              ) [ 00000000000000000000000000000000]
lhs_V_8                 (sext             ) [ 00000000000000000000000000000000]
r_V_11                  (mul              ) [ 00000000000000000000000000000000]
r_V_15                  (sub              ) [ 00000000000000000000000000000000]
r_V_16                  (sub              ) [ 00000000000000000000000000000000]
lhs_V_11                (sext             ) [ 00000000000000000000000000000000]
r_V_19                  (mul              ) [ 00000000000000000000000000000000]
r_V_22                  (sub              ) [ 00000000000000000000000000000000]
tmp1                    (or               ) [ 00000000000000000000000000000000]
tmp_i                   (or               ) [ 00000000000000000000000000000000]
tmp_19                  (bitselect        ) [ 00000111111111111111111111100000]
StgValue_168            (br               ) [ 00000000000000000000000000000000]
t_V_2_load              (load             ) [ 00000000000000000000000000000000]
t_V_1_load              (load             ) [ 00000000000000000000000000000000]
t_V_load                (load             ) [ 00000000000000000000000000000000]
tmp_9                   (zext             ) [ 00000000000000000000000000000000]
fragment_x_V_1_addr     (getelementptr    ) [ 00000000000000000000000000000000]
StgValue_174            (store            ) [ 00000000000000000000000000000000]
fragment_y_V_addr       (getelementptr    ) [ 00000000000000000000000000000000]
StgValue_176            (store            ) [ 00000000000000000000000000000000]
fragment_z_V_addr       (getelementptr    ) [ 00000000000000000000000000000000]
StgValue_178            (store            ) [ 00000000000000000000000000000000]
fragment_color_V_add    (getelementptr    ) [ 00000000000000000000000000000000]
StgValue_180            (store            ) [ 00000000000000000000000000000000]
i_V                     (add              ) [ 00000000000000000000000000000000]
tmp_20                  (bitselect        ) [ 00000000000000000000000000000000]
i_top_V                 (add              ) [ 00000000000000000000000000000000]
i_bot_V                 (add              ) [ 00000000000000000000000000000000]
i_top_V_1               (select           ) [ 00000000000000000000000000000000]
t_V_3                   (select           ) [ 00000000000000000000000000000000]
StgValue_187            (store            ) [ 00000000000000000000000000000000]
StgValue_188            (store            ) [ 00000000000000000000000000000000]
StgValue_189            (store            ) [ 00000000000000000000000000000000]
StgValue_190            (br               ) [ 00000000000000000000000000000000]
empty                   (specregionend    ) [ 00000000000000000000000000000000]
StgValue_192            (br               ) [ 00001111111111111111111111100000]
rasterization2_m_out_10 (alloca           ) [ 00000000000000000000000000011110]
rasterization2_m_out_9  (alloca           ) [ 00000000000000000000000000011110]
t_V_2_load_1            (load             ) [ 00000000000000000000000000000000]
t_V_1_load_1            (load             ) [ 00000000000000000000000000000000]
tmp_V                   (zext             ) [ 00000000000000000000000000000000]
StgValue_198            (write            ) [ 00000000000000000000000000000000]
tmp_V_1                 (zext             ) [ 00000000000000000000000000000000]
StgValue_200            (write            ) [ 00000000000000000000000000000000]
tmp_4                   (add              ) [ 00000000000000000000000000000000]
StgValue_202            (store            ) [ 00000000000000000000000000000000]
tmp_5                   (add              ) [ 00000000000000000000000000000000]
StgValue_204            (store            ) [ 00000000000000000000000000000000]
StgValue_205            (store            ) [ 00000000000000000000000000000000]
StgValue_206            (store            ) [ 00000000000000000000000000000000]
StgValue_207            (br               ) [ 00000000000000000000000000011110]
j                       (phi              ) [ 00000000000000000000000000001000]
t_V_load_1              (load             ) [ 00000000000000000000000000000000]
exitcond                (icmp             ) [ 00000000000000000000000000001110]
empty_5                 (speclooptripcount) [ 00000000000000000000000000000000]
j_1                     (add              ) [ 00000000000000000000000000011110]
StgValue_213            (br               ) [ 00000000000000000000000000000000]
tmp_6                   (zext             ) [ 00000000000000000000000000000000]
fragment_x_V_1_addr_1   (getelementptr    ) [ 00000000000000000000000000001100]
fragment_y_V_addr_1     (getelementptr    ) [ 00000000000000000000000000001100]
fragment_z_V_addr_1     (getelementptr    ) [ 00000000000000000000000000001100]
fragment_color_V_add_1  (getelementptr    ) [ 00000000000000000000000000001100]
fragment_x_V_1_load     (load             ) [ 00000000000000000000000000001010]
fragment_y_V_load       (load             ) [ 00000000000000000000000000001010]
fragment_z_V_load       (load             ) [ 00000000000000000000000000001010]
fragment_color_V_loa    (load             ) [ 00000000000000000000000000001010]
tmp_21                  (bitselect        ) [ 00000000000000000000000000001010]
StgValue_228            (br               ) [ 00000000000000000000000000000000]
tmp_s                   (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_230            (specpipeline     ) [ 00000000000000000000000000000000]
p_Result_s              (bitconcatenate   ) [ 00000000000000000000000000000000]
rasterization2_m_out_8  (load             ) [ 00000000000000000000000000000000]
StgValue_233            (write            ) [ 00000000000000000000000000000000]
tmp_11                  (add              ) [ 00000000000000000000000000000000]
StgValue_235            (store            ) [ 00000000000000000000000000000000]
StgValue_236            (store            ) [ 00000000000000000000000000000000]
StgValue_237            (br               ) [ 00000000000000000000000000000000]
rasterization2_m_out_7  (load             ) [ 00000000000000000000000000000000]
StgValue_239            (write            ) [ 00000000000000000000000000000000]
tmp_10                  (add              ) [ 00000000000000000000000000000000]
StgValue_241            (store            ) [ 00000000000000000000000000000000]
StgValue_242            (store            ) [ 00000000000000000000000000000000]
StgValue_243            (br               ) [ 00000000000000000000000000000000]
empty_6                 (specregionend    ) [ 00000000000000000000000000000000]
StgValue_245            (br               ) [ 00000000000000000000000000011110]
StgValue_246            (br               ) [ 00000000000000000000000000000000]
StgValue_247            (ret              ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Output_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Output_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rasterization2_m_in_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_in_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rasterization2_m_out_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_out_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rasterization2_m_out_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_out_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fragment_x_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_x_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fragment_y_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_y_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fragment_z_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_z_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fragment_color_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_color_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="t_V_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_2/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="t_V_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_1/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="t_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="rasterization2_m_out_10_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rasterization2_m_out_10/27 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rasterization2_m_out_9_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rasterization2_m_out_9/27 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/1 tmp_V_4/2 tmp_V_5/3 tmp_V_6/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/4 StgValue_198/27 StgValue_239/30 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/4 StgValue_200/27 StgValue_233/30 "/>
</bind>
</comp>

<comp id="128" class="1004" name="fragment_x_V_1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_x_V_1_addr/26 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="2"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_174/26 fragment_x_V_1_load/28 "/>
</bind>
</comp>

<comp id="141" class="1004" name="fragment_y_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_y_V_addr/26 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_176/26 fragment_y_V_load/28 "/>
</bind>
</comp>

<comp id="154" class="1004" name="fragment_z_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_z_V_addr/26 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="24"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_178/26 fragment_z_V_load/28 "/>
</bind>
</comp>

<comp id="167" class="1004" name="fragment_color_V_add_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_color_V_add/26 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_180/26 fragment_color_V_loa/28 "/>
</bind>
</comp>

<comp id="181" class="1004" name="fragment_x_V_1_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="16" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_x_V_1_addr_1/28 "/>
</bind>
</comp>

<comp id="189" class="1004" name="fragment_y_V_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="16" slack="0"/>
<pin id="193" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_y_V_addr_1/28 "/>
</bind>
</comp>

<comp id="197" class="1004" name="fragment_z_V_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_z_V_addr_1/28 "/>
</bind>
</comp>

<comp id="205" class="1004" name="fragment_color_V_add_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="16" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment_color_V_add_1/28 "/>
</bind>
</comp>

<comp id="213" class="1005" name="t_V_4_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="t_V_4_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/5 "/>
</bind>
</comp>

<comp id="225" class="1005" name="j_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="16" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/28 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="5" slack="0"/>
<pin id="241" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="triangle_2d_same_x0_s/1 triangle_2d_same_x2_s/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="0" index="3" bw="6" slack="0"/>
<pin id="251" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="triangle_2d_same_y0_s/1 triangle_2d_same_y2_s/2 p_Result_9/3 p_Result_1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="triangle_2d_same_x1_s/1 triangle_2d_same_z_V/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 tmp_4/27 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/4 StgValue_202/27 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 tmp_5/27 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/4 StgValue_204/27 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_2_load/26 t_V_2_load_1/27 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="2"/>
<pin id="293" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1_load/26 t_V_1_load_1/27 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="3"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load/26 t_V_load_1/28 "/>
</bind>
</comp>

<comp id="297" class="1004" name="flag_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="flag_V/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_8_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="triangle_2d_same_y1_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="triangle_2d_same_y1_s/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_15_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_16_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="rasterization2_m_in_2_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rasterization2_m_in_2/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="StgValue_54_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="rasterization2_m_out_5_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rasterization2_m_out_5/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="rasterization2_m_out_6_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rasterization2_m_out_6/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_9_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="rhs_V_12_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="3"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_12/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="lhs_V_14_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="2"/>
<pin id="354" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_14/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="rhs_V_13_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="3"/>
<pin id="357" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_13/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="r_V_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_3/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="rhs_V_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="1" index="1" bw="18" slack="22"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="lhs_V_15_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="3"/>
<pin id="370" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_15/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="r_V_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_6/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="rhs_V_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="lhs_V_16_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="2"/>
<pin id="383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_16/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="r_V_18_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_18/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="rhs_V_7_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="1" index="1" bw="18" slack="22"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_7/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="lhs_V_17_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2"/>
<pin id="396" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_17/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="r_V_10_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="rhs_V_8_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_8/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_V_13_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_13/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="rhs_V_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="1" index="1" bw="18" slack="22"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="r_V_17_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_17/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="rhs_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="StgValue_87_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="StgValue_88_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="StgValue_89_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="exitcond1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="2"/>
<pin id="445" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="k_V_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="1"/>
<pin id="456" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="1"/>
<pin id="461" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="r_V_1/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="r_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V/24 "/>
</bind>
</comp>

<comp id="467" class="1004" name="x_V_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="21"/>
<pin id="470" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V/24 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_18_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/24 "/>
</bind>
</comp>

<comp id="476" class="1004" name="y_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="20"/>
<pin id="479" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V/24 "/>
</bind>
</comp>

<comp id="481" class="1004" name="lhs_V_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="1"/>
<pin id="483" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3/25 "/>
</bind>
</comp>

<comp id="484" class="1004" name="lhs_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="2"/>
<pin id="486" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/26 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="18" slack="0"/>
<pin id="489" dir="0" index="1" bw="18" slack="0"/>
<pin id="490" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/26 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="18" slack="0"/>
<pin id="493" dir="0" index="1" bw="18" slack="0"/>
<pin id="494" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i/26 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_19_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="18" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/26 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_9_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/26 "/>
</bind>
</comp>

<comp id="512" class="1004" name="i_V_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/26 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_20_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="2"/>
<pin id="521" dir="0" index="2" bw="4" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/26 "/>
</bind>
</comp>

<comp id="525" class="1004" name="i_top_V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_top_V/26 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_bot_V_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_bot_V/26 "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_top_V_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="0" index="2" bw="16" slack="0"/>
<pin id="541" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_top_V_1/26 "/>
</bind>
</comp>

<comp id="545" class="1004" name="t_V_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="0" index="2" bw="16" slack="0"/>
<pin id="549" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_3/26 "/>
</bind>
</comp>

<comp id="553" class="1004" name="StgValue_187_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="22"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_187/26 "/>
</bind>
</comp>

<comp id="558" class="1004" name="StgValue_188_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="22"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_188/26 "/>
</bind>
</comp>

<comp id="563" class="1004" name="StgValue_189_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="22"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_189/26 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_V_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V/27 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_V_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_1/27 "/>
</bind>
</comp>

<comp id="578" class="1004" name="StgValue_205_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/27 "/>
</bind>
</comp>

<comp id="583" class="1004" name="StgValue_206_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/27 "/>
</bind>
</comp>

<comp id="588" class="1004" name="exitcond_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/28 "/>
</bind>
</comp>

<comp id="594" class="1004" name="j_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/28 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/28 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_21_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="4" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/29 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Result_s_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="1"/>
<pin id="619" dir="0" index="2" bw="8" slack="1"/>
<pin id="620" dir="0" index="3" bw="8" slack="1"/>
<pin id="621" dir="0" index="4" bw="8" slack="1"/>
<pin id="622" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/30 "/>
</bind>
</comp>

<comp id="626" class="1004" name="rasterization2_m_out_8_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="3"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rasterization2_m_out_8/30 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_11_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/30 "/>
</bind>
</comp>

<comp id="635" class="1004" name="StgValue_235_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/30 "/>
</bind>
</comp>

<comp id="641" class="1004" name="StgValue_236_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="3"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/30 "/>
</bind>
</comp>

<comp id="646" class="1004" name="rasterization2_m_out_7_load_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="3"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rasterization2_m_out_7/30 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_10_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/30 "/>
</bind>
</comp>

<comp id="655" class="1004" name="StgValue_241_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_241/30 "/>
</bind>
</comp>

<comp id="661" class="1004" name="StgValue_242_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="3"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_242/30 "/>
</bind>
</comp>

<comp id="666" class="1007" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="21"/>
<pin id="669" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="670" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_5/25 lhs_V_5/25 r_V_7/25 "/>
</bind>
</comp>

<comp id="672" class="1007" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="21"/>
<pin id="675" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="676" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_12/25 lhs_V_9/25 r_V_14/25 "/>
</bind>
</comp>

<comp id="678" class="1007" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="21"/>
<pin id="681" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="682" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_20/25 lhs_V_13/25 r_V_21/25 "/>
</bind>
</comp>

<comp id="684" class="1007" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="1"/>
<pin id="687" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="688" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="689" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="submul_sub(1180) " fcode="submul_sub"/>
<opset="r_V_2/26 lhs_V_2/26 r_V_4/26 r_V_8/26 "/>
</bind>
</comp>

<comp id="692" class="1007" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="1"/>
<pin id="695" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="696" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="697" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="submul_sub(1180) " fcode="submul_sub"/>
<opset="r_V_9/26 lhs_V_8/26 r_V_11/26 r_V_15/26 "/>
</bind>
</comp>

<comp id="700" class="1007" name="grp_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="1"/>
<pin id="703" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="704" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="705" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="submul_sub(1180) " fcode="submul_sub"/>
<opset="r_V_16/26 lhs_V_11/26 r_V_19/26 r_V_22/26 "/>
</bind>
</comp>

<comp id="708" class="1005" name="triangle_2d_same_x0_s_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="3"/>
<pin id="710" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x0_s "/>
</bind>
</comp>

<comp id="713" class="1005" name="triangle_2d_same_y0_s_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="3"/>
<pin id="715" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y0_s "/>
</bind>
</comp>

<comp id="718" class="1005" name="triangle_2d_same_x1_s_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="3"/>
<pin id="720" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x1_s "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp_8_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="3"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="727" class="1005" name="triangle_2d_same_y1_s_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="2"/>
<pin id="729" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y1_s "/>
</bind>
</comp>

<comp id="732" class="1005" name="triangle_2d_same_x2_s_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="2"/>
<pin id="734" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x2_s "/>
</bind>
</comp>

<comp id="737" class="1005" name="triangle_2d_same_y2_s_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="2"/>
<pin id="739" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y2_s "/>
</bind>
</comp>

<comp id="742" class="1005" name="triangle_2d_same_z_V_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="24"/>
<pin id="744" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="triangle_2d_same_z_V "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_15_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="2"/>
<pin id="749" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="752" class="1005" name="p_Result_9_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="21"/>
<pin id="754" dir="1" index="1" bw="8" slack="21"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_16_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="20"/>
<pin id="759" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="762" class="1005" name="rasterization2_m_out_5_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="2"/>
<pin id="764" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rasterization2_m_out_5 "/>
</bind>
</comp>

<comp id="767" class="1005" name="rasterization2_m_out_6_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2"/>
<pin id="769" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rasterization2_m_out_6 "/>
</bind>
</comp>

<comp id="772" class="1005" name="t_V_2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="t_V_2 "/>
</bind>
</comp>

<comp id="779" class="1005" name="t_V_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="0"/>
<pin id="781" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="t_V_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="0"/>
<pin id="788" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_9_cast_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="1"/>
<pin id="795" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="799" class="1005" name="rhs_V_12_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="22"/>
<pin id="801" dir="1" index="1" bw="9" slack="22"/>
</pin_list>
<bind>
<opset="rhs_V_12 "/>
</bind>
</comp>

<comp id="804" class="1005" name="lhs_V_14_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="9" slack="21"/>
<pin id="806" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opset="lhs_V_14 "/>
</bind>
</comp>

<comp id="809" class="1005" name="rhs_V_13_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="21"/>
<pin id="811" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opset="rhs_V_13 "/>
</bind>
</comp>

<comp id="814" class="1005" name="rhs_V_2_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="18" slack="22"/>
<pin id="816" dir="1" index="1" bw="18" slack="22"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="819" class="1005" name="lhs_V_15_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="9" slack="22"/>
<pin id="821" dir="1" index="1" bw="9" slack="22"/>
</pin_list>
<bind>
<opset="lhs_V_15 "/>
</bind>
</comp>

<comp id="824" class="1005" name="rhs_V_3_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="18" slack="21"/>
<pin id="826" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opset="rhs_V_3 "/>
</bind>
</comp>

<comp id="829" class="1005" name="lhs_V_16_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="21"/>
<pin id="831" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opset="lhs_V_16 "/>
</bind>
</comp>

<comp id="834" class="1005" name="rhs_V_7_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="18" slack="22"/>
<pin id="836" dir="1" index="1" bw="18" slack="22"/>
</pin_list>
<bind>
<opset="rhs_V_7 "/>
</bind>
</comp>

<comp id="839" class="1005" name="lhs_V_17_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="9" slack="22"/>
<pin id="841" dir="1" index="1" bw="9" slack="22"/>
</pin_list>
<bind>
<opset="lhs_V_17 "/>
</bind>
</comp>

<comp id="844" class="1005" name="rhs_V_8_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="18" slack="21"/>
<pin id="846" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opset="rhs_V_8 "/>
</bind>
</comp>

<comp id="849" class="1005" name="rhs_V_4_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="18" slack="22"/>
<pin id="851" dir="1" index="1" bw="18" slack="22"/>
</pin_list>
<bind>
<opset="rhs_V_4 "/>
</bind>
</comp>

<comp id="854" class="1005" name="rhs_V_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="18" slack="21"/>
<pin id="856" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="859" class="1005" name="exitcond1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="21"/>
<pin id="861" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="k_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="0"/>
<pin id="865" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="868" class="1005" name="x_V_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="2"/>
<pin id="870" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="874" class="1005" name="y_V_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="1"/>
<pin id="876" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="881" class="1005" name="r_V_7_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="18" slack="1"/>
<pin id="883" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="886" class="1005" name="r_V_14_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="18" slack="1"/>
<pin id="888" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="891" class="1005" name="r_V_21_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="18" slack="1"/>
<pin id="893" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="899" class="1005" name="rasterization2_m_out_10_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rasterization2_m_out_10 "/>
</bind>
</comp>

<comp id="906" class="1005" name="rasterization2_m_out_9_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rasterization2_m_out_9 "/>
</bind>
</comp>

<comp id="913" class="1005" name="exitcond_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="2"/>
<pin id="915" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="917" class="1005" name="j_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="fragment_x_V_1_addr_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="9" slack="1"/>
<pin id="924" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="fragment_x_V_1_addr_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="fragment_y_V_addr_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="1"/>
<pin id="929" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="fragment_y_V_addr_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="fragment_z_V_addr_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="9" slack="1"/>
<pin id="934" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="fragment_z_V_addr_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="fragment_color_V_add_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="9" slack="1"/>
<pin id="939" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="fragment_color_V_add_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="fragment_x_V_1_load_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fragment_x_V_1_load "/>
</bind>
</comp>

<comp id="947" class="1005" name="fragment_y_V_load_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="1"/>
<pin id="949" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fragment_y_V_load "/>
</bind>
</comp>

<comp id="952" class="1005" name="fragment_z_V_load_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="1"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fragment_z_V_load "/>
</bind>
</comp>

<comp id="957" class="1005" name="fragment_color_V_loa_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fragment_color_V_loa "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_21_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="50" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="68" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="68" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="106" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="106" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="106" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="300"><net_src comp="106" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="106" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="106" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="106" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="6" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="6" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="8" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="348"><net_src comp="246" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="349" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="352" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="368" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="355" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="381" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="349" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="394" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="52" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="52" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="217" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="217" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="54" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="217" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="217" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="453" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="458" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="495"><net_src comp="487" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="64" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="66" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="294" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="516"><net_src comp="294" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="72" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="74" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="291" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="54" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="288" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="518" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="525" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="291" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="518" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="288" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="531" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="512" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="537" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="545" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="291" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="576"><net_src comp="288" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="582"><net_src comp="266" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="277" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="229" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="294" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="229" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="54" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="229" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="148" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="74" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="623"><net_src comp="84" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="5"/><net_sink comp="120" pin=2"/></net>

<net id="625"><net_src comp="616" pin="5"/><net_sink comp="112" pin=2"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="50" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="10" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="629" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="50" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="8" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="649" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="481" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="677"><net_src comp="481" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="683"><net_src comp="481" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="690"><net_src comp="484" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="684" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="698"><net_src comp="484" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="692" pin="4"/><net_sink comp="487" pin=1"/></net>

<net id="706"><net_src comp="484" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="700" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="711"><net_src comp="236" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="716"><net_src comp="246" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="721"><net_src comp="256" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="726"><net_src comp="301" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="307" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="735"><net_src comp="236" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="740"><net_src comp="246" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="745"><net_src comp="256" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="750"><net_src comp="311" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="755"><net_src comp="246" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="760"><net_src comp="315" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="765"><net_src comp="335" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="770"><net_src comp="340" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="775"><net_src comp="86" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="782"><net_src comp="90" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="789"><net_src comp="94" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="792"><net_src comp="786" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="796"><net_src comp="345" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="802"><net_src comp="349" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="807"><net_src comp="352" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="812"><net_src comp="355" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="817"><net_src comp="364" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="822"><net_src comp="368" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="827"><net_src comp="377" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="832"><net_src comp="381" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="837"><net_src comp="390" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="842"><net_src comp="394" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="847"><net_src comp="403" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="852"><net_src comp="413" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="857"><net_src comp="423" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="862"><net_src comp="442" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="447" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="871"><net_src comp="467" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="877"><net_src comp="476" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="884"><net_src comp="666" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="889"><net_src comp="672" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="894"><net_src comp="678" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="902"><net_src comp="98" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="909"><net_src comp="102" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="916"><net_src comp="588" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="594" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="925"><net_src comp="181" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="930"><net_src comp="189" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="935"><net_src comp="197" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="940"><net_src comp="205" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="945"><net_src comp="135" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="616" pin=4"/></net>

<net id="950"><net_src comp="148" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="616" pin=3"/></net>

<net id="955"><net_src comp="161" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="960"><net_src comp="174" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="965"><net_src comp="608" pin="3"/><net_sink comp="962" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_1_V_V | {4 27 30 }
	Port: Output_2_V_V | {4 27 30 }
	Port: rasterization2_m_in_1 | {4 }
	Port: rasterization2_m_out_1 | {4 27 30 }
	Port: rasterization2_m_out_3 | {4 27 30 }
	Port: fragment_x_V_1 | {26 }
	Port: fragment_y_V | {26 }
	Port: fragment_z_V | {26 }
	Port: fragment_color_V | {26 }
 - Input state : 
	Port: rasterization2_odd : Input_1_V_V | {1 2 3 4 }
	Port: rasterization2_odd : rasterization2_m_in_1 | {4 }
	Port: rasterization2_odd : rasterization2_m_out_1 | {4 }
	Port: rasterization2_odd : rasterization2_m_out_3 | {4 }
	Port: rasterization2_odd : fragment_x_V_1 | {28 29 }
	Port: rasterization2_odd : fragment_y_V | {28 29 }
	Port: rasterization2_odd : fragment_z_V | {28 29 }
	Port: rasterization2_odd : fragment_color_V | {28 29 }
  - Chain level:
	State 1
		tmp_8 : 1
	State 2
	State 3
	State 4
		tmp_7 : 1
		StgValue_54 : 2
		tmp_2 : 1
		StgValue_61 : 2
		tmp_3 : 1
		StgValue_63 : 2
		tmp_9_cast : 1
		r_V_3 : 1
		rhs_V_2 : 2
		r_V_6 : 1
		rhs_V_3 : 2
		r_V_18 : 1
		rhs_V_7 : 2
		r_V_10 : 1
		rhs_V_8 : 2
		r_V_13 : 1
		rhs_V_4 : 2
		r_V_17 : 1
		rhs_V : 2
		StgValue_87 : 1
		StgValue_88 : 1
		StgValue_89 : 1
	State 5
		exitcond1 : 1
		k_V : 1
		StgValue_94 : 2
		tmp_1 : 1
		r_V_1 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		r_V : 1
		x_V : 2
		tmp_18 : 1
		y_V : 2
	State 25
		r_V_5 : 1
		lhs_V_5 : 2
		r_V_7 : 3
		r_V_12 : 1
		lhs_V_9 : 2
		r_V_14 : 3
		r_V_20 : 1
		lhs_V_13 : 2
		r_V_21 : 3
	State 26
		r_V_2 : 1
		lhs_V_2 : 2
		r_V_4 : 3
		r_V_8 : 4
		r_V_9 : 1
		lhs_V_8 : 2
		r_V_11 : 3
		r_V_15 : 4
		r_V_16 : 1
		lhs_V_11 : 2
		r_V_19 : 3
		r_V_22 : 4
		tmp1 : 5
		tmp_i : 5
		tmp_19 : 5
		StgValue_168 : 6
		tmp_9 : 1
		fragment_x_V_1_addr : 2
		StgValue_174 : 3
		fragment_y_V_addr : 2
		StgValue_176 : 3
		fragment_z_V_addr : 2
		StgValue_178 : 3
		fragment_color_V_add : 2
		StgValue_180 : 3
		i_V : 1
		i_top_V : 1
		i_bot_V : 1
		i_top_V_1 : 2
		t_V_3 : 2
		StgValue_187 : 2
		StgValue_188 : 3
		StgValue_189 : 3
		empty : 1
	State 27
		tmp_V : 1
		StgValue_198 : 2
		tmp_V_1 : 1
		StgValue_200 : 2
		StgValue_202 : 1
		StgValue_204 : 1
		StgValue_205 : 1
		StgValue_206 : 1
	State 28
		exitcond : 1
		j_1 : 1
		StgValue_213 : 2
		tmp_6 : 1
		fragment_x_V_1_addr_1 : 2
		fragment_x_V_1_load : 3
		fragment_y_V_addr_1 : 2
		fragment_y_V_load : 3
		fragment_z_V_addr_1 : 2
		fragment_z_V_load : 3
		fragment_color_V_add_1 : 2
		fragment_color_V_loa : 3
	State 29
		tmp_21 : 1
		StgValue_228 : 2
	State 30
		StgValue_233 : 1
		tmp_11 : 1
		StgValue_235 : 2
		StgValue_236 : 2
		StgValue_239 : 1
		tmp_10 : 1
		StgValue_241 : 2
		StgValue_242 : 2
		empty_6 : 1
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_453          |    0    |   635   |   487   |
|----------|------------------------------|---------|---------|---------|
|   udiv   |          grp_fu_458          |    0    |   635   |   487   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_266          |    0    |    0    |    39   |
|          |          grp_fu_277          |    0    |    0    |    39   |
|          |         tmp_7_fu_323         |    0    |    0    |    39   |
|          |          k_V_fu_447          |    0    |    0    |    23   |
|          |          x_V_fu_467          |    0    |    0    |    15   |
|    add   |          y_V_fu_476          |    0    |    0    |    15   |
|          |          i_V_fu_512          |    0    |    0    |    23   |
|          |        i_top_V_fu_525        |    0    |    0    |    23   |
|          |        i_bot_V_fu_531        |    0    |    0    |    23   |
|          |          j_1_fu_594          |    0    |    0    |    23   |
|          |         tmp_11_fu_629        |    0    |    0    |    39   |
|          |         tmp_10_fu_649        |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         r_V_3_fu_358         |    0    |    0    |    15   |
|          |         r_V_6_fu_371         |    0    |    0    |    15   |
|    sub   |         r_V_18_fu_384        |    0    |    0    |    15   |
|          |         r_V_10_fu_397        |    0    |    0    |    15   |
|          |         r_V_13_fu_407        |    0    |    0    |    15   |
|          |         r_V_17_fu_417        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    or    |          tmp1_fu_487         |    0    |    0    |    18   |
|          |         tmp_i_fu_491         |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_301         |    0    |    0    |    8    |
|   icmp   |       exitcond1_fu_442       |    0    |    0    |    13   |
|          |        exitcond_fu_588       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|  select  |       i_top_V_1_fu_537       |    0    |    0    |    16   |
|          |         t_V_3_fu_545         |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_666          |    1    |    0    |    0    |
|  submul  |          grp_fu_672          |    1    |    0    |    0    |
|          |          grp_fu_678          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_684          |    1    |    0    |    0    |
|submul_sub|          grp_fu_692          |    1    |    0    |    0    |
|          |          grp_fu_700          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_106       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_112       |    0    |    0    |    0    |
|          |       grp_write_fu_120       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_236          |    0    |    0    |    0    |
|partselect|          grp_fu_246          |    0    |    0    |    0    |
|          |          grp_fu_256          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         flag_V_fu_297        |    0    |    0    |    0    |
|          | triangle_2d_same_y1_s_fu_307 |    0    |    0    |    0    |
|   trunc  |         tmp_15_fu_311        |    0    |    0    |    0    |
|          |         tmp_16_fu_315        |    0    |    0    |    0    |
|          |          r_V_fu_463          |    0    |    0    |    0    |
|          |         tmp_18_fu_472        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_9_cast_fu_345      |    0    |    0    |    0    |
|          |        rhs_V_12_fu_349       |    0    |    0    |    0    |
|          |        lhs_V_14_fu_352       |    0    |    0    |    0    |
|          |        rhs_V_13_fu_355       |    0    |    0    |    0    |
|          |        lhs_V_15_fu_368       |    0    |    0    |    0    |
|          |        lhs_V_16_fu_381       |    0    |    0    |    0    |
|   zext   |        lhs_V_17_fu_394       |    0    |    0    |    0    |
|          |        lhs_V_3_fu_481        |    0    |    0    |    0    |
|          |         lhs_V_fu_484         |    0    |    0    |    0    |
|          |         tmp_9_fu_504         |    0    |    0    |    0    |
|          |         tmp_V_fu_568         |    0    |    0    |    0    |
|          |        tmp_V_1_fu_573        |    0    |    0    |    0    |
|          |         tmp_6_fu_600         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        rhs_V_2_fu_364        |    0    |    0    |    0    |
|          |        rhs_V_3_fu_377        |    0    |    0    |    0    |
|   sext   |        rhs_V_7_fu_390        |    0    |    0    |    0    |
|          |        rhs_V_8_fu_403        |    0    |    0    |    0    |
|          |        rhs_V_4_fu_413        |    0    |    0    |    0    |
|          |         rhs_V_fu_423         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_19_fu_496        |    0    |    0    |    0    |
| bitselect|         tmp_20_fu_518        |    0    |    0    |    0    |
|          |         tmp_21_fu_608        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|       p_Result_s_fu_616      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |   1270  |   1506  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       exitcond1_reg_859       |    1   |
|        exitcond_reg_913       |    1   |
| fragment_color_V_add_1_reg_937|    9   |
|  fragment_color_V_loa_reg_957 |    8   |
| fragment_x_V_1_addr_1_reg_922 |    9   |
|  fragment_x_V_1_load_reg_942  |    8   |
|  fragment_y_V_addr_1_reg_927  |    9   |
|   fragment_y_V_load_reg_947   |    8   |
|  fragment_z_V_addr_1_reg_932  |    9   |
|   fragment_z_V_load_reg_952   |    8   |
|          j_1_reg_917          |   16   |
|           j_reg_225           |   16   |
|          k_V_reg_863          |   16   |
|        lhs_V_14_reg_804       |    9   |
|        lhs_V_15_reg_819       |    9   |
|        lhs_V_16_reg_829       |    9   |
|        lhs_V_17_reg_839       |    9   |
|       p_Result_9_reg_752      |    8   |
|         r_V_14_reg_886        |   18   |
|         r_V_21_reg_891        |   18   |
|         r_V_7_reg_881         |   18   |
|rasterization2_m_out_10_reg_899|   32   |
| rasterization2_m_out_5_reg_762|   32   |
| rasterization2_m_out_6_reg_767|   32   |
| rasterization2_m_out_9_reg_906|   32   |
|        rhs_V_12_reg_799       |    9   |
|        rhs_V_13_reg_809       |    9   |
|        rhs_V_2_reg_814        |   18   |
|        rhs_V_3_reg_824        |   18   |
|        rhs_V_4_reg_849        |   18   |
|        rhs_V_7_reg_834        |   18   |
|        rhs_V_8_reg_844        |   18   |
|         rhs_V_reg_854         |   18   |
|         t_V_1_reg_779         |   16   |
|         t_V_2_reg_772         |   16   |
|         t_V_4_reg_213         |   16   |
|          t_V_reg_786          |   16   |
|         tmp_15_reg_747        |   16   |
|         tmp_16_reg_757        |    8   |
|         tmp_21_reg_962        |    1   |
|         tmp_8_reg_723         |    1   |
|       tmp_9_cast_reg_793      |   16   |
| triangle_2d_same_x0_s_reg_708 |    8   |
| triangle_2d_same_x1_s_reg_718 |    8   |
| triangle_2d_same_x2_s_reg_732 |    8   |
| triangle_2d_same_y0_s_reg_713 |    8   |
| triangle_2d_same_y1_s_reg_727 |    8   |
| triangle_2d_same_y2_s_reg_737 |    8   |
|  triangle_2d_same_z_V_reg_742 |    8   |
|          x_V_reg_868          |    8   |
|          y_V_reg_874          |    8   |
+-------------------------------+--------+
|             Total             |   648  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_112 |  p2  |   3  |  32  |   96   ||    15   |
|  grp_write_fu_120 |  p2  |   3  |  32  |   96   ||    15   |
| grp_access_fu_135 |  p0  |   3  |   9  |   27   ||    15   |
| grp_access_fu_148 |  p0  |   3  |   9  |   27   ||    15   |
| grp_access_fu_161 |  p0  |   3  |   9  |   27   ||    15   |
| grp_access_fu_174 |  p0  |   3  |   9  |   27   ||    15   |
|   t_V_4_reg_213   |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_266    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_277    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_666    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_672    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_678    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_684    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_684    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_692    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_692    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_700    |  p1  |   3  |   8  |   24   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   596  || 30.3932 ||   195   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |  1270  |  1506  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   195  |
|  Register |    -   |    -   |   648  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   30   |  1918  |  1701  |
+-----------+--------+--------+--------+--------+
