#Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Tue Dec 22 14:16:18 2020

add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/aq_axi_master.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/cmos_8_16bit.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/cmos_write_req_gen.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/color_bar.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/frame_fifo_read.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/frame_fifo_write.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/frame_read_write.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/top.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/video_define.v"
add_design "E:/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/video_timing_data.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/pll/pll_50_400_v1_1.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v"
add_design E:/14_1_ddr3_ov5640_hdmi/ipcore/video_pll/video_pll.idf
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/ddr3.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/dvi_tx/dvi_encoder.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/dvi_tx/encode.v"
add_design "E:/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/dvi_tx/serdes_4b_10to1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/I2c/ax_debounce.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/I2c/key_debounce.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/I2c/key_debounce.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_config.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_bit_ctrl.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_byte_ctrl.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_defines.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_top.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/timescale.v"
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
add_design E:/14_1_ddr3_ov5640_hdmi/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.idf
add_design E:/14_1_ddr3_ov5640_hdmi/ipcore/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi.idf
remove_design -force E:/14_1_ddr3_ov5640_hdmi/ipcore/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi.idf
add_design E:/14_1_ddr3_ov5640_hdmi/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.idf
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/I2c/ax_debounce.v"
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
add_constraint "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/ddr3_ov5640_hdmi.fdc"
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_constraint "E:/14_1_ddr3_ov5640_hdmi/ddr3_ov5640_hdmi.fdc"
remove_constraint  -logic -fdc "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/ddr3_ov5640_hdmi.fdc"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_config.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_bit_ctrl.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_byte_ctrl.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_defines.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_top.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/timescale.v"
add_design "E:/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_config.v"
add_design "E:/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_bit_ctrl.v"
add_design "E:/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_byte_ctrl.v"
add_design "E:/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_defines.v"
add_design "E:/14_1_ddr3_ov5640_hdmi/source/i2c_master/i2c_master_top.v"
add_design "E:/14_1_ddr3_ov5640_hdmi/source/i2c_master/timescale.v"
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/aq_axi_master.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/cmos_8_16bit.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/cmos_write_req_gen.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/color_bar.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/frame_fifo_read.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/frame_fifo_write.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/frame_read_write.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/top.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/video_define.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/video_timing_data.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/pll/pll_50_400_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/dvi_tx/dvi_encoder.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/dvi_tx/encode.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/dvi_tx/serdes_4b_10to1.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/aq_axi_master.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/cmos_8_16bit.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/cmos_write_req_gen.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/color_bar.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/frame_fifo_read.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/frame_fifo_write.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/frame_read_write.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/top.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/video_define.v"
remove_design -verilog "E:/PGL22G/demo/soft_pango/CD/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/video_timing_data.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/pll/pll_50_400_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/ddr3.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/dvi_tx/dvi_encoder.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/dvi_tx/encode.v"
remove_design -verilog "E:/PGL22G/demo/PGL22G/demo/13_1_picture_hdmi/13_1_picture_hdmi/source/dvi_tx/serdes_4b_10to1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/ddr3/ddr3.v"
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/ddr3/ddr3.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/pll/pll_50_400_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v"
remove_design -verilog "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v"
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/ddr3/ddr3.v"
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
add_design "E:/PGL22G/demo/14_1_ddr3_ov5640_hdmi/source/pll/pll_50_400_v1_1.v"
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL22G -speedgrade -6 -package MBG324
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/aq_axi_master_128.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/ips_ddr_top.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/ips_rst_sync_v1_1.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pll_50_400/pll_50_400.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgm_distributed_fifo_v1_1/pgm_distributed_fifo_v1_1.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_fifo_ctr_v1_0.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_calib_mux.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_calib_top.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_control_path_adj.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_data_slice.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_data_slice_dqs_gate_cal.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_data_slice_wrlvl.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dfi.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dll_update_ctrl.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dqs_gate_coarse_cal.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dqs_rddata_align.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dqsi_rdel_cal.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_gatecal.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_info.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_init.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_main_ctrl.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_rdcal.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_reset_ctrl.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_slice_rddata_align.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_slice_top.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_top.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_training_ctrl.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_upcal.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_wdata_path_adj.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_wrlvl.v"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_calib_delay_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_cfg_apb_v1_1.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcd_bm_v1_1.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcd_rowaddr_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcd_sm_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcd_top_v1_1.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_back_ctrl_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_buf_v1_2.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_front_ctrl_v1_2.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_out_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_prefetch_fifo_v1_2.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_top_v1_2.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dfi_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_lp_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_mrs_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_prefetch_fifo_v1_2.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_rdatapath_v1_2.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_reg_fifo2_v1_1.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_ui_axi_v1_1.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_wdatapath_v1_2.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_wdp_align_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_wdp_dcp_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_wrapper_v1_2.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_com_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_norm_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_tccd_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_tfaw_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_tfaw_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_tras_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trasa_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trd2pre_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trd2prea_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trd2wr_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trfc_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trp_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trpa_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trrd_timing_v1_0.vp"
add_design "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_twr2rd_pre_timing_v1_0.vp"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/i2c_master/timescale.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/sources_1/aq_axi_master.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrc_top_v1_1.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_phy_io_v1_1.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/rtl/ipsl_hmic_h_phy_top_v1_1.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/ddr3/ddr3.v"
remove_design -verilog "I:/AXP50/demo/14_1_ddr3_ov5640_hdmi/source/pll/pll_50_400_v1_1.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ips_ddr_top.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ips_rst_sync_v1_1.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pll_50_400/pll_50_400.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgm_distributed_fifo_v1_1/pgm_distributed_fifo_v1_1.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_fifo_ctr_v1_0.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgm_distributed_fifo_v1_1/rtl/ipm_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_calib_mux.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_calib_top.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_control_path_adj.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_data_slice.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_data_slice_dqs_gate_cal.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_data_slice_wrlvl.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dfi.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dll_update_ctrl.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dqs_gate_coarse_cal.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dqs_rddata_align.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_dqsi_rdel_cal.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_gatecal.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_info.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_init.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_main_ctrl.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_rdcal.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_reset_ctrl.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_slice_rddata_align.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_slice_top.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_top.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_training_ctrl.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_upcal.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_wdata_path_adj.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/pgl50_ddrphy/ips_ddrphy_wrlvl.v"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_calib_delay_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_cfg_apb_v1_1.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcd_bm_v1_1.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcd_rowaddr_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcd_sm_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcd_top_v1_1.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_back_ctrl_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_buf_v1_2.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_front_ctrl_v1_2.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_out_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_prefetch_fifo_v1_2.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dcp_top_v1_2.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_dfi_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_lp_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_mrs_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_prefetch_fifo_v1_2.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_rdatapath_v1_2.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_reg_fifo2_v1_1.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_ui_axi_v1_1.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_wdatapath_v1_2.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_wdp_align_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_wdp_dcp_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/pgs_mc3q_wrapper_v1_2.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_com_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_norm_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_tccd_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_tfaw_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_tfaw_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_tras_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trasa_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trd2pre_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trd2prea_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trd2wr_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trfc_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trp_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trpa_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_trrd_timing_v1_0.vp"
remove_design -verilog "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/mc3q_ctrl/syn_mod/pgs_mc3q_twr2rd_pre_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr.v"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_ddrphy_top.v"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ipsxb_rst_sync_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/pll/pll_50_400.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_front_ctrl_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_prefetch_fifo_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_norm_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tccd_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tras_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trasa_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2pre_timing_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2prea_timing_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2wr_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trfc_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trp_timing_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trpa_timing_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trrd_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_twr2rd_pre_timing_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/ipsxb_distributed_fifo_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_mux.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_top.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_control_path_adj.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dfi.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_gatecal.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_info.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_init.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_main_ctrl.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rdcal.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_0a.v"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_training_ctrl.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_upcal.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj.vp"
add_design "F:/50H/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wrlvl.vp"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr.v"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_ddrphy_top.v"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ipsxb_rst_sync_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/pll/pll_50_400.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_front_ctrl_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_prefetch_fifo_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_norm_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tccd_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tras_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trasa_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2pre_timing_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2prea_timing_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2wr_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trfc_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trp_timing_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trpa_timing_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trrd_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_twr2rd_pre_timing_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/ipsxb_distributed_fifo_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_mux.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_top.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_control_path_adj.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dfi.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_gatecal.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_info.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_init.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_main_ctrl.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rdcal.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_0a.v"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_training_ctrl.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_upcal.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj.vp"
remove_design -force -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wrlvl.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_core.v"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_core_ddrphy_top.v"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ipsxb_rst_sync_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/pll/pll_50_400.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_front_ctrl_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_prefetch_fifo_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_norm_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tccd_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tras_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trasa_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2pre_timing_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2prea_timing_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2wr_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trfc_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trp_timing_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trpa_timing_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trrd_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_twr2rd_pre_timing_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/ipsxb_distributed_fifo_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_mux.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_top.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_control_path_adj.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dfi.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_gatecal.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_info.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_init.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_main_ctrl.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rdcal.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_0a.v"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_training_ctrl.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_upcal.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wrlvl.vp"
add_design "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/aq_axi_master_256.v"
remove_design -verilog "F:/50H/AXP50_sp7/demo/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/aq_axi_master_128.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/DDR3_50H/DDR3_50H.idf"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_core.v"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_core_ddrphy_top.v"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ipsxb_rst_sync_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/pll/pll_50_400.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_front_ctrl_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_prefetch_fifo_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_norm_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tccd_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tras_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trasa_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2pre_timing_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2prea_timing_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trfc_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trpa_timing_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trrd_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trp_timing_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2wr_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_twr2rd_pre_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/ipsxb_distributed_fifo_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_mux.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_top.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_control_path_adj.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dfi.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_gatecal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_info.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_init.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rdcal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_main_ctrl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_0a.v"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_training_ctrl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_upcal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wrlvl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj.vp"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi/iic_dri.v"
add_design "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi/ms72xx_ctl.v"
add_design "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi/ms7200_ctl.v"
add_design "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi/ms7210_ctl.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module i2c_config
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
gen_bit_stream 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi_write_req_gen.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi_data_in.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/DDR3_50H/DDR3_50H.idf
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_core.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_core_ddrphy_top.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ipsxb_rst_sync_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/pll/pll_50_400.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_front_ctrl_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_prefetch_fifo_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_norm_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tccd_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tras_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trasa_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2pre_timing_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2prea_timing_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2wr_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trfc_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trp_timing_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trpa_timing_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trrd_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_twr2rd_pre_timing_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/ipsxb_distributed_fifo_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_mux.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_top.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_control_path_adj.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dfi.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_gatecal.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_info.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_init.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_main_ctrl.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rdcal.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_0a.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_training_ctrl.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_upcal.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj.vp"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wrlvl.vp"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/DDR3_50H/DDR3_50H.idf"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_simulation "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/tb_top.v"
add_simulation "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/top.v"
remove_simulation -force "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/tb_top.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_fic "C:/Users/14861/Desktop/ws/ws_now/test_heijin/ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi/iic_dri.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi/iic_dri.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi/ms7210_ctl.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi/ms7200_ctl.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/hdmi/ms72xx_ctl.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/IIC/ms72xx/iic_dri.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/IIC/ms72xx/ms72xx_ctl.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/IIC/ms72xx/ms7200_ctl.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/IIC/ms72xx/ms7200_double_crtl.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/IIC/ms72xx/ms7210_ctl.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module lut_ov5640_rgb565_1024_768
remove_simulation "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/top.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/mem_read_arbi.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/mem_write_arbi.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/video_rect_read_data.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/lut_ov5640_rgb565_1024_768.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/timing_gen_xy.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/dvi_tx/dvi_encoder.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_core.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/i2c_master/i2c_config.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/dvi_tx/serdes_4b_10to1.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/pll/pll_50_400.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/i2c_master/i2c_master_top.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/dvi_tx/encode.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/ddr_core_ddrphy_top.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/cmos_8_16bit.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ipsxb_rst_sync_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/i2c_master/i2c_master_byte_ctrl.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_top.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dfi.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_info.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_0a.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_training_ctrl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/i2c_master/i2c_master_bit_ctrl.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_calib_mux.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_control_path_adj.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_init.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_main_ctrl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_rdcal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wrlvl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_upcal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_front_ctrl_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_prefetch_fifo_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_twr2rd_pre_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trpa_timing_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trrd_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trp_timing_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trfc_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2wr_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2prea_timing_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trasa_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trd2pre_timing_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/ipsxb_distributed_fifo_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_norm_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tccd_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/ddrphy/ipsxb_ddrphy_gatecal.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_2_pgm_distributed_fifo_v1_1.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tras_timing_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_0.vp"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/ddr/rtl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_2_pgm_distributed_fifo_v1_1.vp"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
remove_fic -force"C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize/asyn_fifo.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize/bram_ture_dual_port.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize/nearest_interpolation.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
add_design C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/ram/ram.idf
remove_design -force C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/ram/ram.idf
add_design C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/ram/ram.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
remove_design -force C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/ram/ram.idf
add_design C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/ram/ram.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -force C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/ram/ram.idf
add_design C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/ram/ram.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
add_fic "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_fic "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize/asyn_fifo.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize/nearest_interpolation.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize_1/asyn_fifo.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize_1/bram_ture_dual_port.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize_1/bilinear_interpolation.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize_1/bilinear_interpolation.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize_1/asyn_fifo.v"
remove_design C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/ram/ram.idf
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/zoom/video_zoom.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/interpolation_ram/interpolation_ram.idf"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize/nearest_interpolation.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize/asyn_fifo.v"
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/ram/ram.idf"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/zoom/video_zoom.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize/frame_vsync_extend.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/ipcore/interpolation_ram/interpolation_ram.idf
remove_fic "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/image_brightness/image_brightness.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/image_contrast/image_contrast.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize_1/bram_ture_dual_port.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/resize/bram_ture_dual_port.v"
remove_design -verilog "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/sources_1/cmos_write_req_gen.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
add_design "C:/Users/14861/Desktop/ws/ws_now/test_heijin/02.ddr3_ov5640_hdmi/ddr3_ov5640_hdmi/source/key_test/ax_debounce.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -force -verilog "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/source/i2c_master/i2c_master_defines.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/source/sources_1/word_align.v"
add_design "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/ipcore/hsst_test/hsst_test.idf"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_fic "C:/Users/14861/Desktop/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
add_design "C:/Users/14861/Desktop/new_10.27/ddr3_ov5640_hdmi/source/sources_1/video_scale_down_near.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/14861/Desktop/10.29_ws/ddr3_ov5640_hdmi/source/resize/nearest_interpolation.v"
remove_design -verilog "C:/Users/14861/Desktop/10.29_ws/ddr3_ov5640_hdmi/source/IIC/ms72xx/ms7200_double_crtl.v"
remove_design -verilog "C:/Users/14861/Desktop/10.29_ws/ddr3_ov5640_hdmi/source/resize/frame_vsync_extend.v"
remove_design -verilog "C:/Users/14861/Desktop/10.29_ws/ddr3_ov5640_hdmi/source/key_test/ax_debounce.v"
remove_design -verilog "C:/Users/14861/Desktop/10.29_ws/ddr3_ov5640_hdmi/source/sources_1/video_timing_data.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -force C:/Users/14861/Desktop/10.29_ws/ddr3_ov5640_hdmi/ipcore/ram/ram.idf
remove_design -force -verilog "C:/Users/14861/Desktop/10.29_ws/ddr3_ov5640_hdmi/source/resize/asyn_fifo.v"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
add_design "C:/Users/14861/Desktop/10.29_ws/ddr3_ov5640_hdmi/source/sources_1/video_packet_send.v"
add_design "C:/Users/14861/Desktop/10.29_ws/ddr3_ov5640_hdmi/ipcore/afifo_4096_16i_32o/afifo_4096_16i_32o.idf"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
add_fic "C:/Users/14861/Desktop/10.29_ws/HDMI_card/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design C:/Users/14861/Desktop/10.29_ws/HDMI_card/ddr3_ov5640_hdmi/ipcore/AFIFO_24_FIRST/AFIFO_24_FIRST.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_fic "C:/Users/14861/Desktop/10.29_ws/HDMI_card/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
remove_design -force C:/Users/14861/Desktop/10.29_ws/HDMI_card/ddr3_ov5640_hdmi/ipcore/AFIFO_24_FIRST/AFIFO_24_FIRST.idf
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_fic "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
remove_fic -force"C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
add_design C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/ipcore/adda_pll/adda_pll.idf
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/sources_1/adc/ad9280_sample.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/sources_1/adc/fft_display.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/sources_1/adc/fifo_ctrl.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/sources_1/adc/grid_display.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/sources_1/adc/wav_display.v"
add_design C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/ipcore/dpram1024x8/dpram1024x8.idf
remove_design -force C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/ipcore/dpram1024x8/dpram1024x8.idf
add_design C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/ipcore/dpram1024x8/dpram1024x8.idf
add_design C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/ipcore/fifo_2048x8/fifo_2048x8.idf
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/rtl/synplify/ipsxb_fft_core_v1_0_vpAll.vp"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/rtl/drm_sdpram/ipsxb_fft_drm_sdpram_9k.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/rtl/drm_sdpram/rtl/ipsxb_fft_drm_sdpram_v1_8_9k.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/rtl/distram_sreg/ipsxe_fft_distram_sreg.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/ipsxb_fft_demo_pp_1024.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/ipsxb_fft_demo_r2_1024.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/radix2-1024/released/ipsxe_fft_exp_rom.v"
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/ipcore/da_rom/da_rom.idf"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
remove_design -force C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/ipcore/da_rom/da_rom.idf
add_design "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/source/ddr3_ov5640_hdmi/ipcore/da_rom/da_rom.idf"
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
add_fic "C:/Users/14861/Desktop/nwe_11.9ws/test2/HDMI_card/ddr3_ov5640_hdmi/synthesize/top_syn.fic"
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
set_arch -family Logos -device PGL50H -speedgrade -6 -package FBG484
compile -top_module top
synthesize -dir {} -ads -selected_syn_tool_opt 2 
dev_map 
pnr 
report_timing 
gen_bit_stream 
