-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rocca_S_hw_v2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    input_r_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    input_r_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    output_r_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC;
    output_r_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_r_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of Rocca_S_hw_v2 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Rocca_S_hw_v2_Rocca_S_hw_v2,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.916000,HLS_SYN_LAT=2158,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=0,HLS_SYN_FF=12281,HLS_SYN_LUT=18555,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv121_0 : STD_LOGIC_VECTOR (120 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal hw_AD_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal hw_AD_ce0 : STD_LOGIC;
    signal hw_AD_we0 : STD_LOGIC;
    signal hw_AD_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_AD_ce1 : STD_LOGIC;
    signal hw_AD_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_M_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal hw_M_0_ce0 : STD_LOGIC;
    signal hw_M_0_we0 : STD_LOGIC;
    signal hw_M_0_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_M_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal hw_M_1_ce0 : STD_LOGIC;
    signal hw_M_1_we0 : STD_LOGIC;
    signal hw_M_1_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_C_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal hw_C_0_ce0 : STD_LOGIC;
    signal hw_C_0_we0 : STD_LOGIC;
    signal hw_C_0_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_C_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal hw_C_1_ce0 : STD_LOGIC;
    signal hw_C_1_we0 : STD_LOGIC;
    signal hw_C_1_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln451_reg_1678 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal val_fu_506_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_reg_1354 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_2_reg_1359 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_4_reg_1364 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_6_reg_1369 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln322_fu_540_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln322_reg_1374 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln322_1_fu_544_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln322_1_reg_1379 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_5_convert_endian_128_hw_fu_341_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal val_5_reg_1384 : STD_LOGIC_VECTOR (127 downto 0);
    signal val_7_convert_endian_128_hw_fu_346_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal val_7_reg_1393 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_data_V_2_reg_1402 : STD_LOGIC_VECTOR (511 downto 0);
    signal val_9_convert_endian_128_hw_fu_351_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal val_9_reg_1407 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln1_reg_1413 : STD_LOGIC_VECTOR (120 downto 0);
    signal trunc_ln2_reg_1419 : STD_LOGIC_VECTOR (120 downto 0);
    signal num_i_reg_1427 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_1_i_reg_1432 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_14_i_reg_1437 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_2_i_reg_1442 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_13_i_reg_1447 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_3_i_reg_1452 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_12_i_reg_1457 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_4_i_reg_1462 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_11_i_reg_1467 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_5_i_reg_1472 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_10_i_reg_1477 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_6_i_reg_1482 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_9_i_reg_1487 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_7_i_reg_1492 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_8_i_reg_1497 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_i2_reg_1502 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_1_i3_reg_1507 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_14_i4_reg_1512 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_2_i5_reg_1517 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_13_i6_reg_1522 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_3_i7_reg_1527 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_12_i8_reg_1532 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_4_i9_reg_1537 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_11_i1_reg_1542 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_5_i1_reg_1547 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_10_i1_reg_1552 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_6_i1_reg_1557 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_9_i1_reg_1562 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_7_i1_reg_1567 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_8_i1_reg_1572 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln266_fu_909_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln266_reg_1580 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal xor_ln276_fu_935_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln276_reg_1585 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal xor_ln277_fu_941_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln277_reg_1590 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln278_fu_947_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln278_reg_1595 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln279_fu_953_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln279_reg_1600 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln280_fu_959_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln280_reg_1605 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln281_fu_965_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln281_reg_1610 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln282_fu_971_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln282_reg_1615 : STD_LOGIC_VECTOR (127 downto 0);
    signal out_fu_1033_p17 : STD_LOGIC_VECTOR (127 downto 0);
    signal out_reg_1662 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal out_1_fu_1054_p17 : STD_LOGIC_VECTOR (127 downto 0);
    signal out_1_reg_1667 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_s_fu_1139_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_s_reg_1672 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln451_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_stream_last_V_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_convert_endian_128_hw_fu_331_ap_ready : STD_LOGIC;
    signal grp_convert_endian_128_hw_fu_331_val_r : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_convert_endian_128_hw_fu_331_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_convert_endian_128_hw_fu_336_ap_ready : STD_LOGIC;
    signal grp_convert_endian_128_hw_fu_336_val_r : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_convert_endian_128_hw_fu_336_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal val_5_convert_endian_128_hw_fu_341_ap_ready : STD_LOGIC;
    signal val_7_convert_endian_128_hw_fu_346_ap_ready : STD_LOGIC;
    signal val_9_convert_endian_128_hw_fu_351_ap_ready : STD_LOGIC;
    signal val_9_convert_endian_128_hw_fu_351_val_r : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_input_r_TREADY : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_grp_convert_endian_128_hw_fu_331_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_input_r_TREADY : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_grp_convert_endian_128_hw_fu_331_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_ce : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce1 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_ce : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_we0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_ce : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_ce : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_idle : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_ready : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TREADY : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TKEEP : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out_ap_vld : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_ce0 : STD_LOGIC;
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_grp_convert_endian_128_hw_fu_331_p_din1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_hw_AES_fu_1690_ap_start : STD_LOGIC;
    signal grp_hw_AES_fu_1690_ap_done : STD_LOGIC;
    signal grp_hw_AES_fu_1690_ap_idle : STD_LOGIC;
    signal grp_hw_AES_fu_1690_ap_ready : STD_LOGIC;
    signal grp_hw_AES_fu_1690_ap_ce : STD_LOGIC;
    signal grp_hw_AES_fu_1690_state : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_hw_AES_fu_1690_key : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_hw_AES_fu_1690_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln317_2_fu_1111_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln318_1_fu_1124_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state18 : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_block_state20 : BOOLEAN;
    signal ap_block_state20_io : BOOLEAN;
    signal sub_ln380_fu_553_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln380_fu_559_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal add_ln380_fu_563_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal sub_ln403_fu_579_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln403_fu_585_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal add_ln403_fu_589_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln317_1_fu_1105_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln317_fu_1099_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln318_fu_1118_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_fu_1131_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal regslice_both_output_r_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state21 : BOOLEAN;
    signal ap_block_state21_io : BOOLEAN;
    signal regslice_both_input_r_V_data_V_U_apdone_blk : STD_LOGIC;
    signal input_r_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal input_r_TVALID_int_regslice : STD_LOGIC;
    signal input_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_r_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_r_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal input_r_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_input_r_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_r_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_r_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal input_r_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_input_r_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_r_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_input_r_V_last_V_U_apdone_blk : STD_LOGIC;
    signal input_r_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_input_r_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_input_r_V_last_V_U_ack_in : STD_LOGIC;
    signal output_r_TDATA_int_regslice : STD_LOGIC_VECTOR (511 downto 0);
    signal output_r_TVALID_int_regslice : STD_LOGIC;
    signal output_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_r_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_r_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal output_r_TKEEP_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_output_r_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_r_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_r_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal output_r_TSTRB_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal regslice_both_output_r_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_r_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_r_V_last_V_U_apdone_blk : STD_LOGIC;
    signal output_r_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_output_r_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_r_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Rocca_S_hw_v2_convert_endian_128_hw IS
    port (
        ap_ready : OUT STD_LOGIC;
        val_r : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_ad_reading IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_TVALID : IN STD_LOGIC;
        tmp_data_V_4 : IN STD_LOGIC_VECTOR (511 downto 0);
        trunc_ln1 : IN STD_LOGIC_VECTOR (120 downto 0);
        input_r_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        input_r_TREADY : OUT STD_LOGIC;
        input_r_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
        input_r_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        temp_V_13_out : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_V_13_out_ap_vld : OUT STD_LOGIC;
        hw_AD_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        hw_AD_ce0 : OUT STD_LOGIC;
        hw_AD_we0 : OUT STD_LOGIC;
        hw_AD_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_331_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_331_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_331_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_message_reading IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_TVALID : IN STD_LOGIC;
        temp_V_13_reload : IN STD_LOGIC_VECTOR (511 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (120 downto 0);
        input_r_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        input_r_TREADY : OUT STD_LOGIC;
        input_r_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
        input_r_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        input_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        temp_V_14_out : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_V_14_out_ap_vld : OUT STD_LOGIC;
        hw_M_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_M_0_ce0 : OUT STD_LOGIC;
        hw_M_0_we0 : OUT STD_LOGIC;
        hw_M_0_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_M_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_M_1_ce0 : OUT STD_LOGIC;
        hw_M_1_we0 : OUT STD_LOGIC;
        hw_M_1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_331_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_331_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_331_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xor_ln266 : IN STD_LOGIC_VECTOR (127 downto 0);
        val_5 : IN STD_LOGIC_VECTOR (127 downto 0);
        val_7 : IN STD_LOGIC_VECTOR (127 downto 0);
        val_9 : IN STD_LOGIC_VECTOR (127 downto 0);
        call8_i_i787_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call8_i_i787_out_ap_vld : OUT STD_LOGIC;
        call6_i_i784_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call6_i_i784_out_ap_vld : OUT STD_LOGIC;
        call4_i_i781_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call4_i_i781_out_ap_vld : OUT STD_LOGIC;
        call2_i_i778_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call2_i_i778_out_ap_vld : OUT STD_LOGIC;
        xor_i_i775_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        xor_i_i775_out_ap_vld : OUT STD_LOGIC;
        call_i_i772_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call_i_i772_out_ap_vld : OUT STD_LOGIC;
        call10_i_i769_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call10_i_i769_out_ap_vld : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_ce : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_start : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_ready : IN STD_LOGIC;
        grp_hw_AES_fu_1690_p_done : IN STD_LOGIC;
        grp_hw_AES_fu_1690_p_idle : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xor_ln281 : IN STD_LOGIC_VECTOR (127 downto 0);
        xor_ln280 : IN STD_LOGIC_VECTOR (127 downto 0);
        xor_ln279 : IN STD_LOGIC_VECTOR (127 downto 0);
        xor_ln278 : IN STD_LOGIC_VECTOR (127 downto 0);
        xor_ln276 : IN STD_LOGIC_VECTOR (127 downto 0);
        xor_ln277 : IN STD_LOGIC_VECTOR (127 downto 0);
        xor_ln282 : IN STD_LOGIC_VECTOR (127 downto 0);
        trunc_ln1 : IN STD_LOGIC_VECTOR (120 downto 0);
        call8_i_i694767_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call8_i_i694767_out_ap_vld : OUT STD_LOGIC;
        call6_i_i693765_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call6_i_i693765_out_ap_vld : OUT STD_LOGIC;
        call4_i_i692763_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call4_i_i692763_out_ap_vld : OUT STD_LOGIC;
        call2_i_i691761_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call2_i_i691761_out_ap_vld : OUT STD_LOGIC;
        xor_i_i689759_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        xor_i_i689759_out_ap_vld : OUT STD_LOGIC;
        call_i_i690757_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call_i_i690757_out_ap_vld : OUT STD_LOGIC;
        call10_i_i695755_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call10_i_i695755_out_ap_vld : OUT STD_LOGIC;
        hw_AD_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        hw_AD_ce0 : OUT STD_LOGIC;
        hw_AD_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_AD_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        hw_AD_ce1 : OUT STD_LOGIC;
        hw_AD_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_ce : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_start : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_ready : IN STD_LOGIC;
        grp_hw_AES_fu_1690_p_done : IN STD_LOGIC;
        grp_hw_AES_fu_1690_p_idle : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        call_i_i690757_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call2_i_i691761_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call10_i_i695755_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call6_i_i693765_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        xor_i_i689759_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call8_i_i694767_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call4_i_i692763_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (120 downto 0);
        call_i_i709809_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call_i_i709809_out_ap_vld : OUT STD_LOGIC;
        call2_i_i710807_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call2_i_i710807_out_ap_vld : OUT STD_LOGIC;
        call10_i_i714805_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call10_i_i714805_out_ap_vld : OUT STD_LOGIC;
        call6_i_i712803_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call6_i_i712803_out_ap_vld : OUT STD_LOGIC;
        xor_i_i708801_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        xor_i_i708801_out_ap_vld : OUT STD_LOGIC;
        call8_i_i713799_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call8_i_i713799_out_ap_vld : OUT STD_LOGIC;
        call4_i_i711797_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call4_i_i711797_out_ap_vld : OUT STD_LOGIC;
        hw_M_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_M_0_ce0 : OUT STD_LOGIC;
        hw_M_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_C_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_C_0_ce0 : OUT STD_LOGIC;
        hw_C_0_we0 : OUT STD_LOGIC;
        hw_C_0_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        hw_M_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_M_1_ce0 : OUT STD_LOGIC;
        hw_M_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_C_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_C_1_ce0 : OUT STD_LOGIC;
        hw_C_1_we0 : OUT STD_LOGIC;
        hw_C_1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_ce : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_start : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_ready : IN STD_LOGIC;
        grp_hw_AES_fu_1690_p_done : IN STD_LOGIC;
        grp_hw_AES_fu_1690_p_idle : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        call8_i_i713799_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call6_i_i712803_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call4_i_i711797_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call2_i_i710807_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        xor_i_i708801_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call_i_i709809_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        call10_i_i714805_reload : IN STD_LOGIC_VECTOR (127 downto 0);
        out_r : IN STD_LOGIC_VECTOR (127 downto 0);
        out_1 : IN STD_LOGIC_VECTOR (127 downto 0);
        call8_i_i724752_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call8_i_i724752_out_ap_vld : OUT STD_LOGIC;
        call6_i_i723749_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call6_i_i723749_out_ap_vld : OUT STD_LOGIC;
        call4_i_i722746_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call4_i_i722746_out_ap_vld : OUT STD_LOGIC;
        call2_i_i721743_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call2_i_i721743_out_ap_vld : OUT STD_LOGIC;
        xor_i_i719740_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        xor_i_i719740_out_ap_vld : OUT STD_LOGIC;
        call_i_i720737_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call_i_i720737_out_ap_vld : OUT STD_LOGIC;
        call10_i_i725734_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        call10_i_i725734_out_ap_vld : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_hw_AES_fu_1690_p_ce : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_start : OUT STD_LOGIC;
        grp_hw_AES_fu_1690_p_ready : IN STD_LOGIC;
        grp_hw_AES_fu_1690_p_done : IN STD_LOGIC;
        grp_hw_AES_fu_1690_p_idle : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_r_TREADY : IN STD_LOGIC;
        p_Result_s : IN STD_LOGIC_VECTOR (511 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (120 downto 0);
        output_r_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        output_r_TVALID : OUT STD_LOGIC;
        output_r_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        temp_V_15_out : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_V_15_out_ap_vld : OUT STD_LOGIC;
        hw_C_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_C_0_ce0 : OUT STD_LOGIC;
        hw_C_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        hw_C_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hw_C_1_ce0 : OUT STD_LOGIC;
        hw_C_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_331_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_331_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
        grp_convert_endian_128_hw_fu_331_p_ready : IN STD_LOGIC );
    end component;


    component Rocca_S_hw_v2_hw_AES IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        state : IN STD_LOGIC_VECTOR (127 downto 0);
        key : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_hw_AD_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    hw_AD_U : component Rocca_S_hw_v2_hw_AD_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_AD_address0,
        ce0 => hw_AD_ce0,
        we0 => hw_AD_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_d0,
        q0 => hw_AD_q0,
        address1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address1,
        ce1 => hw_AD_ce1,
        q1 => hw_AD_q1);

    hw_M_0_U : component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_M_0_address0,
        ce0 => hw_M_0_ce0,
        we0 => hw_M_0_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_d0,
        q0 => hw_M_0_q0);

    hw_M_1_U : component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_M_1_address0,
        ce0 => hw_M_1_ce0,
        we0 => hw_M_1_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_d0,
        q0 => hw_M_1_q0);

    hw_C_0_U : component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_C_0_address0,
        ce0 => hw_C_0_ce0,
        we0 => hw_C_0_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_d0,
        q0 => hw_C_0_q0);

    hw_C_1_U : component Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hw_C_1_address0,
        ce0 => hw_C_1_ce0,
        we0 => hw_C_1_we0,
        d0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_d0,
        q0 => hw_C_1_q0);

    grp_convert_endian_128_hw_fu_331 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => grp_convert_endian_128_hw_fu_331_ap_ready,
        val_r => grp_convert_endian_128_hw_fu_331_val_r,
        ap_return => grp_convert_endian_128_hw_fu_331_ap_return);

    grp_convert_endian_128_hw_fu_336 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => grp_convert_endian_128_hw_fu_336_ap_ready,
        val_r => grp_convert_endian_128_hw_fu_336_val_r,
        ap_return => grp_convert_endian_128_hw_fu_336_ap_return);

    val_5_convert_endian_128_hw_fu_341 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => val_5_convert_endian_128_hw_fu_341_ap_ready,
        val_r => val_4_reg_1364,
        ap_return => val_5_convert_endian_128_hw_fu_341_ap_return);

    val_7_convert_endian_128_hw_fu_346 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => val_7_convert_endian_128_hw_fu_346_ap_ready,
        val_r => val_6_reg_1369,
        ap_return => val_7_convert_endian_128_hw_fu_346_ap_return);

    val_9_convert_endian_128_hw_fu_351 : component Rocca_S_hw_v2_convert_endian_128_hw
    port map (
        ap_ready => val_9_convert_endian_128_hw_fu_351_ap_ready,
        val_r => val_9_convert_endian_128_hw_fu_351_val_r,
        ap_return => val_9_convert_endian_128_hw_fu_351_ap_return);

    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_ad_reading
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_ready,
        input_r_TVALID => input_r_TVALID_int_regslice,
        tmp_data_V_4 => tmp_data_V_2_reg_1402,
        trunc_ln1 => trunc_ln1_reg_1413,
        input_r_TDATA => input_r_TDATA_int_regslice,
        input_r_TREADY => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_input_r_TREADY,
        input_r_TKEEP => input_r_TKEEP_int_regslice,
        input_r_TSTRB => input_r_TSTRB_int_regslice,
        input_r_TLAST => input_r_TLAST_int_regslice,
        temp_V_13_out => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out,
        temp_V_13_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out_ap_vld,
        hw_AD_address0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_address0,
        hw_AD_ce0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_ce0,
        hw_AD_we0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_we0,
        hw_AD_d0 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_d0,
        grp_convert_endian_128_hw_fu_331_p_din1 => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_grp_convert_endian_128_hw_fu_331_p_din1,
        grp_convert_endian_128_hw_fu_331_p_dout0 => grp_convert_endian_128_hw_fu_331_ap_return,
        grp_convert_endian_128_hw_fu_331_p_ready => grp_convert_endian_128_hw_fu_331_ap_ready);

    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_message_reading
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_ready,
        input_r_TVALID => input_r_TVALID_int_regslice,
        temp_V_13_reload => grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_temp_V_13_out,
        trunc_ln2 => trunc_ln2_reg_1419,
        input_r_TDATA => input_r_TDATA_int_regslice,
        input_r_TREADY => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_input_r_TREADY,
        input_r_TKEEP => input_r_TKEEP_int_regslice,
        input_r_TSTRB => input_r_TSTRB_int_regslice,
        input_r_TLAST => input_r_TLAST_int_regslice,
        temp_V_14_out => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out,
        temp_V_14_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out_ap_vld,
        hw_M_0_address0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_address0,
        hw_M_0_ce0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_ce0,
        hw_M_0_we0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_we0,
        hw_M_0_d0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_d0,
        hw_M_1_address0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_address0,
        hw_M_1_ce0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_ce0,
        hw_M_1_we0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_we0,
        hw_M_1_d0 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_d0,
        grp_convert_endian_128_hw_fu_331_p_din1 => grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_grp_convert_endian_128_hw_fu_331_p_din1,
        grp_convert_endian_128_hw_fu_331_p_dout0 => grp_convert_endian_128_hw_fu_331_ap_return,
        grp_convert_endian_128_hw_fu_331_p_ready => grp_convert_endian_128_hw_fu_331_ap_ready);

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_ready,
        xor_ln266 => xor_ln266_reg_1580,
        val_5 => val_5_reg_1384,
        val_7 => val_7_reg_1393,
        val_9 => val_9_reg_1407,
        call8_i_i787_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out,
        call8_i_i787_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out_ap_vld,
        call6_i_i784_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out,
        call6_i_i784_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out_ap_vld,
        call4_i_i781_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out,
        call4_i_i781_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out_ap_vld,
        call2_i_i778_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out,
        call2_i_i778_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out_ap_vld,
        xor_i_i775_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out,
        xor_i_i775_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out_ap_vld,
        call_i_i772_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out,
        call_i_i772_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out_ap_vld,
        call10_i_i769_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out,
        call10_i_i769_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out_ap_vld,
        grp_hw_AES_fu_1690_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din1,
        grp_hw_AES_fu_1690_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din2,
        grp_hw_AES_fu_1690_p_dout0 => grp_hw_AES_fu_1690_ap_return,
        grp_hw_AES_fu_1690_p_ce => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_ce,
        grp_hw_AES_fu_1690_p_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_start,
        grp_hw_AES_fu_1690_p_ready => grp_hw_AES_fu_1690_ap_ready,
        grp_hw_AES_fu_1690_p_done => grp_hw_AES_fu_1690_ap_done,
        grp_hw_AES_fu_1690_p_idle => grp_hw_AES_fu_1690_ap_idle);

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_ready,
        xor_ln281 => xor_ln281_reg_1610,
        xor_ln280 => xor_ln280_reg_1605,
        xor_ln279 => xor_ln279_reg_1600,
        xor_ln278 => xor_ln278_reg_1595,
        xor_ln276 => xor_ln276_reg_1585,
        xor_ln277 => xor_ln277_reg_1590,
        xor_ln282 => xor_ln282_reg_1615,
        trunc_ln1 => trunc_ln1_reg_1413,
        call8_i_i694767_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out,
        call8_i_i694767_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out_ap_vld,
        call6_i_i693765_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out,
        call6_i_i693765_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out_ap_vld,
        call4_i_i692763_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out,
        call4_i_i692763_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out_ap_vld,
        call2_i_i691761_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out,
        call2_i_i691761_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out_ap_vld,
        xor_i_i689759_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out,
        xor_i_i689759_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out_ap_vld,
        call_i_i690757_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out,
        call_i_i690757_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out_ap_vld,
        call10_i_i695755_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out,
        call10_i_i695755_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out_ap_vld,
        hw_AD_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address0,
        hw_AD_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce0,
        hw_AD_q0 => hw_AD_q0,
        hw_AD_address1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address1,
        hw_AD_ce1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce1,
        hw_AD_q1 => hw_AD_q1,
        grp_hw_AES_fu_1690_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din1,
        grp_hw_AES_fu_1690_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din2,
        grp_hw_AES_fu_1690_p_dout0 => grp_hw_AES_fu_1690_ap_return,
        grp_hw_AES_fu_1690_p_ce => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_ce,
        grp_hw_AES_fu_1690_p_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_start,
        grp_hw_AES_fu_1690_p_ready => grp_hw_AES_fu_1690_ap_ready,
        grp_hw_AES_fu_1690_p_done => grp_hw_AES_fu_1690_ap_done,
        grp_hw_AES_fu_1690_p_idle => grp_hw_AES_fu_1690_ap_idle);

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_ready,
        call_i_i690757_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call_i_i690757_out,
        call2_i_i691761_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call2_i_i691761_out,
        call10_i_i695755_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call10_i_i695755_out,
        call6_i_i693765_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call6_i_i693765_out,
        xor_i_i689759_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_xor_i_i689759_out,
        call8_i_i694767_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call8_i_i694767_out,
        call4_i_i692763_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_call4_i_i692763_out,
        trunc_ln2 => trunc_ln2_reg_1419,
        call_i_i709809_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out,
        call_i_i709809_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out_ap_vld,
        call2_i_i710807_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out,
        call2_i_i710807_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out_ap_vld,
        call10_i_i714805_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out,
        call10_i_i714805_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out_ap_vld,
        call6_i_i712803_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out,
        call6_i_i712803_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out_ap_vld,
        xor_i_i708801_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out,
        xor_i_i708801_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out_ap_vld,
        call8_i_i713799_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out,
        call8_i_i713799_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out_ap_vld,
        call4_i_i711797_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out,
        call4_i_i711797_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out_ap_vld,
        hw_M_0_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_address0,
        hw_M_0_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_ce0,
        hw_M_0_q0 => hw_M_0_q0,
        hw_C_0_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_address0,
        hw_C_0_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_ce0,
        hw_C_0_we0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_we0,
        hw_C_0_d0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_d0,
        hw_M_1_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_address0,
        hw_M_1_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_ce0,
        hw_M_1_q0 => hw_M_1_q0,
        hw_C_1_address0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_address0,
        hw_C_1_ce0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_ce0,
        hw_C_1_we0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_we0,
        hw_C_1_d0 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_d0,
        grp_hw_AES_fu_1690_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din1,
        grp_hw_AES_fu_1690_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din2,
        grp_hw_AES_fu_1690_p_dout0 => grp_hw_AES_fu_1690_ap_return,
        grp_hw_AES_fu_1690_p_ce => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_ce,
        grp_hw_AES_fu_1690_p_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_start,
        grp_hw_AES_fu_1690_p_ready => grp_hw_AES_fu_1690_ap_ready,
        grp_hw_AES_fu_1690_p_done => grp_hw_AES_fu_1690_ap_done,
        grp_hw_AES_fu_1690_p_idle => grp_hw_AES_fu_1690_ap_idle);

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_ready,
        call8_i_i713799_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call8_i_i713799_out,
        call6_i_i712803_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call6_i_i712803_out,
        call4_i_i711797_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call4_i_i711797_out,
        call2_i_i710807_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call2_i_i710807_out,
        xor_i_i708801_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_xor_i_i708801_out,
        call_i_i709809_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call_i_i709809_out,
        call10_i_i714805_reload => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_call10_i_i714805_out,
        out_r => out_reg_1662,
        out_1 => out_1_reg_1667,
        call8_i_i724752_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out,
        call8_i_i724752_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out_ap_vld,
        call6_i_i723749_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out,
        call6_i_i723749_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out_ap_vld,
        call4_i_i722746_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out,
        call4_i_i722746_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out_ap_vld,
        call2_i_i721743_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out,
        call2_i_i721743_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out_ap_vld,
        xor_i_i719740_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out,
        xor_i_i719740_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out_ap_vld,
        call_i_i720737_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out,
        call_i_i720737_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out_ap_vld,
        call10_i_i725734_out => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out,
        call10_i_i725734_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out_ap_vld,
        grp_hw_AES_fu_1690_p_din1 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din1,
        grp_hw_AES_fu_1690_p_din2 => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din2,
        grp_hw_AES_fu_1690_p_dout0 => grp_hw_AES_fu_1690_ap_return,
        grp_hw_AES_fu_1690_p_ce => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_ce,
        grp_hw_AES_fu_1690_p_start => grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_start,
        grp_hw_AES_fu_1690_p_ready => grp_hw_AES_fu_1690_ap_ready,
        grp_hw_AES_fu_1690_p_done => grp_hw_AES_fu_1690_ap_done,
        grp_hw_AES_fu_1690_p_idle => grp_hw_AES_fu_1690_ap_idle);

    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483 : component Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start,
        ap_done => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done,
        ap_idle => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_idle,
        ap_ready => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_ready,
        output_r_TREADY => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TREADY,
        p_Result_s => p_Result_s_reg_1672,
        trunc_ln2 => trunc_ln2_reg_1419,
        output_r_TDATA => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TDATA,
        output_r_TVALID => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID,
        output_r_TKEEP => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TKEEP,
        output_r_TSTRB => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TSTRB,
        output_r_TLAST => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TLAST,
        temp_V_15_out => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out,
        temp_V_15_out_ap_vld => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out_ap_vld,
        hw_C_0_address0 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_address0,
        hw_C_0_ce0 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_ce0,
        hw_C_0_q0 => hw_C_0_q0,
        hw_C_1_address0 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_address0,
        hw_C_1_ce0 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_ce0,
        hw_C_1_q0 => hw_C_1_q0,
        grp_convert_endian_128_hw_fu_331_p_din1 => grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_grp_convert_endian_128_hw_fu_331_p_din1,
        grp_convert_endian_128_hw_fu_331_p_dout0 => grp_convert_endian_128_hw_fu_331_ap_return,
        grp_convert_endian_128_hw_fu_331_p_ready => grp_convert_endian_128_hw_fu_331_ap_ready);

    grp_hw_AES_fu_1690 : component Rocca_S_hw_v2_hw_AES
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hw_AES_fu_1690_ap_start,
        ap_done => grp_hw_AES_fu_1690_ap_done,
        ap_idle => grp_hw_AES_fu_1690_ap_idle,
        ap_ready => grp_hw_AES_fu_1690_ap_ready,
        ap_ce => grp_hw_AES_fu_1690_ap_ce,
        state => grp_hw_AES_fu_1690_state,
        key => grp_hw_AES_fu_1690_key,
        ap_return => grp_hw_AES_fu_1690_ap_return);

    regslice_both_input_r_V_data_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TDATA,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_V_data_V_U_ack_in,
        data_out => input_r_TDATA_int_regslice,
        vld_out => input_r_TVALID_int_regslice,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_V_data_V_U_apdone_blk);

    regslice_both_input_r_V_keep_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TKEEP,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_V_keep_V_U_ack_in,
        data_out => input_r_TKEEP_int_regslice,
        vld_out => regslice_both_input_r_V_keep_V_U_vld_out,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_V_keep_V_U_apdone_blk);

    regslice_both_input_r_V_strb_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TSTRB,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_V_strb_V_U_ack_in,
        data_out => input_r_TSTRB_int_regslice,
        vld_out => regslice_both_input_r_V_strb_V_U_vld_out,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_V_strb_V_U_apdone_blk);

    regslice_both_input_r_V_last_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TLAST,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_V_last_V_U_ack_in,
        data_out => input_r_TLAST_int_regslice,
        vld_out => regslice_both_input_r_V_last_V_U_vld_out,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_V_last_V_U_apdone_blk);

    regslice_both_output_r_V_data_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TDATA_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => output_r_TREADY_int_regslice,
        data_out => output_r_TDATA,
        vld_out => regslice_both_output_r_V_data_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_V_data_V_U_apdone_blk);

    regslice_both_output_r_V_keep_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TKEEP_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => regslice_both_output_r_V_keep_V_U_ack_in_dummy,
        data_out => output_r_TKEEP,
        vld_out => regslice_both_output_r_V_keep_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_V_keep_V_U_apdone_blk);

    regslice_both_output_r_V_strb_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TSTRB_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => regslice_both_output_r_V_strb_V_U_ack_in_dummy,
        data_out => output_r_TSTRB,
        vld_out => regslice_both_output_r_V_strb_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_V_strb_V_U_apdone_blk);

    regslice_both_output_r_V_last_V_U : component Rocca_S_hw_v2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TLAST_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => regslice_both_output_r_V_last_V_U_ack_in_dummy,
        data_out => output_r_TLAST,
        vld_out => regslice_both_output_r_V_last_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state18) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_ready = ap_const_logic_1)) then 
                    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                icmp_ln451_reg_1678 <= icmp_ln451_fu_1152_p2;
                p_Result_s_reg_1672 <= p_Result_s_fu_1139_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                num_10_i1_reg_1552 <= grp_convert_endian_128_hw_fu_336_ap_return(87 downto 80);
                num_10_i_reg_1477 <= grp_convert_endian_128_hw_fu_331_ap_return(87 downto 80);
                num_11_i1_reg_1542 <= grp_convert_endian_128_hw_fu_336_ap_return(95 downto 88);
                num_11_i_reg_1467 <= grp_convert_endian_128_hw_fu_331_ap_return(95 downto 88);
                num_12_i8_reg_1532 <= grp_convert_endian_128_hw_fu_336_ap_return(103 downto 96);
                num_12_i_reg_1457 <= grp_convert_endian_128_hw_fu_331_ap_return(103 downto 96);
                num_13_i6_reg_1522 <= grp_convert_endian_128_hw_fu_336_ap_return(111 downto 104);
                num_13_i_reg_1447 <= grp_convert_endian_128_hw_fu_331_ap_return(111 downto 104);
                num_14_i4_reg_1512 <= grp_convert_endian_128_hw_fu_336_ap_return(119 downto 112);
                num_14_i_reg_1437 <= grp_convert_endian_128_hw_fu_331_ap_return(119 downto 112);
                num_1_i3_reg_1507 <= grp_convert_endian_128_hw_fu_336_ap_return(15 downto 8);
                num_1_i_reg_1432 <= grp_convert_endian_128_hw_fu_331_ap_return(15 downto 8);
                num_2_i5_reg_1517 <= grp_convert_endian_128_hw_fu_336_ap_return(23 downto 16);
                num_2_i_reg_1442 <= grp_convert_endian_128_hw_fu_331_ap_return(23 downto 16);
                num_3_i7_reg_1527 <= grp_convert_endian_128_hw_fu_336_ap_return(31 downto 24);
                num_3_i_reg_1452 <= grp_convert_endian_128_hw_fu_331_ap_return(31 downto 24);
                num_4_i9_reg_1537 <= grp_convert_endian_128_hw_fu_336_ap_return(39 downto 32);
                num_4_i_reg_1462 <= grp_convert_endian_128_hw_fu_331_ap_return(39 downto 32);
                num_5_i1_reg_1547 <= grp_convert_endian_128_hw_fu_336_ap_return(47 downto 40);
                num_5_i_reg_1472 <= grp_convert_endian_128_hw_fu_331_ap_return(47 downto 40);
                num_6_i1_reg_1557 <= grp_convert_endian_128_hw_fu_336_ap_return(55 downto 48);
                num_6_i_reg_1482 <= grp_convert_endian_128_hw_fu_331_ap_return(55 downto 48);
                num_7_i1_reg_1567 <= grp_convert_endian_128_hw_fu_336_ap_return(63 downto 56);
                num_7_i_reg_1492 <= grp_convert_endian_128_hw_fu_331_ap_return(63 downto 56);
                num_8_i1_reg_1572 <= grp_convert_endian_128_hw_fu_336_ap_return(71 downto 64);
                num_8_i_reg_1497 <= grp_convert_endian_128_hw_fu_331_ap_return(71 downto 64);
                num_9_i1_reg_1562 <= grp_convert_endian_128_hw_fu_336_ap_return(79 downto 72);
                num_9_i_reg_1487 <= grp_convert_endian_128_hw_fu_331_ap_return(79 downto 72);
                num_i2_reg_1502 <= grp_convert_endian_128_hw_fu_336_ap_return(127 downto 120);
                num_i_reg_1427 <= grp_convert_endian_128_hw_fu_331_ap_return(127 downto 120);
                tmp_data_V_2_reg_1402 <= input_r_TDATA_int_regslice;
                trunc_ln1_reg_1413 <= add_ln380_fu_563_p2(127 downto 7);
                trunc_ln2_reg_1419 <= add_ln403_fu_589_p2(127 downto 7);
                trunc_ln322_1_reg_1379 <= trunc_ln322_1_fu_544_p1;
                trunc_ln322_reg_1374 <= trunc_ln322_fu_540_p1;
                val_5_reg_1384 <= val_5_convert_endian_128_hw_fu_341_ap_return;
                val_7_reg_1393 <= val_7_convert_endian_128_hw_fu_346_ap_return;
                val_9_reg_1407 <= val_9_convert_endian_128_hw_fu_351_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                out_1_reg_1667 <= out_1_fu_1054_p17;
                out_reg_1662 <= out_fu_1033_p17;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                val_2_reg_1359 <= input_r_TDATA_int_regslice(255 downto 128);
                val_4_reg_1364 <= input_r_TDATA_int_regslice(383 downto 256);
                val_6_reg_1369 <= input_r_TDATA_int_regslice(511 downto 384);
                val_reg_1354 <= val_fu_506_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                xor_ln266_reg_1580 <= xor_ln266_fu_909_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                xor_ln276_reg_1585 <= xor_ln276_fu_935_p2;
                xor_ln277_reg_1590 <= xor_ln277_fu_941_p2;
                xor_ln278_reg_1595 <= xor_ln278_fu_947_p2;
                xor_ln279_reg_1600 <= xor_ln279_fu_953_p2;
                xor_ln280_reg_1605 <= xor_ln280_fu_959_p2;
                xor_ln281_reg_1610 <= xor_ln281_fu_965_p2;
                xor_ln282_reg_1615 <= xor_ln282_fu_971_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, icmp_ln451_reg_1678, ap_CS_fsm_state21, grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done, grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_block_state20_io, regslice_both_output_r_V_data_V_U_apdone_blk, ap_block_state21_io, input_r_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if ((not(((ap_const_boolean_1 = ap_block_state20_io) or ((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                if ((not(((ap_const_boolean_1 = ap_block_state21_io) or (regslice_both_output_r_V_data_V_U_apdone_blk = ap_const_logic_1) or ((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln380_fu_563_p2 <= std_logic_vector(unsigned(zext_ln380_fu_559_p1) + unsigned(grp_convert_endian_128_hw_fu_331_ap_return));
    add_ln403_fu_589_p2 <= std_logic_vector(unsigned(zext_ln403_fu_585_p1) + unsigned(grp_convert_endian_128_hw_fu_336_ap_return));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state18 <= ap_NS_fsm(17);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state17_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(input_r_TVALID_int_regslice)
    begin
        if ((input_r_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(icmp_ln451_reg_1678, ap_block_state20_io, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state20_io) or ((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1)))) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state21_blk_assign_proc : process(icmp_ln451_reg_1678, regslice_both_output_r_V_data_V_U_apdone_blk, ap_block_state21_io, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state21_io) or (regslice_both_output_r_V_data_V_U_apdone_blk = ap_const_logic_1) or ((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1)))) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(input_r_TVALID_int_regslice)
    begin
        if ((input_r_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done)
    begin
        if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state20_assign_proc : process(icmp_ln451_reg_1678, output_r_TREADY_int_regslice)
    begin
                ap_block_state20 <= ((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1));
    end process;


    ap_block_state20_io_assign_proc : process(icmp_ln451_reg_1678, output_r_TREADY_int_regslice)
    begin
                ap_block_state20_io <= ((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1));
    end process;


    ap_block_state21_assign_proc : process(icmp_ln451_reg_1678, regslice_both_output_r_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
                ap_block_state21 <= ((regslice_both_output_r_V_data_V_U_apdone_blk = ap_const_logic_1) or ((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1)));
    end process;


    ap_block_state21_io_assign_proc : process(icmp_ln451_reg_1678, output_r_TREADY_int_regslice)
    begin
                ap_block_state21_io <= ((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_ap_start_reg;
    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TREADY <= (output_r_TREADY_int_regslice and ap_CS_fsm_state19);
    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_ap_start_reg;

    grp_convert_endian_128_hw_fu_331_val_r_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state16, val_reg_1354, grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_grp_convert_endian_128_hw_fu_331_p_din1, grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_grp_convert_endian_128_hw_fu_331_p_din1, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_grp_convert_endian_128_hw_fu_331_p_din1, xor_ln317_2_fu_1111_p2, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_convert_endian_128_hw_fu_331_val_r <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_grp_convert_endian_128_hw_fu_331_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_convert_endian_128_hw_fu_331_val_r <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_grp_convert_endian_128_hw_fu_331_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_convert_endian_128_hw_fu_331_val_r <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_grp_convert_endian_128_hw_fu_331_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_convert_endian_128_hw_fu_331_val_r <= xor_ln317_2_fu_1111_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_convert_endian_128_hw_fu_331_val_r <= val_reg_1354;
        else 
            grp_convert_endian_128_hw_fu_331_val_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_convert_endian_128_hw_fu_336_val_r_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state16, val_2_reg_1359, xor_ln318_1_fu_1124_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_convert_endian_128_hw_fu_336_val_r <= xor_ln318_1_fu_1124_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_convert_endian_128_hw_fu_336_val_r <= val_2_reg_1359;
        else 
            grp_convert_endian_128_hw_fu_336_val_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_hw_AES_fu_1690_ap_ce_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_ce, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_ce, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_ce, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_hw_AES_fu_1690_ap_ce <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_hw_AES_fu_1690_ap_ce <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_hw_AES_fu_1690_ap_ce <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_hw_AES_fu_1690_ap_ce <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_ce;
        else 
            grp_hw_AES_fu_1690_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_hw_AES_fu_1690_ap_start_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_start, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_start, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_start, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_start, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_hw_AES_fu_1690_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_hw_AES_fu_1690_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_hw_AES_fu_1690_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_hw_AES_fu_1690_ap_start <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_start;
        else 
            grp_hw_AES_fu_1690_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_hw_AES_fu_1690_key_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din2, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din2, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_hw_AES_fu_1690_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_hw_AES_fu_1690_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_hw_AES_fu_1690_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_hw_AES_fu_1690_key <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din2;
        else 
            grp_hw_AES_fu_1690_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_hw_AES_fu_1690_state_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din1, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_hw_AES_fu_1690_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_grp_hw_AES_fu_1690_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_hw_AES_fu_1690_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_grp_hw_AES_fu_1690_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_hw_AES_fu_1690_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_grp_hw_AES_fu_1690_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_hw_AES_fu_1690_state <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_grp_hw_AES_fu_1690_p_din1;
        else 
            grp_hw_AES_fu_1690_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hw_AD_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_address0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_AD_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hw_AD_address0 <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_address0;
        else 
            hw_AD_address0 <= "XXXXXX";
        end if; 
    end process;


    hw_AD_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_ce0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_AD_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hw_AD_ce0 <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_ce0;
        else 
            hw_AD_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_AD_ce1_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hw_AD_ce1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_409_hw_AD_ce1;
        else 
            hw_AD_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    hw_AD_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hw_AD_we0 <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_hw_AD_we0;
        else 
            hw_AD_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_C_0_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_address0, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_address0, ap_CS_fsm_state13, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            hw_C_0_address0 <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_C_0_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_address0;
        else 
            hw_C_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    hw_C_0_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_ce0, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            hw_C_0_ce0 <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_C_0_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_ce0;
        else 
            hw_C_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_C_0_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_C_0_we0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_0_we0;
        else 
            hw_C_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_C_1_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_address0, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_address0, ap_CS_fsm_state13, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            hw_C_1_address0 <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_C_1_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_address0;
        else 
            hw_C_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    hw_C_1_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_ce0, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            hw_C_1_ce0 <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_hw_C_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_C_1_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_ce0;
        else 
            hw_C_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_C_1_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_C_1_we0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_C_1_we0;
        else 
            hw_C_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_M_0_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_address0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_address0, ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_M_0_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_0_address0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_address0;
        else 
            hw_M_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    hw_M_0_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_ce0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_ce0, ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_M_0_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_0_ce0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_ce0;
        else 
            hw_M_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_M_0_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_0_we0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_0_we0;
        else 
            hw_M_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_M_1_address0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_address0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_M_1_address0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_1_address0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_address0;
        else 
            hw_M_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    hw_M_1_ce0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_ce0, grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            hw_M_1_ce0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_432_hw_M_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_1_ce0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_ce0;
        else 
            hw_M_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hw_M_1_we0_assign_proc : process(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hw_M_1_we0 <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_hw_M_1_we0;
        else 
            hw_M_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln451_fu_1152_p2 <= "0" when (trunc_ln2_reg_1419 = ap_const_lv121_0) else "1";

    input_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, input_r_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_r_TDATA_blk_n <= input_r_TVALID_int_regslice;
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_r_TREADY <= regslice_both_input_r_V_data_V_U_ack_in;

    input_r_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_input_r_TREADY, grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_input_r_TREADY, ap_CS_fsm_state4, ap_CS_fsm_state7, input_r_TVALID_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (input_r_TVALID_int_regslice = ap_const_logic_1)))) then 
            input_r_TREADY_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_r_TREADY_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_input_r_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_r_TREADY_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_356_input_r_TREADY;
        else 
            input_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    local_stream_last_V_fu_1157_p2 <= (icmp_ln451_fu_1152_p2 xor ap_const_lv1_1);
    out_1_fu_1054_p17 <= (((((((((((((((trunc_ln322_1_reg_1379 & num_1_i3_reg_1507) & num_2_i5_reg_1517) & num_3_i7_reg_1527) & num_4_i9_reg_1537) & num_5_i1_reg_1547) & num_6_i1_reg_1557) & num_7_i1_reg_1567) & num_8_i1_reg_1572) & num_9_i1_reg_1562) & num_10_i1_reg_1552) & num_11_i1_reg_1542) & num_12_i8_reg_1532) & num_13_i6_reg_1522) & num_14_i4_reg_1512) & num_i2_reg_1502);
    out_fu_1033_p17 <= (((((((((((((((trunc_ln322_reg_1374 & num_1_i_reg_1432) & num_2_i_reg_1442) & num_3_i_reg_1452) & num_4_i_reg_1462) & num_5_i_reg_1472) & num_6_i_reg_1482) & num_7_i_reg_1492) & num_8_i_reg_1497) & num_9_i_reg_1487) & num_10_i_reg_1477) & num_11_i_reg_1467) & num_12_i_reg_1457) & num_13_i_reg_1447) & num_14_i_reg_1437) & num_i_reg_1427);

    output_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state20, icmp_ln451_reg_1678, ap_CS_fsm_state21, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln451_reg_1678 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln451_reg_1678 = ap_const_lv1_1)))) then 
            output_r_TDATA_blk_n <= output_r_TREADY_int_regslice;
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    output_r_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state20, icmp_ln451_reg_1678, p_Result_s_fu_1139_p5, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TDATA, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out, ap_CS_fsm_state19, output_r_TREADY_int_regslice)
    begin
        if ((not(((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln451_reg_1678 = ap_const_lv1_1))) then 
            output_r_TDATA_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_temp_V_15_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
            output_r_TDATA_int_regslice <= p_Result_s_fu_1139_p5;
        elsif (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            output_r_TDATA_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TDATA;
        else 
            output_r_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state20, icmp_ln451_reg_1678, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TKEEP, ap_CS_fsm_state19, output_r_TREADY_int_regslice)
    begin
        if (((not(((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln451_reg_1678 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (output_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            output_r_TKEEP_int_regslice <= ap_const_lv64_FFFFFFFFFFFFFFFF;
        elsif (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            output_r_TKEEP_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TKEEP;
        else 
            output_r_TKEEP_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state20, icmp_ln451_reg_1678, local_stream_last_V_fu_1157_p2, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TLAST, ap_CS_fsm_state19, output_r_TREADY_int_regslice)
    begin
        if ((not(((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln451_reg_1678 = ap_const_lv1_1))) then 
            output_r_TLAST_int_regslice <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
            output_r_TLAST_int_regslice <= local_stream_last_V_fu_1157_p2;
        elsif (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            output_r_TLAST_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TLAST;
        else 
            output_r_TLAST_int_regslice <= "X";
        end if; 
    end process;


    output_r_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state20, icmp_ln451_reg_1678, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TSTRB, ap_CS_fsm_state19, output_r_TREADY_int_regslice)
    begin
        if (((not(((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln451_reg_1678 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (output_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            output_r_TSTRB_int_regslice <= ap_const_lv64_FFFFFFFFFFFFFFFF;
        elsif (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            output_r_TSTRB_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TSTRB;
        else 
            output_r_TSTRB_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    output_r_TVALID <= regslice_both_output_r_V_data_V_U_vld_out;

    output_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state20, icmp_ln451_reg_1678, grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID, ap_CS_fsm_state19, ap_block_state20_io, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state20_io) or ((output_r_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln451_reg_1678 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln451_reg_1678 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (output_r_TREADY_int_regslice = ap_const_logic_1)))) then 
            output_r_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            output_r_TVALID_int_regslice <= grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_483_output_r_TVALID;
        else 
            output_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_1139_p5 <= (grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_373_temp_V_14_out(511 downto 256) & tmp_fu_1131_p3);
    sub_ln380_fu_553_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln322_fu_540_p1));
    sub_ln403_fu_579_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln322_1_fu_544_p1));
    tmp_fu_1131_p3 <= (grp_convert_endian_128_hw_fu_336_ap_return & grp_convert_endian_128_hw_fu_331_ap_return);
    trunc_ln322_1_fu_544_p1 <= grp_convert_endian_128_hw_fu_336_ap_return(8 - 1 downto 0);
    trunc_ln322_fu_540_p1 <= grp_convert_endian_128_hw_fu_331_ap_return(8 - 1 downto 0);
    val_9_convert_endian_128_hw_fu_351_val_r <= input_r_TDATA_int_regslice(128 - 1 downto 0);
    val_fu_506_p1 <= input_r_TDATA_int_regslice(128 - 1 downto 0);
    xor_ln266_fu_909_p2 <= (val_9_reg_1407 xor val_7_reg_1393);
    xor_ln276_fu_935_p2 <= (val_5_reg_1384 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_xor_i_i775_out);
    xor_ln277_fu_941_p2 <= (val_5_reg_1384 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call_i_i772_out);
    xor_ln278_fu_947_p2 <= (val_7_reg_1393 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call2_i_i778_out);
    xor_ln279_fu_953_p2 <= (val_5_reg_1384 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call4_i_i781_out);
    xor_ln280_fu_959_p2 <= (val_5_reg_1384 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call6_i_i784_out);
    xor_ln281_fu_965_p2 <= (val_7_reg_1393 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call8_i_i787_out);
    xor_ln282_fu_971_p2 <= (val_7_reg_1393 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_392_call10_i_i769_out);
    xor_ln317_1_fu_1105_p2 <= (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call4_i_i722746_out xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call2_i_i721743_out);
    xor_ln317_2_fu_1111_p2 <= (xor_ln317_fu_1099_p2 xor xor_ln317_1_fu_1105_p2);
    xor_ln317_fu_1099_p2 <= (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_xor_i_i719740_out xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call_i_i720737_out);
    xor_ln318_1_fu_1124_p2 <= (xor_ln318_fu_1118_p2 xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call6_i_i723749_out);
    xor_ln318_fu_1118_p2 <= (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call8_i_i724752_out xor grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_461_call10_i_i725734_out);
    zext_ln380_fu_559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln380_fu_553_p2),128));
    zext_ln403_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln403_fu_579_p2),128));
end behav;
