#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec 23 13:29:50 2025
# Process ID: 37144
# Current directory: D:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.runs/design_1_matrixmul_FXP_0_0_synth_1
# Command line: vivado.exe -log design_1_matrixmul_FXP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matrixmul_FXP_0_0.tcl
# Log file: D:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.runs/design_1_matrixmul_FXP_0_0_synth_1/design_1_matrixmul_FXP_0_0.vds
# Journal file: D:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.runs/design_1_matrixmul_FXP_0_0_synth_1\vivado.jou
# Running On: DESKTOP-OO0S615, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16844 MB
#-----------------------------------------------------------
source design_1_matrixmul_FXP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1307.781 ; gain = 11.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vitis/IEP/Day_2/MM50FXP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_matrixmul_FXP_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39356
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matrixmul_FXP_0_0' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ip/design_1_matrixmul_FXP_0_0/synth/design_1_matrixmul_FXP_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_output_C_V_RAM_AUTO_1R1W' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_output_C_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_output_C_V_RAM_AUTO_1R1W' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_output_C_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_matrixmul_FXP_Pipeline_RA_L1_RA_L2' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_RA_L1_RA_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_flow_control_loop_pipe_sequential_init' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_flow_control_loop_pipe_sequential_init' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_matrixmul_FXP_Pipeline_RA_L1_RA_L2' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_RA_L1_RA_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_matrixmul_FXP_Pipeline_RB_L1_RB_L2' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_RB_L1_RB_L2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_matrixmul_FXP_Pipeline_RB_L1_RB_L2' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_RB_L1_RB_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_mul_6ns_7ns_12_1_1' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mul_6ns_7ns_12_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_mul_6ns_7ns_12_1_1' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mul_6ns_7ns_12_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_mul_24s_24s_37_1_1' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mul_24s_24s_37_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_mul_24s_24s_37_1_1' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mul_24s_24s_37_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_matrixmul_FXP_Pipeline_WC_L1_WC_L2' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_WC_L1_WC_L2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_matrixmul_FXP_Pipeline_WC_L1_WC_L2' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_WC_L1_WC_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_fpext_32ns_64_2_no_dsp_1' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/ip/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/ip/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_fpext_32ns_64_2_no_dsp_1' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_regslice_both' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_regslice_both' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_regslice_both__parameterized0' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_regslice_both__parameterized0' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_FXP_regslice_both__parameterized1' [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP_regslice_both__parameterized1' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_FXP' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrixmul_FXP_0_0' (0#1) [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ip/design_1_matrixmul_FXP_0_0/synth/design_1_matrixmul_FXP_0_0.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[31] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[30] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[29] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[28] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[27] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[26] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[25] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[24] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[23] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[22] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[21] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[20] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[19] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[18] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[17] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[16] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[15] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[14] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[13] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[12] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[11] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[10] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[9] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[8] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[5] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[4] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[3] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[2] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[1] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_14_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1381.898 ; gain = 74.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1381.898 ; gain = 74.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1381.898 ; gain = 74.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1381.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ip/design_1_matrixmul_FXP_0_0/constraints/matrixmul_FXP_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ip/design_1_matrixmul_FXP_0_0/constraints/matrixmul_FXP_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.runs/design_1_matrixmul_FXP_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.runs/design_1_matrixmul_FXP_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1408.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1422.523 ; gain = 13.953
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.523 ; gain = 114.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.523 ; gain = 114.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.runs/design_1_matrixmul_FXP_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.523 ; gain = 114.742
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'm_4_reg_703_reg' and it is trimmed from '63' to '23' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_WC_L1_WC_L2.v:433]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln1145_reg_678_reg' and it is trimmed from '24' to '5' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_matrixmul_FXP_Pipeline_WC_L1_WC_L2.v:412]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1422.523 ; gain = 114.742
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U36' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U53'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U37' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U54'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U38' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U55'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U39' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U56'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U40' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U57'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U41' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U58'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U42' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U59'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U43' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U60'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U44' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U61'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U45' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U62'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U46' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U63'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U47' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U64'
INFO: [Synth 8-223] decloning instance 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U48' (matrixmul_FXP_mul_24s_24s_37_1_1) to 'inst/grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_24s_24s_37_1_1_U65'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_2_no_dsp_1_U78/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/fpext_32ns_64_2_no_dsp_1_U78/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_2_no_dsp_1_U78/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/fpext_32ns_64_2_no_dsp_1_U78/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_2_no_dsp_1_U78/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/fpext_32ns_64_2_no_dsp_1_U78/matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U2/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U2/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U2/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U10/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U10/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U10/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U72/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U72/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U72/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.gen/sources_1/bd/design_1/ipshared/332e/hdl/verilog/matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1.v:31]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1422.523 ; gain = 114.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1422.523 ; gain = 114.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1424.516 ; gain = 116.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram4_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram5_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram5_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram5_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram6_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram6_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram6_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram7_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram7_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram7_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram8_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram8_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram8_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram9_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram9_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram10_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram11_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram11_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram11_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram12_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram12_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram12_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram13_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram13_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram13_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram14_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram14_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram14_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram15_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram15_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_A_V_U/ram15_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram4_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram5_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram5_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram5_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram6_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram6_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram6_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram7_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram7_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram7_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram8_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram8_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram8_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram9_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram9_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram9_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram10_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram11_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram11_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram11_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram12_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram12_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram12_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram13_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram13_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram13_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram14_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram14_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram14_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input_B_V_U/ram15_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1484.461 ; gain = 176.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1495.883 ; gain = 188.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1495.883 ; gain = 188.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1495.883 ; gain = 188.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1495.883 ; gain = 188.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1495.883 ; gain = 188.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1495.883 ; gain = 188.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | PCIN>>17+A'*B'    | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | A'*B'             | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0 | (C'+(A'*B)')'     | 6      | 6      | 6      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0 | (C'+(A'*B)')'     | 6      | 6      | 6      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|matrixmul_FXP_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0 | (C'+(A'*B)')'     | 6      | 6      | 6      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   475|
|2     |DSP48E1  |    77|
|5     |LUT1     |   231|
|6     |LUT2     |  1325|
|7     |LUT3     |  1670|
|8     |LUT4     |   211|
|9     |LUT5     |   881|
|10    |LUT6     |   825|
|11    |MUXCY    |     4|
|12    |MUXF7    |     3|
|13    |RAMB36E1 |    99|
|15    |SRL16E   |   829|
|16    |FDRE     |  2898|
|17    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1495.883 ; gain = 188.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 1495.883 ; gain = 147.477
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1495.883 ; gain = 188.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1495.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 658 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1500.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 

Synth Design complete, checksum: 6bb55781
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1500.781 ; gain = 193.000
INFO: [Common 17-1381] The checkpoint 'D:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.runs/design_1_matrixmul_FXP_0_0_synth_1/design_1_matrixmul_FXP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_matrixmul_FXP_0_0, cache-ID = e25bf581c05b1bf8
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/IEP/Day_2_MM50_FX/Day_2_MM50_FX.runs/design_1_matrixmul_FXP_0_0_synth_1/design_1_matrixmul_FXP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_matrixmul_FXP_0_0_utilization_synth.rpt -pb design_1_matrixmul_FXP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 23 13:31:49 2025...
