<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;wire read on port 'd_in2_V' (0 ns)&#xA;&#x9;'mul' operation ('__Val2__', cpp_ap_fixed.cpp:98) (3.76 ns)" projectName="proj_cpp_ap_fixed" solutionName="solution1" date="2018-02-24T22:05:22.758-0500" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.76ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="proj_cpp_ap_fixed" solutionName="solution1" date="2018-02-24T22:05:22.751-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
