{"name":"DuplicateOutputLabels","timePeriod":500,"clockEnabled":true,"projectId":"tT8oJrneDnl06IRxpLdl","focussedCircuit":40296763770,"orderedTabs":["40296763770"],"scopes":[{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[7]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[6]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"","connections":[5]},{"x":630,"y":240,"type":2,"bitWidth":1,"label":"","connections":[4,6,7]},{"x":630,"y":260,"type":2,"bitWidth":1,"label":"","connections":[5,1]},{"x":630,"y":230,"type":2,"bitWidth":1,"label":"","connections":[5,0]}],"id":40296763770,"name":"Main","Output":[{"x":670,"y":230,"objectType":"Output","label":"output","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":0},"constructorParamaters":["LEFT",1,{"x":100,"y":20,"id":"JnPKhXrnRp2UjJOAkBtE"}]}},{"x":670,"y":260,"objectType":"Output","label":"output","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":1},"constructorParamaters":["LEFT",1,{"x":100,"y":40,"id":"cPvJOJlxGdB0HWrV2Ydk"}]}}],"AndGate":[{"x":580,"y":240,"objectType":"AndGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[2,3],"output1":4}}}],"restrictedCircuitElementsUsed":[],"nodes":[5,6,7]}]}