<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AL9000 Project: fpsoc/driver/ps_driver/qspi/inc/al_qspi_hw.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AL9000 Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_76ac82f562da316b2309805d3956dd01.html">fpsoc</a></li><li class="navelem"><a class="el" href="dir_57d5b9b58f4b925378ff2c5e15cdb3b5.html">driver</a></li><li class="navelem"><a class="el" href="dir_a142bca7253ca5dd8b1ad96ffc0e37e7.html">ps_driver</a></li><li class="navelem"><a class="el" href="dir_b5a69772890edcf3614427a24e64fdda.html">qspi</a></li><li class="navelem"><a class="el" href="dir_2d671e2f2a14c4672409eed09d34b1da.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">al_qspi_hw.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="al__qspi__hw_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2023, Anlogic Inc. and Contributors. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef __AL_QSPI_HW_H_</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define __AL_QSPI_HW_H_</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/***************************** Include Files ********************************/</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;al_core.h&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/************************** Constant Definitions ****************************/</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/**************************** Type Definitions ******************************/</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/***************** Macros (Inline Functions) Definitions ********************/</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// #define QSPI_DEBUG 1</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// Register: CFG_CTRL_QSPI</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a96ae08e7fc02f6511c0869d4bc76ec4f">   29</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_QSPI_OFFSET 0x16CUL</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8550da61f3c797ae3b7891a87b3c6a11">   30</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_QSPI_NUM  0x1</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4a103b284c47ea879f6c0bc76287e474">   31</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_QSPI_CTRL_QSPI_SHIFT    0</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3e5395c006df6586e91b7291e467d086">   33</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_QSPI_CTRL_QSPI_SIZE 3</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac1d42362fa819b843180a085b8ab55bf">   35</a></span>&#160;<span class="preprocessor">#define TOP_NS_CFG_CTRL_QSPI_ADDR (TOP_NS_BASE_ADDR + TOP_NS_CFG_CTRL_QSPI_OFFSET)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// Register: CTRLR0</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// This register controls the serial data transfer. It is impossible to write to this register when the DWC_ssi is enabled.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#afe92668d27604edd6a8eddd88803616f">   42</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_OFFSET 0x0UL</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a46d1c53eb95483715410cac0fa4c60f5">   43</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_NUM  0x1</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a48092f93a0be95c230b2a5043b6ed5ae">   45</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_DFS_SHIFT    0</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#afb984f76ce9cfdcee3bcdddc25fd7139">   46</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_RESERVED_5_SHIFT    5</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a668ccc2320db16636676b87e799e8657">   47</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_FRF_SHIFT    6</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a16dc83ef7c99dfae18bab0e4703c97fb">   48</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SCPH_SHIFT    8</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac8e30384dbe6e60ba4ad9ce8f636ff3c">   49</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SCPOL_SHIFT    9</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a66d096d9a49e6220515bd52c92e485bc">   50</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_TMOD_SHIFT    10</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab1150b337d834a99b95aafba8d14568c">   51</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SLV_OE_SHIFT    12</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4fac817ee22a36847e9044fc634b6dda">   52</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SRL_SHIFT    13</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a97bc139dbb2bce9a3a00285cfb41e41a">   53</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SSTE_SHIFT    14</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac5f4ac72e982c12f0c5698064e0c66f1">   54</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_RESERVED_15_SHIFT    15</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae4be2447f248bafc460d536642472ee1">   55</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_CFS_SHIFT    16</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad4ab0be38617de7577e2df5a37f859de">   56</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_RESERVED_21_20_SHIFT    20</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a2e05934a3c7d99d23e8765624cb4cc25">   57</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SPI_FRF_SHIFT    22</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aaf8f532ffb906f3bb54700ed01bc06fb">   58</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SPI_HYPERBUS_EN_SHIFT    24</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a2d4b6aea83ae26f7f07587a3d7cb3198">   59</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_RESERVED_30_25_SHIFT    25</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae94b94cddd22f95d88f984ae44e387b5">   60</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SSI_IS_MST_SHIFT    31</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aac9e0f8215cc751a7bc62eb8365e7c19">   61</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_DFS_SIZE 5</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a492b78d6afc19b2f865a7c1a94059d4d">   62</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_RESERVED_5_SIZE 1</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a5bcac8654860f544ac3018e74c7a71c0">   63</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_FRF_SIZE 2</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad142253083b72709e060feabc8a39aac">   64</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SCPH_SIZE 1</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a1715b6653c95f8118735498160dbbd6f">   65</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SCPOL_SIZE 1</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa70cc1ec2f6e37e20062e3dba188362b">   66</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_TMOD_SIZE 2</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a50894f5dd1f84c5d090dc70bf52389a4">   67</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SLV_OE_SIZE 1</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aacdf19de0ac2f7d7d134f04ff49b39a6">   68</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SRL_SIZE 1</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a6b47d2f2630ef7c14c5c83e7e88e4b57">   69</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SSTE_SIZE 1</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#adca8787a2a4a8a216593236982c5eacf">   70</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_RESERVED_15_SIZE 1</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aca0e8523156289cab9c71eb5fa4298fd">   71</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_CFS_SIZE 4</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a82bd1e09726c1c98dd13499689a99239">   72</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_RESERVED_21_20_SIZE 2</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a2650c2f2bbc7a83c7b64f25c7d50284d">   73</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SPI_FRF_SIZE 2</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac9d7ce19e14f54c5968bfe5285f144e1">   74</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SPI_HYPERBUS_EN_SIZE 1</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8a27b98a74dfbff54d23a4d47a461305">   75</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_RESERVED_30_25_SIZE 6</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a2eda394268fab4d9273759249031cc81">   76</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR0_SSI_IS_MST_SIZE 1</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// Register: CTRLR1</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// Control register 1 controls the end of serial transfers when in receive-only mode. It is impossible to write to this register when the DWC_ssi is enabled.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a0e8c35ab45f8e5f72fb5a47d2f7f09c9">   84</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR1_OFFSET 0x4UL</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aae0c83d73ace2b7f1f2b5fc41d55fb45">   85</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR1_NUM  0x1</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#abe19c10f904bd6a55482b1903f5f8d0d">   86</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR1_NDF_SHIFT    0</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a7ffab7c3342c216b637f8d11cc3d5a9c">   87</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR1_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3a33bc25f7c12f6c481075aee02d14fe">   89</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR1_NDF_SIZE 16</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a7a5dbb6728286b1f94c27d26687e0e20">   90</a></span>&#160;<span class="preprocessor">#define QSPI_CTRLR1_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Register: SSIENR</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// This register enables and disables the DWC_ssi.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#acef6274bdd81005ee2f0d121571a010a">   97</a></span>&#160;<span class="preprocessor">#define QSPI_SSIENR_OFFSET 0x8UL</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a5e579c3d612739ea3430fe0498ebe408">   98</a></span>&#160;<span class="preprocessor">#define QSPI_SSIENR_NUM  0x1</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a44903807d7b813ee7b1bd2beb32e0902">  100</a></span>&#160;<span class="preprocessor">#define QSPI_SSIENR_SSIC_EN_SHIFT    0</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad2aac382d86b0d2abc01a679d2473350">  101</a></span>&#160;<span class="preprocessor">#define QSPI_SSIENR_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a0d1021c3875b36160e5691cdab6ede72">  102</a></span>&#160;<span class="preprocessor">#define QSPI_SSIENR_SSIC_EN_SIZE 1</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa929659d0ccf7b7b3eafb40b3df6a4e4">  103</a></span>&#160;<span class="preprocessor">#define QSPI_SSIENR_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// Register: MWCR</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// This register controls the direction of the data word for the half-duplex Microwire serial protocol. It is impossible to write to this register when the DWC_ssi is enabled.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#abdc1f464ac44df4a3a02744798fb190b">  111</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_OFFSET 0xCUL</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a6394fdb484abd992a36d17a37046f4a5">  112</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_NUM  0x1</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#afa3be1ad7cc40b427c120a1b67025f19">  113</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_MWMOD_SHIFT    0</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4097601f9761e148821ff71fc6ec71ee">  114</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_MDD_SHIFT    1</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3cbe03f816835810e61ff6d16f4bff94">  115</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_MHS_SHIFT    2</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac84a2739dcfacfe9b399da8ce1015b68">  116</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_RESERVED_31_3_SHIFT    3</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4cc3681c36d91d611f229cbe2eaf87fe">  118</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_MWMOD_SIZE 1</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a2f01f557a7b0927e1437f84b25e5b8ff">  119</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_MDD_SIZE 1</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad26dd53f337e7b73cbd838b5a6e41cf3">  120</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_MHS_SIZE 1</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa97911fdd4b53ceb16508fca48603c7f">  121</a></span>&#160;<span class="preprocessor">#define QSPI_MWCR_RESERVED_31_3_SIZE 29</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// Register: SER</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// The register enables the individual slave select output lines from the DWC_ssi master.You cannot write to this register when DWC_ssi is busy and when SSIC_EN = 1.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab6607226afb1e1b055f21cb7096906ca">  128</a></span>&#160;<span class="preprocessor">#define QSPI_SER_OFFSET 0x10UL</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a356d7fefff012c5ce64c683abda987ac">  129</a></span>&#160;<span class="preprocessor">#define QSPI_SER_NUM  0x1</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a89b21cf53adc93ea3a1798fdde75cfd7">  131</a></span>&#160;<span class="preprocessor">#define QSPI_SER_SER_SHIFT    0</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4e15078b5aa76bfb36477ab6eff5843a">  132</a></span>&#160;<span class="preprocessor">#define QSPI_SER_RESERVED_31_2_SHIFT    2</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aebfbb91902d3285ecb60d1b1bb63db41">  133</a></span>&#160;<span class="preprocessor">#define QSPI_SER_SER_SIZE 2</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a415a9a05fee812adccc15d5102111fc2">  134</a></span>&#160;<span class="preprocessor">#define QSPI_SER_RESERVED_31_2_SIZE 30</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// Register: BAUDR</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// The register derives the frequency of the serial clock that regulates the data transfer.It is impossible to write to this register when the DWC_ssi is enabled.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a5592a4aa66b31d3120d49c1a69fbff87">  142</a></span>&#160;<span class="preprocessor">#define QSPI_BAUDR_OFFSET 0x14UL</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab419df0f3c261acce6f97efc33d07fab">  143</a></span>&#160;<span class="preprocessor">#define QSPI_BAUDR_NUM  0x1</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a627472063f8b5974f712bca96348555e">  144</a></span>&#160;<span class="preprocessor">#define QSPI_BAUDR_RESERVED_0_SHIFT    0</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aeff9fb5d2738ae522f5d201a615b48ad">  145</a></span>&#160;<span class="preprocessor">#define QSPI_BAUDR_SCKDV_SHIFT    1</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a02b36f1af7d09da92885b6cdb1281d02">  146</a></span>&#160;<span class="preprocessor">#define QSPI_BAUDR_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af0c0b39c2ca6153871ecd2eab0bc82a1">  148</a></span>&#160;<span class="preprocessor">#define QSPI_BAUDR_RESERVED_0_SIZE 1</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a63483b1cbe70b53336555e77b5ca8d74">  149</a></span>&#160;<span class="preprocessor">#define QSPI_BAUDR_SCKDV_SIZE 15</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3ab1c23b6308196c4d8352743ed4cca6">  150</a></span>&#160;<span class="preprocessor">#define QSPI_BAUDR_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// Register: TXFTLR</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// This register controls the threshold value for the transmit FIFO memory.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#acb2e3d77e17d8dbd0ab5be704a011b60">  157</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_OFFSET 0x18UL</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a970222b6b20ac63930370bfb31c6e0d8">  158</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_NUM  0x1</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a228723d21f52c0f8d42e084b234a7d2d">  160</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_TFT_SHIFT    0</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a493006bdb1918e4c383ca687185a5c0c">  161</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_RESERVED_15_8_SHIFT    8</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac89d9471895052c5c9ac96e788dd05b4">  162</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_TXFTHR_SHIFT    16</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae839d6062fd6daaff0316261400eb20d">  163</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_RESERVED_31_24_SHIFT    24</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac821631e6c14515257691adca23c10cb">  164</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_TFT_SIZE 8</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a6a41c03c691c76ded30baf6f6abc604c">  165</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_RESERVED_15_8_SIZE 8</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a59647648b07c5021952e9cb1dcd94489">  166</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_TXFTHR_SIZE 8</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8f35b004f04dd6be3fa23a4e32508303">  167</a></span>&#160;<span class="preprocessor">#define QSPI_TXFTLR_RESERVED_31_24_SIZE 8</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// Register: RXFTLR</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// This register controls the threshold value for the receive FIFO memory.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a44f79fb4b48c02d2882b0dd2187857cd">  175</a></span>&#160;<span class="preprocessor">#define QSPI_RXFTLR_OFFSET 0x1CUL</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3c8bd3829a682628e8a4bb2aa3d2f841">  176</a></span>&#160;<span class="preprocessor">#define QSPI_RXFTLR_NUM  0x1</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a07a2e2c80d3b88a8ba193d4a3ef65dd0">  177</a></span>&#160;<span class="preprocessor">#define QSPI_RXFTLR_RFT_SHIFT    0</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#acdf7efae7714c561928a6618180d8ec8">  178</a></span>&#160;<span class="preprocessor">#define QSPI_RXFTLR_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a405dcd441f89e64db646dc0e11b6618b">  180</a></span>&#160;<span class="preprocessor">#define QSPI_RXFTLR_RFT_SIZE 8</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4b0dc3022e488bde42766ccbd209ae3f">  181</a></span>&#160;<span class="preprocessor">#define QSPI_RXFTLR_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// Register: TXFLR</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// This register contains the number of valid data entries in the transmit FIFO memory.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3ccf40de97bbf4955ad41c55981ea885">  188</a></span>&#160;<span class="preprocessor">#define QSPI_TXFLR_OFFSET 0x20UL</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a5fac2e2f46a3db07d02c0fc6bbb0e9ed">  189</a></span>&#160;<span class="preprocessor">#define QSPI_TXFLR_NUM  0x1</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad8d25db28380f9c6587b39f088a1f178">  191</a></span>&#160;<span class="preprocessor">#define QSPI_TXFLR_TXTFL_SHIFT    0</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4b661cb6df879fff567ef5d604099c5e">  192</a></span>&#160;<span class="preprocessor">#define QSPI_TXFLR_RESERVED_31_9_SHIFT    9</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#adc80ab2baeec2fa2016b193282670b70">  193</a></span>&#160;<span class="preprocessor">#define QSPI_TXFLR_TXTFL_SIZE 9</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#adc05d1b59a43406dedfeef88df1af7db">  194</a></span>&#160;<span class="preprocessor">#define QSPI_TXFLR_RESERVED_31_9_SIZE 23</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// Register: RXFLR</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">// This register contains the number of valid data entries in the receive FIFO memory.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae40721451f75c9532c2b7db44b2aafd9">  202</a></span>&#160;<span class="preprocessor">#define QSPI_RXFLR_OFFSET 0x24UL</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3255ec2ec791ed8432222d6cb8cbd3ab">  203</a></span>&#160;<span class="preprocessor">#define QSPI_RXFLR_NUM  0x1</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac601378ea3fdae609c2b6d0652b16f42">  204</a></span>&#160;<span class="preprocessor">#define QSPI_RXFLR_RXTFL_SHIFT    0</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a03fbe5e9e7cad999c5f5a06757446181">  205</a></span>&#160;<span class="preprocessor">#define QSPI_RXFLR_RESERVED_31_9_SHIFT    9</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a47681f77ae9e96ba2ec3b8ff46be9393">  207</a></span>&#160;<span class="preprocessor">#define QSPI_RXFLR_RXTFL_SIZE 9</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a40aa81cbccc8da294c68acf7b3c99815">  208</a></span>&#160;<span class="preprocessor">#define QSPI_RXFLR_RESERVED_31_9_SIZE 23</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// Register: SR</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// This is a read-only register used to indicate the current transfer status, FIFO status, and any transmission/reception errors that may have occurred.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a41078980949426ecfad25a185e84c9de">  215</a></span>&#160;<span class="preprocessor">#define QSPI_SR_OFFSET 0x28UL</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8b77a08c2c26adcb87bbf7d3cddac091">  216</a></span>&#160;<span class="preprocessor">#define QSPI_SR_NUM  0x1</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a72e49688c87a9f7254bcd10ccfe589b5">  218</a></span>&#160;<span class="preprocessor">#define QSPI_SR_BUSY_SHIFT    0</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#abf0c9e085bb147898cc40a3debbcc4a6">  219</a></span>&#160;<span class="preprocessor">#define QSPI_SR_TFNF_SHIFT    1</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac60361c93f184ed93ead7d56016f77d8">  220</a></span>&#160;<span class="preprocessor">#define QSPI_SR_TFE_SHIFT    2</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a774db98dda2ab9f26175c61242adda2e">  221</a></span>&#160;<span class="preprocessor">#define QSPI_SR_RFNE_SHIFT    3</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad246d8480daa0a3352b839323c267daf">  222</a></span>&#160;<span class="preprocessor">#define QSPI_SR_RFF_SHIFT    4</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a40a1e90fd5c37573cd1c7c9e2c014c3d">  223</a></span>&#160;<span class="preprocessor">#define QSPI_SR_TXE_SHIFT    5</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a33d21014ffd1c5e9970f23e4936eaeb6">  224</a></span>&#160;<span class="preprocessor">#define QSPI_SR_DCOL_SHIFT    6</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab70baf18159fbb6fd2013219be014c12">  225</a></span>&#160;<span class="preprocessor">#define QSPI_SR_RESERVED_31_7_SHIFT    7</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4ba271408bd2b812e2f630ebf5767c16">  226</a></span>&#160;<span class="preprocessor">#define QSPI_SR_BUSY_SIZE 1</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a2f3a6be3a751d5aa409125c3234eabbf">  227</a></span>&#160;<span class="preprocessor">#define QSPI_SR_TFNF_SIZE 1</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae14668d5587e6c5f31469c61be5bccf5">  228</a></span>&#160;<span class="preprocessor">#define QSPI_SR_TFE_SIZE 1</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a46fc418c99c960867b4c9939db154ed1">  229</a></span>&#160;<span class="preprocessor">#define QSPI_SR_RFNE_SIZE 1</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#abae564682273fa9b60c9aaa2b9c0ea99">  230</a></span>&#160;<span class="preprocessor">#define QSPI_SR_RFF_SIZE 1</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a99143efac885d8f6720d0df7c7da42f4">  231</a></span>&#160;<span class="preprocessor">#define QSPI_SR_TXE_SIZE 1</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a63c3e349356e34d111bf466e089e7f54">  232</a></span>&#160;<span class="preprocessor">#define QSPI_SR_DCOL_SIZE 1</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a173d4ee18936c5c32712f9ee8cd15a7b">  233</a></span>&#160;<span class="preprocessor">#define QSPI_SR_RESERVED_31_7_SIZE 25</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">// Register: IMR</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">// This read/write register masks or enables all interrupts generated by the DWC_ssi.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a02ea3a1699222cf9dfabaf3a1cb9247e">  241</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_OFFSET 0x2CUL</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4c88383042861e872a67facc568d2714">  242</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_NUM  0x1</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#afa0606e47243fd0e0337eba21a9eab12">  243</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_TXEIM_SHIFT    0</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3f2d164487a13df73a8eed6f9205cada">  244</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_TXOIM_SHIFT    1</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a7ab4df031d3b75e3d0ed0a29d73e6df7">  245</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_RXUIM_SHIFT    2</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3f5e2a4bf4ef2e3fdce372ef0fe973af">  246</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_RXOIM_SHIFT    3</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a941aa421653abfeac2100c55e39a8ae5">  247</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_RXFIM_SHIFT    4</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a42e8743795815ee725c7b882013e1b6c">  248</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_MSTIM_SHIFT    5</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa318fe86aa221bdb46512289fd1852ec">  249</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_XRXOIM_SHIFT    6</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a515bd7bce1870714fdacb18476044c75">  250</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_RESERVED_31_7_SHIFT    7</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ace287c4d29320e67224f41516fe2d768">  252</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_TXEIM_SIZE 1</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad5d9591f99f441967e739a309efcdcf1">  253</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_TXOIM_SIZE 1</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a79d18c4a9a8ee8197e2ea10552f647d6">  254</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_RXUIM_SIZE 1</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aab237b76648d036fb48eea3bfdb38caa">  255</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_RXOIM_SIZE 1</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4471120c6226163d9d2b6ffa399ff611">  256</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_RXFIM_SIZE 1</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a781956b7ceeb08248846df69a552bf36">  257</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_MSTIM_SIZE 1</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a9c4445eb20132096d6bfd0fdb38ea701">  258</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_XRXOIM_SIZE 1</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a70046641b743936059d6873a274aea0b">  259</a></span>&#160;<span class="preprocessor">#define QSPI_IMR_RESERVED_31_7_SIZE 25</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// Register: ISR</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// This register reports the status of the DWC_ssi interrupts after they have been masked.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a0c22875519cb87db58bc013006bc212d">  266</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_OFFSET 0x30UL</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a42bfed86e631e0b89d77336d2b459bbf">  267</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_NUM  0x1</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a481bbdbf12a78873ffb09fff995da1e9">  269</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_TXEIS_SHIFT    0</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a356a99594d43a2662e909e9eed205550">  270</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_TXOIS_SHIFT    1</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af6f278b2df3b6cb893c1e4e59d961869">  271</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_RXUIS_SHIFT    2</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a43601d3fb844a848452c5585d75ee4de">  272</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_RXOIS_SHIFT    3</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aaec150bc9cba1956b8495e79b253967f">  273</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_RXFIS_SHIFT    4</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a439794e9da536520ae6b48729aa40719">  274</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_MSTIS_SHIFT    5</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#abddfdfb64476725d5d2b702aec25134e">  275</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_XRXOIS_SHIFT    6</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae05903b63f1a7e720b85137ad72078a2">  276</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_RESERVED_31_7_SHIFT    7</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a25a88623176ac3a361c3a40442ec5dd1">  277</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_TXEIS_SIZE 1</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a08e116e587f1fd7ea404d078885e8fcf">  278</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_TXOIS_SIZE 1</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af931cc5000cb97e8b3e7ba262c56dcaf">  279</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_RXUIS_SIZE 1</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aab59639a056ddf166dd1b20aaa2e857b">  280</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_RXOIS_SIZE 1</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a7efd2fb5dbb75176c6dc26636064701e">  281</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_RXFIS_SIZE 1</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a33441feed96d4b883d32da0e07005b25">  282</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_MSTIS_SIZE 1</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#afcd0fc5c44adf5aca1d9cf03b2fbfd09">  283</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_XRXOIS_SIZE 1</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a802b919789d575d9efa0c608cc6bcfad">  284</a></span>&#160;<span class="preprocessor">#define QSPI_ISR_RESERVED_31_7_SIZE 25</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// Register: RISR</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// Raw Interrupt Status Register</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa3d39567c1f88bd6a2339e98b6291c92">  292</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_OFFSET 0x34UL</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a38cff0695231d1e5daede953ed654bb6">  293</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_NUM  0x1</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3d3d550e4ffce7d81441714c7b52cef2">  294</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_TXEIR_SHIFT    0</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a7bbaeae3ff65ddf58d4c587dc71836b4">  295</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_TXOIR_SHIFT    1</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad882b017d20e23b751de36fe694c1a4d">  296</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_RXUIR_SHIFT    2</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa41c1d2531a8da482c0a2dc021becf59">  297</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_RXOIR_SHIFT    3</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a9bd0cf949f4163c36a3a2b23a964f233">  298</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_RXFIR_SHIFT    4</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a97a3f297e0a2b4442f3dc42bcd184228">  299</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_MSTIR_SHIFT    5</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac54c76ddd70fc3736ffadc8bfa287ebb">  300</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_XRXOIR_SHIFT    6</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a295b2a38cf89566fc7beb062dc6b3e91">  301</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_RESERVED_31_7_SHIFT    7</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4f96cce09599a83705fe85e0cf1ec3f7">  303</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_TXEIR_SIZE 1</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a067ddd6d8dbb9cf24ea9b3fb2b3c2fda">  304</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_TXOIR_SIZE 1</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aace09781f518f6b9f4e4f1a794f3892b">  305</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_RXUIR_SIZE 1</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a1428cd6ea6870e2cef56ee050433ac13">  306</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_RXOIR_SIZE 1</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a5a796f7b5adf05e24c14ada2784f9893">  307</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_RXFIR_SIZE 1</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab51d06be58ab06c81ba8ad249b27a961">  308</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_MSTIR_SIZE 1</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aad767171a70a08928bc28e563192de31">  309</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_XRXOIR_SIZE 1</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac5bf6039ae74954ae377161a01417f76">  310</a></span>&#160;<span class="preprocessor">#define QSPI_RISR_RESERVED_31_7_SIZE 25</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// Register: TXOICR</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">// Transmit FIFO Overflow Interrupt Clear Register</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a97c024b8d29dd6dfef0ce40b1c1d92da">  317</a></span>&#160;<span class="preprocessor">#define QSPI_TXOICR_OFFSET 0x38UL</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3a6c6f4542f72ba0b2ec4b33f2462d44">  318</a></span>&#160;<span class="preprocessor">#define QSPI_TXOICR_NUM  0x1</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab9df2e12f170d1f265257ee49cd854b9">  320</a></span>&#160;<span class="preprocessor">#define QSPI_TXOICR_TXOICR_SHIFT    0</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a6bd041d8bbb19a023ddcb13eaadfb9e1">  321</a></span>&#160;<span class="preprocessor">#define QSPI_TXOICR_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#afb3039f650f58c3eb474350fea44b939">  322</a></span>&#160;<span class="preprocessor">#define QSPI_TXOICR_TXOICR_SIZE 1</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#acc3f90f533f2e6fda10c4c0801e7aa63">  323</a></span>&#160;<span class="preprocessor">#define QSPI_TXOICR_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// Register: RXOICR</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">// Receive FIFO Overflow Interrupt Clear Register</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#afbd098d3a4dada816623ab9d76f9f53f">  331</a></span>&#160;<span class="preprocessor">#define QSPI_RXOICR_OFFSET 0x3CUL</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#afc183b3e748910fd69d139e3f4310732">  332</a></span>&#160;<span class="preprocessor">#define QSPI_RXOICR_NUM  0x1</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae763e9b237c533f82e8ced9356922566">  333</a></span>&#160;<span class="preprocessor">#define QSPI_RXOICR_RXOICR_SHIFT    0</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a517f58145761665a646fc3de5bc6be88">  334</a></span>&#160;<span class="preprocessor">#define QSPI_RXOICR_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a6435faf687783bdf705a3384f367f1c6">  336</a></span>&#160;<span class="preprocessor">#define QSPI_RXOICR_RXOICR_SIZE 1</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a9f8c4c340642665ccd01c061cbdebc9a">  337</a></span>&#160;<span class="preprocessor">#define QSPI_RXOICR_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">// Register: RXUICR</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// Receive FIFO Underflow Interrupt Clear Register</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a87f8b79c691db3242ab8dae16d0de1be">  344</a></span>&#160;<span class="preprocessor">#define QSPI_RXUICR_OFFSET 0x40UL</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a881a578d079beb09a43255698bf0a8e3">  345</a></span>&#160;<span class="preprocessor">#define QSPI_RXUICR_NUM  0x1</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a45a6b5a75376a6aeed310b4af9aeddf6">  347</a></span>&#160;<span class="preprocessor">#define QSPI_RXUICR_RXUICR_SHIFT    0</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8cd8d0dab831e3c31e7d14ca5bb265d5">  348</a></span>&#160;<span class="preprocessor">#define QSPI_RXUICR_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3699050b126ed9aab4ce63bd20b817c2">  349</a></span>&#160;<span class="preprocessor">#define QSPI_RXUICR_RXUICR_SIZE 1</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a9fbf1e955d6df9064504ff4c30354e3b">  350</a></span>&#160;<span class="preprocessor">#define QSPI_RXUICR_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// Register: MSTICR</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// Multi-Master Interrupt Clear Register</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a55a2e96a5a6d512ef6c8e0a9140f70d5">  358</a></span>&#160;<span class="preprocessor">#define QSPI_MSTICR_OFFSET 0x44UL</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a97b8a2d63176c789e9abcf4b5133cfba">  359</a></span>&#160;<span class="preprocessor">#define QSPI_MSTICR_NUM  0x1</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8d8e4a97cbddd45a0112a27d66281e63">  360</a></span>&#160;<span class="preprocessor">#define QSPI_MSTICR_MSTICR_SHIFT    0</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#adbffe23d4b2de88ba196eae4e05f1ed6">  361</a></span>&#160;<span class="preprocessor">#define QSPI_MSTICR_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a396a779916ea1362ed8c8f50eabd2d8b">  363</a></span>&#160;<span class="preprocessor">#define QSPI_MSTICR_MSTICR_SIZE 1</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aaa494352d3e16924f638629a70829692">  364</a></span>&#160;<span class="preprocessor">#define QSPI_MSTICR_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// Register: ICR</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// Interrupt Clear Register</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a024bf84e8e3d6b671045f8f01f62edcf">  371</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_OFFSET 0x48UL</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#acb6124e83b572bf8195d65f1d22ab983">  372</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_NUM  0x1</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#acbf35ec3f5ef0048115bf2e0b90d723b">  374</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_ICR_SHIFT    0</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a6bc1b9fe16ad1ad0908ee1ce2adc98c7">  375</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_RESERVED_31_1_SHIFT    1</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8f18d301fd28bf1e429d5dcaad84e665">  376</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_ICR_SIZE 1</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a85171f9b7ce7b05deebfdf437c06ae55">  377</a></span>&#160;<span class="preprocessor">#define QSPI_ICR_RESERVED_31_1_SIZE 31</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// Register: DMACR</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">// DMA Control Register</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a581ff9d54091a691095be97625182713">  385</a></span>&#160;<span class="preprocessor">#define QSPI_DMACR_OFFSET 0x4CUL</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a64468ac5ba543f782013135a71efc70d">  386</a></span>&#160;<span class="preprocessor">#define QSPI_DMACR_NUM  0x1</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a6f570f2b47da046d575f6e871166d4fc">  387</a></span>&#160;<span class="preprocessor">#define QSPI_DMACR_RDMAE_SHIFT    0</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a34e01a81cb4ea1bb35aba546b386c6d0">  388</a></span>&#160;<span class="preprocessor">#define QSPI_DMACR_TDMAE_SHIFT    1</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af8da2d4105198d4901791c84693c8194">  389</a></span>&#160;<span class="preprocessor">#define QSPI_DMACR_RESERVED_31_2_SHIFT    2</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac3009e29e875589c6834143a679d7e37">  391</a></span>&#160;<span class="preprocessor">#define QSPI_DMACR_RDMAE_SIZE 1</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad29337a8d0c802e084220f2da334dc6e">  392</a></span>&#160;<span class="preprocessor">#define QSPI_DMACR_TDMAE_SIZE 1</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aeae996811a27772abd5bc7f228753b8f">  393</a></span>&#160;<span class="preprocessor">#define QSPI_DMACR_RESERVED_31_2_SIZE 30</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// Register: DMATDLR</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// DMA Transmit Data Level</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#add5b7cda049f1e5c64161e97a71e7c6f">  400</a></span>&#160;<span class="preprocessor">#define QSPI_DMATDLR_OFFSET 0x50UL</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a1cdbb6052231e29e3f3e83cb7246800d">  401</a></span>&#160;<span class="preprocessor">#define QSPI_DMATDLR_NUM  0x1</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a90e5a71173db65b2b0b1b4c8fc4f5a9d">  403</a></span>&#160;<span class="preprocessor">#define QSPI_DMATDLR_DMATDL_SHIFT    0</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a720c246b0fc0d3b08e0695e768cb1a64">  404</a></span>&#160;<span class="preprocessor">#define QSPI_DMATDLR_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a6392e332228ddfaed2e61b5f4dc133d7">  405</a></span>&#160;<span class="preprocessor">#define QSPI_DMATDLR_DMATDL_SIZE 8</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aced4b5b11213f75593592e84ce152e33">  406</a></span>&#160;<span class="preprocessor">#define QSPI_DMATDLR_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// Register: DMARDLR</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// DMA Receive Data Level</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aeae8b53b2a9a79d963b02d0b4e8ec8ad">  414</a></span>&#160;<span class="preprocessor">#define QSPI_DMARDLR_OFFSET 0x54UL</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a019f8b52c58c5aeeccace7038d5e9a92">  415</a></span>&#160;<span class="preprocessor">#define QSPI_DMARDLR_NUM  0x1</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4ec73d9f328d9fe0487557ca23e1ed8a">  416</a></span>&#160;<span class="preprocessor">#define QSPI_DMARDLR_DMARDL_SHIFT    0</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a747911442e6a344ffd4d3cc513cc2adc">  417</a></span>&#160;<span class="preprocessor">#define QSPI_DMARDLR_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8023a7deae9e8b40e366040f985d45a1">  419</a></span>&#160;<span class="preprocessor">#define QSPI_DMARDLR_DMARDL_SIZE 8</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3f11ca34d59662d1109b58060cfc6559">  420</a></span>&#160;<span class="preprocessor">#define QSPI_DMARDLR_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// Register: IDR</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// This register contains the peripherals identification code</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a0d76b0fe857c513c360bf75867b4a6fd">  427</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_OFFSET 0x58UL</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac82e929791468d04404a2ac84bc8a3a5">  428</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_NUM  0x1</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a0f4462d22510933200e7c40c314af0b4">  430</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_IDCODE_SHIFT    0</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a95ae94edfd2826f1889d391047c7f9cb">  431</a></span>&#160;<span class="preprocessor">#define QSPI_IDR_IDCODE_SIZE 32</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">// Register: SSIC_VERSION_ID</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// This read-only register stores the specific DWC_ssi component version.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a23d1d8b5788df646980a5af2e67ca327">  439</a></span>&#160;<span class="preprocessor">#define QSPI_SSIC_VERSION_ID_OFFSET 0x5CUL</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae69f8153d2527c09f9318ff723c7fd00">  440</a></span>&#160;<span class="preprocessor">#define QSPI_SSIC_VERSION_ID_NUM  0x1</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a6c10866bcddc8086d3974e6c7c3fe81f">  441</a></span>&#160;<span class="preprocessor">#define QSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION_SHIFT    0</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a41815da80dadee09b3ac2619a4e24730">  443</a></span>&#160;<span class="preprocessor">#define QSPI_SSIC_VERSION_ID_SSIC_COMP_VERSION_SIZE 32</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">// Register: DR0</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">// Data Register 1. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a300342aa43f081064b9c5a46902317c1">  450</a></span>&#160;<span class="preprocessor">#define QSPI_DR0_OFFSET 0x60UL</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af754ab8d28bd948744f009e150b76f76">  451</a></span>&#160;<span class="preprocessor">#define QSPI_DR0_NUM  0x1</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad591ceba06b97df550d80264a9add94f">  453</a></span>&#160;<span class="preprocessor">#define QSPI_DR0_DR_SHIFT    0</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a02051428f381144a3d5b5d830c5af2fb">  454</a></span>&#160;<span class="preprocessor">#define QSPI_DR0_DR_SIZE 32</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">// Register: RX_SAMPLE_DELAY</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">// This register control the number of ssi_clk cycles that are delayed (from the default sample time) before the actual sample of the rxd input occurs</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa5cc51092202bd3de1d66a506c1498d0">  462</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_OFFSET 0xF0UL</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac0c90add6762f9da7d0a3292db800596">  463</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_NUM  0x1</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a44abd9ec1b870c55ee528e738af1675b">  465</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_RSD_SHIFT    0</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a79d1964f11d9199fbae352bfef02a5d9">  466</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_RESERVED_15_8_SHIFT    8</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a416d589c484415634c702c919706adaf">  467</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_SE_SHIFT    16</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a346b4abb74e27581f79149181f483fce">  468</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_RESERVED_31_17_SHIFT    17</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a642c951aaee6e3fefbd1bc492543d988">  470</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_RSD_SIZE 8</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a68ef53de83221e36b6f42a4101d40f94">  471</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_RESERVED_15_8_SIZE 8</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a7668e0abcd8bdf85d31cb3bee99c9143">  472</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_SE_SIZE 1</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aaa4b9bda3880d0ed93cc38e37ef3ef8f">  473</a></span>&#160;<span class="preprocessor">#define QSPI_RX_SAMPLE_DELAY_RESERVED_31_17_SIZE 15</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">// Register: SPI_CTRLR0</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// This register is used to control the serial data transfer in enhanced SPI mode of operation</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a94933be416eb3f3a0e97aa93e25e869d">  481</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_OFFSET 0xF4UL</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a10d235aa3951ee5ed25141ce72e94fcc">  482</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_NUM  0x1</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa1bcf1cc1d2f7a9547aaba88da40566c">  483</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_TRANS_TYPE_SHIFT    0</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa5173ecc746f5596ad2eb1078b418d81">  484</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_ADDR_L_SHIFT    2</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#adf86863f4a739335dbeba7769fd3b427">  485</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_6_SHIFT    6</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aed715e9c87bae5b8c81e0f72d89812c8">  486</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_MD_BIT_EN_SHIFT    7</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac7b1e7bc2b2248dcdef458f7dd98f2ce">  487</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_INST_L_SHIFT    8</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8154a47679bbb329c7e381b77941c660">  488</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_10_SHIFT    10</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad11a1da4d253bf944bac5dfb9e3f75f0">  489</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_WAIT_CYCLES_SHIFT    11</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a874df3616925454dca6c41c4256d312c">  490</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SPI_DDR_EN_SHIFT    16</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aea7e92ab259fbc218982475532a9393a">  491</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_INST_DDR_EN_SHIFT    17</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a17657c6973ab9328ed944a9772ad7d63">  492</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SPI_RXDS_EN_SHIFT    18</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab6c6e4f4beef0b7bd9daa041559272ad">  493</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_DFS_HC_SHIFT    19</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab08079c74d49e1cd649f0815d26a93c6">  494</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_INST_EN_SHIFT    20</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae6b7afaa68e920a2f5690e5fc6930bb7">  495</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN_SHIFT    21</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab6dcb7927659b8fd339c7675067a73a7">  496</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_23_22_SHIFT    22</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a3be267a3a59277ce29ac0c4c7e12526a">  497</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SPI_DM_EN_SHIFT    24</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a798c0cb357c597d4da970b0216b68ed8">  498</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN_SHIFT    25</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a783e9c672a6411e88da5a0d654e0b27d">  499</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_MBL_SHIFT    26</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a260fab229505e4b6851aa02faf55eadc">  500</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_28_SHIFT    28</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a2e59a23d28a63c6877c8175d9e6f6628">  501</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_PREFETCH_EN_SHIFT    29</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a7e21a0f743b7f63507b90cd1a8294b70">  502</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_CLK_STRETCH_EN_SHIFT    30</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#abe731bf662a1dc6f997dab719b4f64a9">  503</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_31_SHIFT    31</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a8897770d77b4fbdea08b58dff608df32">  505</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_TRANS_TYPE_SIZE 2</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a87490d7ac637524f9b9902d78efee9dc">  506</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_ADDR_L_SIZE 4</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a49099efffb3219ab0899c0c4dd3844cf">  507</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_6_SIZE 1</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af6d4033a09cb858a4e5920917c097172">  508</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_MD_BIT_EN_SIZE 1</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#abf298640db81f1a16c51cb577f0c4d42">  509</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_INST_L_SIZE 2</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a04c5be3a0436d58ae325b9ed701705fc">  510</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_10_SIZE 1</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a7d4c79a5933a60b9f23431e5f9b39999">  511</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_WAIT_CYCLES_SIZE 5</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a2ff07a7c0e7d26701330c55572587cc5">  512</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SPI_DDR_EN_SIZE 1</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4580ca655167c25aa25e43784154b5b9">  513</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_INST_DDR_EN_SIZE 1</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a658565fc942ae91169b58245c21145ab">  514</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SPI_RXDS_EN_SIZE 1</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ae015f2f0f64a2950df66e1118b72661b">  515</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_DFS_HC_SIZE 1</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a4411a89aa3983e292e2c2d722d458a96">  516</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_INST_EN_SIZE 1</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab81443396da9994fc2268e2f80754a9e">  517</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SSIC_XIP_CONT_XFER_EN_SIZE 1</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af3ed6698f1b6a5fba55ead97fd34a0f4">  518</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_23_22_SIZE 2</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa2f85ead4e7271bab8357c6a0ef5434b">  519</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SPI_DM_EN_SIZE 1</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ad0a5cd0e8bd1ed158a6b66c76c2675f1">  520</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_SPI_RXDS_SIG_EN_SIZE 1</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a837f098ec057565dff4642eadfb65dcf">  521</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_MBL_SIZE 2</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac472e7ab2c0e1d5cac43e371e28e652e">  522</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_28_SIZE 1</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab8827d0ed863c1343f428082586ff3c1">  523</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_XIP_PREFETCH_EN_SIZE 1</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a52a22d1c96aba78ee72b8ad28f1fd2db">  524</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_CLK_STRETCH_EN_SIZE 1</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a83d0e62c76181df935c95b892c6e60f0">  525</a></span>&#160;<span class="preprocessor">#define QSPI_SPI_CTRLR0_RESERVED_31_SIZE 1</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">// Register: XIP_MODE_BITS</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">// This register carries the mode bits which are sent in the XIP mode of operation after address phase</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a98bf5aa84b05b4f95303d3466284c140">  532</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_MODE_BITS_OFFSET 0xFCUL</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af15fb8e88061a4a327295f9f547bd4aa">  533</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_MODE_BITS_NUM  0x1</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a10a4fa09b26e81f44ff75f62e693c66d">  535</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_MODE_BITS_XIP_MD_BITS_SHIFT    0</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a551992b09f9b5fa7e8f1833bb93597f9">  536</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_MODE_BITS_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af8fdb4d4fb22464b8ace25a7af51a380">  537</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_MODE_BITS_XIP_MD_BITS_SIZE 16</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a036efa55241831f67f5e39fcce108de0">  538</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_MODE_BITS_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// Register: XIP_INCR_INST</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// This register is used to store the instruction op-code to be used in INCR transactions when the same is requested on AHB interface</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac86839b224b519890d5d195d7a97d097">  546</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_INCR_INST_OFFSET 0x100UL</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af571686e7e5e9fd1da55ccbb0810cf3b">  547</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_INCR_INST_NUM  0x1</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a1f6051a0fce092cd26a789833a64dc6e">  548</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_INCR_INST_INCR_INST_SHIFT    0</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa8ae0731dd631c890d9cacabc1edf4db">  549</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_INCR_INST_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a383494cb642d1eee3887bca588e546ab">  551</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_INCR_INST_INCR_INST_SIZE 16</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa6712174f39660caaf14cdb59759c705">  552</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_INCR_INST_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">// Register: XIP_WRAP_INST</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// This register is used to store the instruction op-code to be used in WRAP transactions when the same is requested on AHB interface</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a798ae3903992f26370a3c1c2c253431d">  559</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_WRAP_INST_OFFSET 0x104UL</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a872701371a6c7373b9331c1441ca7150">  560</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_WRAP_INST_NUM  0x1</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a643d2ebdb563042283facd6d34385e40">  562</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_WRAP_INST_WRAP_INST_SHIFT    0</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ab869af905bbb2466acbab5f1bb60092e">  563</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_WRAP_INST_RESERVED_31_16_SHIFT    16</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aea0dd7fd186e36c91ad904717bedc247">  564</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_WRAP_INST_WRAP_INST_SIZE 16</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#a853a5b5f351f49bbb0bc89d20cd712c6">  565</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_WRAP_INST_RESERVED_31_16_SIZE 16</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">// Register: XIP_CNT_TIME_OUT</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">// XIP count down register for continuous mode. The counter is used to de-select the slave during continuous transfer mode.</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af886ff725f40d844427ce7bc6b21d54c">  573</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_CNT_TIME_OUT_OFFSET 0x114UL</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#ac09e3e8a69aaa03ec670ac25bf9fd791">  574</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_CNT_TIME_OUT_NUM  0x1</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aa88f6ecf385c536e3e9c8ee24873ab47">  575</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_CNT_TIME_OUT_XTOC_SHIFT    0</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#af50018b221eeaa9346358c9dd87b5476">  576</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_CNT_TIME_OUT_RESERVED_31_8_SHIFT    8</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aebca50a070892b0c69c60df8021a3006">  578</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_CNT_TIME_OUT_XTOC_SIZE 8</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="al__qspi__hw_8h.html#aab33cf9294cfffa4f1e739e935c1c395">  579</a></span>&#160;<span class="preprocessor">#define QSPI_XIP_CNT_TIME_OUT_RESERVED_31_8_SIZE 24</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/**************************** Type Definitions ******************************/</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="structAL__QSPI__HwConfigStruct.html">  583</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="structAL__QSPI__HwConfigStruct.html#a278866bcd9933fe8358c0d68529e6f27">  584</a></span>&#160;    AL_U16                  <a class="code" href="structAL__QSPI__HwConfigStruct.html#a278866bcd9933fe8358c0d68529e6f27">DeviceId</a>;       </div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="structAL__QSPI__HwConfigStruct.html#a6acaddca6728f04c64cb3dd2c8945553">  585</a></span>&#160;    AL_UINTPTR              <a class="code" href="structAL__QSPI__HwConfigStruct.html#a6acaddca6728f04c64cb3dd2c8945553">BaseAddress</a>;    </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="structAL__QSPI__HwConfigStruct.html#ab89fe99106195640f2d85194b256b541">  586</a></span>&#160;    AL_U16                  <a class="code" href="structAL__QSPI__HwConfigStruct.html#ab89fe99106195640f2d85194b256b541">InterrupId</a>;     </div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="structAL__QSPI__HwConfigStruct.html#af5a7aa4870f633d13faab7d102ab7fd1">  587</a></span>&#160;    AL_U16                  <a class="code" href="structAL__QSPI__HwConfigStruct.html#af5a7aa4870f633d13faab7d102ab7fd1">FifoLen</a>;        </div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="structAL__QSPI__HwConfigStruct.html#a3f3af6578c9f46d54e24c447b44f28d4">  588</a></span>&#160;    AL_U16                  <a class="code" href="structAL__QSPI__HwConfigStruct.html#a3f3af6578c9f46d54e24c447b44f28d4">CsSel</a>;          </div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="structAL__QSPI__HwConfigStruct.html#aba247966170ebc85e2f9ba12c7a6281b">  589</a></span>&#160;    AL_U32                  <a class="code" href="structAL__QSPI__HwConfigStruct.html#aba247966170ebc85e2f9ba12c7a6281b">IoFreq</a>;         </div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="structAL__QSPI__HwConfigStruct.html#a726c22fe4401320b698d5ac2f4a44050">  590</a></span>&#160;    AL_U32                  <a class="code" href="structAL__QSPI__HwConfigStruct.html#a726c22fe4401320b698d5ac2f4a44050">InputClockHz</a>;   </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;} <a class="code" href="structAL__QSPI__HwConfigStruct.html">AL_QSPI_HwConfigStruct</a>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;}</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structAL__QSPI__HwConfigStruct_html_af5a7aa4870f633d13faab7d102ab7fd1"><div class="ttname"><a href="structAL__QSPI__HwConfigStruct.html#af5a7aa4870f633d13faab7d102ab7fd1">AL_QSPI_HwConfigStruct::FifoLen</a></div><div class="ttdeci">AL_U16 FifoLen</div><div class="ttdef"><b>Definition:</b> al_qspi_hw.h:587</div></div>
<div class="ttc" id="structAL__QSPI__HwConfigStruct_html"><div class="ttname"><a href="structAL__QSPI__HwConfigStruct.html">AL_QSPI_HwConfigStruct</a></div><div class="ttdef"><b>Definition:</b> al_qspi_hw.h:583</div></div>
<div class="ttc" id="structAL__QSPI__HwConfigStruct_html_a3f3af6578c9f46d54e24c447b44f28d4"><div class="ttname"><a href="structAL__QSPI__HwConfigStruct.html#a3f3af6578c9f46d54e24c447b44f28d4">AL_QSPI_HwConfigStruct::CsSel</a></div><div class="ttdeci">AL_U16 CsSel</div><div class="ttdef"><b>Definition:</b> al_qspi_hw.h:588</div></div>
<div class="ttc" id="structAL__QSPI__HwConfigStruct_html_a278866bcd9933fe8358c0d68529e6f27"><div class="ttname"><a href="structAL__QSPI__HwConfigStruct.html#a278866bcd9933fe8358c0d68529e6f27">AL_QSPI_HwConfigStruct::DeviceId</a></div><div class="ttdeci">AL_U16 DeviceId</div><div class="ttdef"><b>Definition:</b> al_qspi_hw.h:584</div></div>
<div class="ttc" id="structAL__QSPI__HwConfigStruct_html_aba247966170ebc85e2f9ba12c7a6281b"><div class="ttname"><a href="structAL__QSPI__HwConfigStruct.html#aba247966170ebc85e2f9ba12c7a6281b">AL_QSPI_HwConfigStruct::IoFreq</a></div><div class="ttdeci">AL_U32 IoFreq</div><div class="ttdef"><b>Definition:</b> al_qspi_hw.h:589</div></div>
<div class="ttc" id="structAL__QSPI__HwConfigStruct_html_a6acaddca6728f04c64cb3dd2c8945553"><div class="ttname"><a href="structAL__QSPI__HwConfigStruct.html#a6acaddca6728f04c64cb3dd2c8945553">AL_QSPI_HwConfigStruct::BaseAddress</a></div><div class="ttdeci">AL_UINTPTR BaseAddress</div><div class="ttdef"><b>Definition:</b> al_qspi_hw.h:585</div></div>
<div class="ttc" id="structAL__QSPI__HwConfigStruct_html_ab89fe99106195640f2d85194b256b541"><div class="ttname"><a href="structAL__QSPI__HwConfigStruct.html#ab89fe99106195640f2d85194b256b541">AL_QSPI_HwConfigStruct::InterrupId</a></div><div class="ttdeci">AL_U16 InterrupId</div><div class="ttdef"><b>Definition:</b> al_qspi_hw.h:586</div></div>
<div class="ttc" id="structAL__QSPI__HwConfigStruct_html_a726c22fe4401320b698d5ac2f4a44050"><div class="ttname"><a href="structAL__QSPI__HwConfigStruct.html#a726c22fe4401320b698d5ac2f4a44050">AL_QSPI_HwConfigStruct::InputClockHz</a></div><div class="ttdeci">AL_U32 InputClockHz</div><div class="ttdef"><b>Definition:</b> al_qspi_hw.h:590</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
