transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/tobia/Google\ Drive/Facu/9\ semestre/VHDL\ -\ FPGA/Proyectos/Lab\ 4/SintetizadorFrecconPLL/db {C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/db/ip_pll_altpll.v}
vcom -93 -work work {C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/rtl_src/registro.vhd}
vcom -93 -work work {C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/rtl_src/Deco7Seg.vhd}
vcom -93 -work work {C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/rtl_src/SintetizadorFrecconPLL.vhd}
vcom -93 -work work {C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/rtl_src/DivisorFrec.vhd}
vcom -93 -work work {C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/ip_pll.vhd}

vcom -93 -work work {C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/test_bench/tb_sintetizadorGreconPLL.vhd}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tb_sintetizadorFrecconPLL

add wave *
view structure
view signals
run -all
