{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593840001165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593840001166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 03 23:20:00 2020 " "Processing started: Fri Jul 03 23:20:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593840001166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1593840001166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_2 -c Proyecto_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_2 -c Proyecto_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1593840001166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1593840002548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1593840002549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram.sv 1 1 " "Found 1 design units, including 1 entities, in source file histogram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram " "Found entity 1: histogram" {  } { { "histogram.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/histogram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/Add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_pc " "Found entity 1: Add_pc" {  } { { "Add_pc.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/Add_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593840029438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593840029438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1593840029562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:DUT " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:DUT\"" {  } { { "test.sv" "DUT" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/test.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593840029568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_pc DataPath:DUT\|Add_pc:Add1 " "Elaborating entity \"Add_pc\" for hierarchy \"DataPath:DUT\|Add_pc:Add1\"" {  } { { "DataPath.sv" "Add1" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593840029578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D DataPath:DUT\|flip_flop_D:ff " "Elaborating entity \"flip_flop_D\" for hierarchy \"DataPath:DUT\|flip_flop_D:ff\"" {  } { { "DataPath.sv" "ff" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593840029582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory DataPath:DUT\|instruction_memory:instr_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"DataPath:DUT\|instruction_memory:instr_mem\"" {  } { { "DataPath.sv" "instr_mem" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593840029591 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[100..3\] 0 instruction_memory.sv(4) " "Net \"memory\[100..3\]\" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/instruction_memory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1593840029597 "|test|DataPath:DUT|instruction_memory:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file DataPath:DUT\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"DataPath:DUT\|register_file:reg_file\"" {  } { { "DataPath.sv" "reg_file" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593840029663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add DataPath:DUT\|Add:Add2 " "Elaborating entity \"Add\" for hierarchy \"DataPath:DUT\|Add:Add2\"" {  } { { "DataPath.sv" "Add2" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593840029670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory DataPath:DUT\|data_memory:data_m " "Elaborating entity \"data_memory\" for hierarchy \"DataPath:DUT\|data_memory:data_m\"" {  } { { "DataPath.sv" "data_m" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593840029675 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RAM data_memory.sv(13) " "Verilog HDL warning at data_memory.sv(13): initial value for variable RAM should be constant" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1593840029829 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(31) " "Verilog HDL assignment warning at data_memory.sv(31): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593840029829 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(32) " "Verilog HDL assignment warning at data_memory.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593840029829 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(33) " "Verilog HDL assignment warning at data_memory.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593840029829 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(34) " "Verilog HDL assignment warning at data_memory.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593840029830 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(35) " "Verilog HDL assignment warning at data_memory.sv(35): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593840029830 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(36) " "Verilog HDL assignment warning at data_memory.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593840029830 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(37) " "Verilog HDL assignment warning at data_memory.sv(37): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593840029830 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(38) " "Verilog HDL assignment warning at data_memory.sv(38): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593840029830 "|histogram|data_memory:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit DataPath:DUT\|Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"DataPath:DUT\|Control_Unit:CU\"" {  } { { "DataPath.sv" "CU" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/DataPath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593840029837 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1593840031775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593840031933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 03 23:20:31 2020 " "Processing ended: Fri Jul 03 23:20:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593840031933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593840031933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593840031933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1593840031933 ""}
