/* Copyright lowRISC contributors. */
/* Licensed under the Apache License, Version 2.0, see LICENSE for details. */
/* SPDX-License-Identifier: Apache-2.0 */

/**
 * Partial linker script for chip memory configuration.
 * rom_ext_virtual and owner_virtual are address windows that provide a fixed translation
 * address for whichever half of the flash contains the corresponding boot stage.
 */
MEMORY {
  ctn(rwx) : ORIGIN = 0x40000000, LENGTH = 0x40000000
  ram_ret_aon(rwx) : ORIGIN = 0x30600000, LENGTH = 0x1000
  ram_main(rwx) : ORIGIN = 0x10000000, LENGTH = 0x10000
  ram_mbox(rwx) : ORIGIN = 0x11000000, LENGTH = 0x1000
  rom0(rx) : ORIGIN = 0x00008000, LENGTH = 0x8000
  rom1(rx) : ORIGIN = 0x00020000, LENGTH = 0x10000
  ram_ctn(rwx) : ORIGIN = 0x40000000 + 0x01000000, LENGTH = 0x00100000
  rom_ext_virtual(rx) : ORIGIN = 0x90000000, LENGTH = 0x80000
  owner_virtual(rx) : ORIGIN = 0xa0000000, LENGTH = 0x80000
}

/**
 * Stack at the top of the main SRAM.
 */
_stack_size = 16384;
_stack_end = ORIGIN(ram_main) + LENGTH(ram_main);
_stack_start = _stack_end - _stack_size;

/**
 * Size of the `.static_critical` section at the bottom of the main SRAM (in
 * bytes).
 */
_static_critical_size = 8136;

/**
 * `.chip_info` at the top of each ROM.
 */
_chip_info_size = 128;
_rom0_chip_info_end = ORIGIN(rom0) + LENGTH(rom0);
_rom0_chip_info_start = _rom0_chip_info_end - _chip_info_size;
_rom1_chip_info_end = ORIGIN(rom1) + LENGTH(rom1);
_rom1_chip_info_start = _rom1_chip_info_end - _chip_info_size;

/**
 * Size of the initial ePMP RX region at reset (in bytes). This region must be
 * large enough to cover the .crt section.
 *
 * NOTE: This value must match the size of the RX region in
 * hw/ip/rv_core_ibex/rtl/ibex_pmp_reset.svh.
 */
_epmp_reset_rx_size = 2048;
