// Seed: 3664397978
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input tri0 id_12
);
  wire id_14;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri id_6
    , id_15,
    input tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    input wand id_13
);
  logic id_16;
  ;
  assign id_16 = id_7;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_0,
      id_5,
      id_0,
      id_3,
      id_11,
      id_12,
      id_12,
      id_8,
      id_12,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
