--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/t/u/tugrul/Documents/ReceiverSide/ReceiverSide.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -2.432(F)|    2.981(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    5.590(R)|   -4.095(R)|clock_27mhz_in    |   0.000|
button3     |    8.340(R)|   -6.551(R)|clock_27mhz_in    |   0.000|
button_down |    9.595(R)|   -7.403(R)|clock_27mhz_in    |   0.000|
button_enter|   10.736(R)|   -8.379(R)|clock_27mhz_in    |   0.000|
button_up   |    9.148(R)|   -7.455(R)|clock_27mhz_in    |   0.000|
switch<0>   |    7.442(R)|   -5.676(R)|clock_27mhz_in    |   0.000|
------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   12.560(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.137(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   19.281(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   19.284(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   17.040(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.727(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   18.433(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   16.345(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   10.162(R)|rc/ram_clock      |   0.000|
                  |   10.162(F)|rc/ram_clock      |   0.000|
analyzer1_data<0> |    9.927(R)|clock_27mhz_in    |   0.000|
analyzer3_clock   |   12.879(R)|clock_27mhz_in    |   0.000|
analyzer3_data<0> |    7.498(R)|clock_27mhz_in    |   0.000|
analyzer3_data<1> |    7.842(R)|clock_27mhz_in    |   0.000|
analyzer3_data<2> |    8.088(R)|clock_27mhz_in    |   0.000|
analyzer3_data<3> |    8.234(R)|clock_27mhz_in    |   0.000|
analyzer3_data<4> |    8.980(R)|clock_27mhz_in    |   0.000|
analyzer3_data<5> |    8.072(R)|clock_27mhz_in    |   0.000|
analyzer3_data<6> |    8.477(R)|clock_27mhz_in    |   0.000|
analyzer3_data<7> |    8.384(R)|clock_27mhz_in    |   0.000|
analyzer3_data<8> |    7.577(R)|clock_27mhz_in    |   0.000|
analyzer3_data<9> |    8.260(R)|clock_27mhz_in    |   0.000|
analyzer3_data<10>|    8.047(R)|clock_27mhz_in    |   0.000|
analyzer3_data<11>|    8.091(R)|clock_27mhz_in    |   0.000|
audio_reset_b     |    6.718(R)|clock_27mhz_in    |   0.000|
clock_feedback_out|    8.399(R)|rc/ram_clock      |   0.000|
                  |    8.399(F)|rc/ram_clock      |   0.000|
disp_clock        |    6.137(R)|clock_27mhz_in    |   0.000|
led<0>            |   10.863(R)|clock_27mhz_in    |   0.000|
led<1>            |   11.098(R)|clock_27mhz_in    |   0.000|
led<2>            |    8.393(R)|clock_27mhz_in    |   0.000|
led<3>            |    8.938(R)|clock_27mhz_in    |   0.000|
led<4>            |    9.350(R)|clock_27mhz_in    |   0.000|
led<5>            |    7.502(R)|clock_27mhz_in    |   0.000|
led<6>            |    8.955(R)|clock_27mhz_in    |   0.000|
led<7>            |    7.964(R)|clock_27mhz_in    |   0.000|
ram0_address<0>   |    5.689(R)|clock_27mhz_in    |   0.000|
ram0_address<1>   |    4.164(R)|clock_27mhz_in    |   0.000|
ram0_address<2>   |    5.284(R)|clock_27mhz_in    |   0.000|
ram0_address<3>   |    4.818(R)|clock_27mhz_in    |   0.000|
ram0_address<4>   |    4.883(R)|clock_27mhz_in    |   0.000|
ram0_address<5>   |    5.303(R)|clock_27mhz_in    |   0.000|
ram0_address<6>   |    4.324(R)|clock_27mhz_in    |   0.000|
ram0_address<7>   |    4.639(R)|clock_27mhz_in    |   0.000|
ram0_address<8>   |    5.165(R)|clock_27mhz_in    |   0.000|
ram0_address<9>   |    5.188(R)|clock_27mhz_in    |   0.000|
ram0_address<10>  |    4.429(R)|clock_27mhz_in    |   0.000|
ram0_address<11>  |    4.525(R)|clock_27mhz_in    |   0.000|
ram0_address<12>  |    4.748(R)|clock_27mhz_in    |   0.000|
ram0_address<13>  |    5.446(R)|clock_27mhz_in    |   0.000|
ram0_address<14>  |    5.828(R)|clock_27mhz_in    |   0.000|
ram0_address<15>  |    5.633(R)|clock_27mhz_in    |   0.000|
ram0_address<16>  |    5.312(R)|clock_27mhz_in    |   0.000|
ram0_address<17>  |    5.579(R)|clock_27mhz_in    |   0.000|
ram0_address<18>  |    5.464(R)|clock_27mhz_in    |   0.000|
ram0_clk          |    8.296(R)|rc/ram_clock      |   0.000|
                  |    8.296(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |    5.035(R)|clock_27mhz_in    |   0.000|
ram0_data<1>      |    4.943(R)|clock_27mhz_in    |   0.000|
ram0_data<2>      |    4.938(R)|clock_27mhz_in    |   0.000|
ram0_data<3>      |    4.949(R)|clock_27mhz_in    |   0.000|
ram0_data<4>      |    4.940(R)|clock_27mhz_in    |   0.000|
ram0_data<5>      |    4.448(R)|clock_27mhz_in    |   0.000|
ram0_data<6>      |    4.879(R)|clock_27mhz_in    |   0.000|
ram0_data<7>      |    4.443(R)|clock_27mhz_in    |   0.000|
ram0_data<8>      |    3.945(R)|clock_27mhz_in    |   0.000|
ram0_data<9>      |    6.527(R)|clock_27mhz_in    |   0.000|
ram0_data<10>     |    5.350(R)|clock_27mhz_in    |   0.000|
ram0_data<11>     |    6.539(R)|clock_27mhz_in    |   0.000|
ram0_data<12>     |    5.325(R)|clock_27mhz_in    |   0.000|
ram0_data<13>     |    5.352(R)|clock_27mhz_in    |   0.000|
ram0_data<14>     |    5.328(R)|clock_27mhz_in    |   0.000|
ram0_data<15>     |    4.672(R)|clock_27mhz_in    |   0.000|
ram0_data<16>     |    4.438(R)|clock_27mhz_in    |   0.000|
ram0_data<17>     |    4.097(R)|clock_27mhz_in    |   0.000|
ram0_data<18>     |    4.404(R)|clock_27mhz_in    |   0.000|
ram0_data<19>     |    4.119(R)|clock_27mhz_in    |   0.000|
ram0_data<20>     |    3.411(R)|clock_27mhz_in    |   0.000|
ram0_data<21>     |    4.648(R)|clock_27mhz_in    |   0.000|
ram0_data<22>     |    5.159(R)|clock_27mhz_in    |   0.000|
ram0_data<23>     |    4.656(R)|clock_27mhz_in    |   0.000|
ram0_data<24>     |    5.163(R)|clock_27mhz_in    |   0.000|
ram0_data<25>     |    5.146(R)|clock_27mhz_in    |   0.000|
ram0_data<26>     |    3.736(R)|clock_27mhz_in    |   0.000|
ram0_data<27>     |    4.995(R)|clock_27mhz_in    |   0.000|
ram0_data<28>     |    4.482(R)|clock_27mhz_in    |   0.000|
ram0_data<29>     |    5.739(R)|clock_27mhz_in    |   0.000|
ram0_data<30>     |    4.494(R)|clock_27mhz_in    |   0.000|
ram0_data<31>     |    5.731(R)|clock_27mhz_in    |   0.000|
ram0_data<32>     |    5.144(R)|clock_27mhz_in    |   0.000|
ram0_data<33>     |    5.131(R)|clock_27mhz_in    |   0.000|
ram0_data<34>     |    5.142(R)|clock_27mhz_in    |   0.000|
ram0_data<35>     |    4.083(R)|clock_27mhz_in    |   0.000|
ram0_we_b         |    9.099(R)|clock_27mhz_in    |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.342|         |    8.054|    3.283|
clock_27mhz    |    3.116|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.276|    3.441|         |         |
clock_27mhz    |    8.669|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.661|
---------------+-----------------+---------+


Analysis completed Mon Dec 12 18:56:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



