Analysis & Synthesis report for Proj_Hardware
Sat May 18 11:42:21 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |VCPU|mult:MULTOp|doing
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated
 16. Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated
 17. Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated
 18. Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated
 19. Parameter Settings for User Entity Instance: UnidadeControle:CtrlUnit
 20. Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM
 21. Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_One
 22. Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_Two
 23. Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_Three
 24. Parameter Settings for User Entity Instance: mult:MULTOp
 25. Port Connectivity Checks: "mux_2inputs:HIGHMux"
 26. Port Connectivity Checks: "mux_2inputs:LOWMux"
 27. Port Connectivity Checks: "mult:MULTOp"
 28. Port Connectivity Checks: "div:DIVOp"
 29. Port Connectivity Checks: "mux_2inputs:DR1Mux"
 30. Port Connectivity Checks: "sign_extend26_32:SE26_32"
 31. Port Connectivity Checks: "Ula32:ALU"
 32. Port Connectivity Checks: "mux_srcB:ALUSrcB"
 33. Port Connectivity Checks: "mux_BWD2:BWDMux"
 34. Port Connectivity Checks: "mux_2inputs:WriteDataMux"
 35. Port Connectivity Checks: "mux_IorD:IorDMux"
 36. Port Connectivity Checks: "mux_2inputs:ALUorMemMux"
 37. Port Connectivity Checks: "UnidadeControle:CtrlUnit"
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sat May 18 11:42:21 2019        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; Proj_Hardware                                ;
; Top-level Entity Name         ; VCPU                                         ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 1,807                                        ;
;     Dedicated logic registers ; 1,294                                        ;
; Total registers               ; 1294                                         ;
; Total pins                    ; 344                                          ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 8,192                                        ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; VCPU               ; Proj_Hardware      ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                   ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+
; aritmetricas.mif                 ; yes             ; User Memory Initialization File  ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/aritmetricas.mif           ;
; mux_rgDst.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_rgDst.sv               ;
; div.v                            ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v                      ;
; mult.v                           ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mult.v                     ;
; Banco_reg.vhd                    ; yes             ; User VHDL File                   ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd              ;
; Instr_Reg.vhd                    ; yes             ; User VHDL File                   ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd              ;
; Memoria.vhd                      ; yes             ; User VHDL File                   ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd                ;
; RegDesloc.vhd                    ; yes             ; User VHDL File                   ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd              ;
; Registrador.vhd                  ; yes             ; User VHDL File                   ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd            ;
; ula32.vhd                        ; yes             ; User VHDL File                   ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd                  ;
; sign_extend.v                    ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend.v              ;
; mux_pcSrc.v                      ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_pcSrc.v                ;
; shift_left2.v                    ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_left2.v              ;
; shift_left16.v                   ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_left16.v             ;
; shift_leftJump.v                 ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_leftJump.v           ;
; sign_extend26_32.v               ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend26_32.v         ;
; mux_dr2.v                        ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_dr2.v                  ;
; UnidadeControle.v                ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v          ;
; VCPU.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv                    ;
; mux_memWD.V                      ; yes             ; User Verilog HDL File            ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_memWD.V                ;
; mux_pccond.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_pccond.sv              ;
; mux_2inputs.sv                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.sv             ;
; mux_srcB.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcB.sv                ;
; mux_srcA.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_srcA.sv                ;
; mega_mux.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mega_mux.sv                ;
; mux_BWD2.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_BWD2.sv                ;
; mux_IorD.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_IorD.sv                ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                     ; c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf ;
; altram.tdf                       ; yes             ; Megafunction                     ; c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_98a1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_98a1.tdf     ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1807  ;
; Dedicated logic registers                     ; 1294  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 301   ;
;                                               ;       ;
; Total combinational functions                 ; 1807  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 18    ;
;     -- 6 input functions                      ; 987   ;
;     -- 5 input functions                      ; 319   ;
;     -- 4 input functions                      ; 142   ;
;     -- <=3 input functions                    ; 341   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1766  ;
;     -- extended LUT mode                      ; 18    ;
;     -- arithmetic mode                        ; 23    ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 2962  ;
;                                               ;       ;
; Total registers                               ; 1294  ;
;     -- Dedicated logic registers              ; 1294  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 1,481 ;
;                                               ;       ;
; I/O pins                                      ; 344   ;
; Total block memory bits                       ; 8192  ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 1326  ;
; Total fan-out                                 ; 15066 ;
; Average fan-out                               ; 4.33  ;
+-----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |VCPU                                           ; 1807 (2)          ; 1294 (0)     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 344  ; 0            ; |VCPU                                                                                                       ; work         ;
;    |Banco_reg:registers|                        ; 736 (736)         ; 1024 (1024)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Banco_reg:registers                                                                                   ; work         ;
;    |Instr_Reg:IR|                               ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Instr_Reg:IR                                                                                          ; work         ;
;    |Memoria:Mem|                                ; 23 (23)           ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem                                                                                           ; work         ;
;       |lpm_ram_dq:MEM_plus_One|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One                                                                   ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_98a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated   ;              ;
;       |lpm_ram_dq:MEM_plus_Three|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three                                                                 ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block                                ; work         ;
;                |altsyncram_98a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated ; work         ;
;       |lpm_ram_dq:MEM_plus_Two|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two                                                                   ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_98a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated   ;              ;
;       |lpm_ram_dq:MEM|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM                                                                            ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram                                                                ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block                                           ; work         ;
;                |altsyncram_98a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated            ; work         ;
;    |RegDesloc:DesReg|                           ; 352 (352)         ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|RegDesloc:DesReg                                                                                      ; work         ;
;    |Registrador:ALUOutReg|                      ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Registrador:ALUOutReg                                                                                 ; work         ;
;    |Registrador:MDR|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Registrador:MDR                                                                                       ; work         ;
;    |Registrador:PC|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Registrador:PC                                                                                        ; work         ;
;    |Registrador:RegisterA|                      ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Registrador:RegisterA                                                                                 ; work         ;
;    |Registrador:RegisterB|                      ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Registrador:RegisterB                                                                                 ; work         ;
;    |Ula32:ALU|                                  ; 173 (173)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|Ula32:ALU                                                                                             ; work         ;
;    |UnidadeControle:CtrlUnit|                   ; 198 (198)         ; 46 (46)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|UnidadeControle:CtrlUnit                                                                              ;              ;
;    |mega_mux:MemToRegMux|                       ; 115 (115)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|mega_mux:MemToRegMux                                                                                  ; work         ;
;    |mux_2inputs:DR1Mux|                         ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|mux_2inputs:DR1Mux                                                                                    ; work         ;
;    |mux_IorD:IorDMux|                           ; 17 (17)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|mux_IorD:IorDMux                                                                                      ; work         ;
;    |mux_dr2:DR2Mux|                             ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|mux_dr2:DR2Mux                                                                                        ; work         ;
;    |mux_pcSrc:pcSrcMux|                         ; 44 (44)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|mux_pcSrc:pcSrcMux                                                                                    ; work         ;
;    |mux_rgDst:RegDSTMux|                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|mux_rgDst:RegDSTMux                                                                                   ; work         ;
;    |mux_srcA:ALUSrcA|                           ; 65 (65)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|mux_srcA:ALUSrcA                                                                                      ; work         ;
;    |mux_srcB:ALUSrcB|                           ; 67 (67)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VCPU|mux_srcB:ALUSrcB                                                                                      ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; aritmetricas.mif ;
; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; aritmetricas.mif ;
; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; aritmetricas.mif ;
; Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; aritmetricas.mif ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |VCPU|mult:MULTOp|doing   ;
+----------+----------+----------+----------+
; Name     ; doing.00 ; doing.10 ; doing.01 ;
+----------+----------+----------+----------+
; doing.00 ; 0        ; 0        ; 0        ;
; doing.01 ; 1        ; 0        ; 1        ;
; doing.10 ; 1        ; 1        ; 0        ;
+----------+----------+----------+----------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+------------------------------------------------------+----------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal        ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------+------------------------+
; mux_srcA:ALUSrcA|out[0]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[1]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[2]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[3]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[4]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[5]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[6]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[7]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[8]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[9]                              ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[10]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[11]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[12]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[13]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[14]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[15]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[16]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[17]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[18]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[19]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[20]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[21]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[22]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[23]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[24]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[25]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[26]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[27]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[28]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[29]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[30]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcA:ALUSrcA|out[31]                             ; mux_srcA:ALUSrcA|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[0]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[1]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[2]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[3]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[4]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[5]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[6]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[7]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[8]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[9]                              ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[10]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[11]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[12]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[13]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[14]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[15]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[16]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[17]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[18]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[19]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[20]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[21]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[22]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[23]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[24]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[25]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[26]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[27]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[28]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[29]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[30]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mux_srcB:ALUSrcB|out[31]                             ; mux_srcB:ALUSrcB|Mux32     ; yes                    ;
; mega_mux:MemToRegMux|out[0]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[1]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[2]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[3]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[4]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[5]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[6]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[7]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[8]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[9]                          ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[10]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[11]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[12]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[13]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[14]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[15]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[16]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[17]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[18]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[19]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[20]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[21]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[22]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[23]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[24]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[25]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[26]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[27]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[28]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[29]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[30]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mega_mux:MemToRegMux|out[31]                         ; mega_mux:MemToRegMux|Mux32 ; yes                    ;
; mux_IorD:IorDMux|out[0]                              ; mux_IorD:IorDMux|Mux8      ; yes                    ;
; mux_IorD:IorDMux|out[1]                              ; mux_IorD:IorDMux|Mux8      ; yes                    ;
; mux_IorD:IorDMux|out[2]                              ; mux_IorD:IorDMux|Mux8      ; yes                    ;
; mux_IorD:IorDMux|out[3]                              ; mux_IorD:IorDMux|Mux8      ; yes                    ;
; Number of user-specified and inferred latches = 104  ;                            ;                        ;
+------------------------------------------------------+----------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; mult:MULTOp|multiplicand[0..5]          ; Lost fanout                                 ;
; mult:MULTOp|check[0..15]                ; Lost fanout                                 ;
; mult:MULTOp|aCalc[0..15,23..31]         ; Lost fanout                                 ;
; mult:MULTOp|op[0..1]                    ; Lost fanout                                 ;
; mult:MULTOp|aCalc[16..22]               ; Lost fanout                                 ;
; mult:MULTOp|multiplicand[6..31]         ; Lost fanout                                 ;
; mult:MULTOp|operation[0..63]            ; Lost fanout                                 ;
; div:DIVOp|Lo[0..31]                     ; Lost fanout                                 ;
; div:DIVOp|QUOCIENTE[0..31]              ; Lost fanout                                 ;
; div:DIVOp|contador[0..5]                ; Lost fanout                                 ;
; div:DIVOp|B[0..63]                      ; Lost fanout                                 ;
; div:DIVOp|RESTO[0..63]                  ; Lost fanout                                 ;
; div:DIVOp|DivFim                        ; Lost fanout                                 ;
; UnidadeControle:CtrlUnit|BWD[0..1]      ; Lost fanout                                 ;
; mult:MULTOp|lo[0..31]                   ; Stuck at GND due to stuck port data_in      ;
; mult:MULTOp|hi[0..31]                   ; Stuck at GND due to stuck port data_in      ;
; UnidadeControle:CtrlUnit|LowReg         ; Stuck at GND due to stuck port data_in      ;
; UnidadeControle:CtrlUnit|HighReg        ; Stuck at GND due to stuck port data_in      ;
; Registrador:LOW|Saida[0..31]            ; Stuck at GND due to stuck port clock_enable ;
; Registrador:HIGH|Saida[0..31]           ; Stuck at GND due to stuck port clock_enable ;
; UnidadeControle:CtrlUnit|DR2            ; Merged with UnidadeControle:CtrlUnit|DR1    ;
; UnidadeControle:CtrlUnit|AWrite         ; Merged with UnidadeControle:CtrlUnit|BWrite ;
; mult:MULTOp|doing.01                    ; Lost fanout                                 ;
; mult:MULTOp|doing.10                    ; Lost fanout                                 ;
; mult:MULTOp|doing.00                    ; Lost fanout                                 ;
; Total Number of Removed Registers = 482 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                             ;
+--------------------+---------------------------+----------------------------------------+
; Register name      ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------+---------------------------+----------------------------------------+
; mult:MULTOp|lo[0]  ; Stuck at GND              ; Registrador:LOW|Saida[0]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[1]  ; Stuck at GND              ; Registrador:LOW|Saida[1]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[2]  ; Stuck at GND              ; Registrador:LOW|Saida[2]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[3]  ; Stuck at GND              ; Registrador:LOW|Saida[3]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[4]  ; Stuck at GND              ; Registrador:LOW|Saida[4]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[5]  ; Stuck at GND              ; Registrador:LOW|Saida[5]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[6]  ; Stuck at GND              ; Registrador:LOW|Saida[6]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[7]  ; Stuck at GND              ; Registrador:LOW|Saida[7]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[8]  ; Stuck at GND              ; Registrador:LOW|Saida[8]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[9]  ; Stuck at GND              ; Registrador:LOW|Saida[9]               ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[10] ; Stuck at GND              ; Registrador:LOW|Saida[10]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[11] ; Stuck at GND              ; Registrador:LOW|Saida[11]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[12] ; Stuck at GND              ; Registrador:LOW|Saida[12]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[13] ; Stuck at GND              ; Registrador:LOW|Saida[13]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[14] ; Stuck at GND              ; Registrador:LOW|Saida[14]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[15] ; Stuck at GND              ; Registrador:LOW|Saida[15]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[16] ; Stuck at GND              ; Registrador:LOW|Saida[16]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[17] ; Stuck at GND              ; Registrador:LOW|Saida[17]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[18] ; Stuck at GND              ; Registrador:LOW|Saida[18]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[19] ; Stuck at GND              ; Registrador:LOW|Saida[19]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[20] ; Stuck at GND              ; Registrador:LOW|Saida[20]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[21] ; Stuck at GND              ; Registrador:LOW|Saida[21]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[22] ; Stuck at GND              ; Registrador:LOW|Saida[22]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[23] ; Stuck at GND              ; Registrador:LOW|Saida[23]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[24] ; Stuck at GND              ; Registrador:LOW|Saida[24]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[25] ; Stuck at GND              ; Registrador:LOW|Saida[25]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[26] ; Stuck at GND              ; Registrador:LOW|Saida[26]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[27] ; Stuck at GND              ; Registrador:LOW|Saida[27]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[28] ; Stuck at GND              ; Registrador:LOW|Saida[28]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[29] ; Stuck at GND              ; Registrador:LOW|Saida[29]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[30] ; Stuck at GND              ; Registrador:LOW|Saida[30]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|lo[31] ; Stuck at GND              ; Registrador:LOW|Saida[31]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[0]  ; Stuck at GND              ; Registrador:HIGH|Saida[0]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[1]  ; Stuck at GND              ; Registrador:HIGH|Saida[1]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[2]  ; Stuck at GND              ; Registrador:HIGH|Saida[2]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[3]  ; Stuck at GND              ; Registrador:HIGH|Saida[3]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[4]  ; Stuck at GND              ; Registrador:HIGH|Saida[4]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[5]  ; Stuck at GND              ; Registrador:HIGH|Saida[5]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[6]  ; Stuck at GND              ; Registrador:HIGH|Saida[6]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[7]  ; Stuck at GND              ; Registrador:HIGH|Saida[7]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[8]  ; Stuck at GND              ; Registrador:HIGH|Saida[8]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[9]  ; Stuck at GND              ; Registrador:HIGH|Saida[9]              ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[10] ; Stuck at GND              ; Registrador:HIGH|Saida[10]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[11] ; Stuck at GND              ; Registrador:HIGH|Saida[11]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[12] ; Stuck at GND              ; Registrador:HIGH|Saida[12]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[13] ; Stuck at GND              ; Registrador:HIGH|Saida[13]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[14] ; Stuck at GND              ; Registrador:HIGH|Saida[14]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[15] ; Stuck at GND              ; Registrador:HIGH|Saida[15]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[16] ; Stuck at GND              ; Registrador:HIGH|Saida[16]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[17] ; Stuck at GND              ; Registrador:HIGH|Saida[17]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[18] ; Stuck at GND              ; Registrador:HIGH|Saida[18]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[19] ; Stuck at GND              ; Registrador:HIGH|Saida[19]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[20] ; Stuck at GND              ; Registrador:HIGH|Saida[20]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[21] ; Stuck at GND              ; Registrador:HIGH|Saida[21]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[22] ; Stuck at GND              ; Registrador:HIGH|Saida[22]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[23] ; Stuck at GND              ; Registrador:HIGH|Saida[23]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[24] ; Stuck at GND              ; Registrador:HIGH|Saida[24]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[25] ; Stuck at GND              ; Registrador:HIGH|Saida[25]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[26] ; Stuck at GND              ; Registrador:HIGH|Saida[26]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[27] ; Stuck at GND              ; Registrador:HIGH|Saida[27]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[28] ; Stuck at GND              ; Registrador:HIGH|Saida[28]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[29] ; Stuck at GND              ; Registrador:HIGH|Saida[29]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[30] ; Stuck at GND              ; Registrador:HIGH|Saida[30]             ;
;                    ; due to stuck port data_in ;                                        ;
; mult:MULTOp|hi[31] ; Stuck at GND              ; Registrador:HIGH|Saida[31]             ;
;                    ; due to stuck port data_in ;                                        ;
+--------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1294  ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 1248  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1276  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |VCPU|UnidadeControle:CtrlUnit|wait_count[0] ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |VCPU|Registrador:RegisterA|Saida[28]        ;
; 128:1              ; 5 bits    ; 425 ALUTs     ; 70 ALUTs             ; 355 ALUTs              ; Yes        ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[0]    ;
; 128:1              ; 3 bits    ; 255 ALUTs     ; 33 ALUTs             ; 222 ALUTs              ; Yes        ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[0]    ;
; 128:1              ; 6 bits    ; 510 ALUTs     ; 48 ALUTs             ; 462 ALUTs              ; Yes        ; |VCPU|UnidadeControle:CtrlUnit|RegDst[0]     ;
; 128:1              ; 4 bits    ; 340 ALUTs     ; 32 ALUTs             ; 308 ALUTs              ; Yes        ; |VCPU|UnidadeControle:CtrlUnit|MemWR         ;
; 128:1              ; 2 bits    ; 170 ALUTs     ; 10 ALUTs             ; 160 ALUTs              ; Yes        ; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]   ;
; 128:1              ; 2 bits    ; 170 ALUTs     ; 4 ALUTs              ; 166 ALUTs              ; Yes        ; |VCPU|UnidadeControle:CtrlUnit|PCCond[0]     ;
; 128:1              ; 3 bits    ; 255 ALUTs     ; 18 ALUTs             ; 237 ALUTs              ; Yes        ; |VCPU|UnidadeControle:CtrlUnit|ShiftCtrl[0]  ;
; 128:1              ; 2 bits    ; 170 ALUTs     ; 4 ALUTs              ; 166 ALUTs              ; Yes        ; |VCPU|UnidadeControle:CtrlUnit|MemWD[0]      ;
; 14:1               ; 13 bits   ; 117 ALUTs     ; 78 ALUTs             ; 39 ALUTs               ; Yes        ; |VCPU|RegDesloc:DesReg|temp[9]               ;
; 14:1               ; 13 bits   ; 117 ALUTs     ; 78 ALUTs             ; 39 ALUTs               ; Yes        ; |VCPU|RegDesloc:DesReg|temp[25]              ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |VCPU|mux_srcA:ALUSrcA|Mux31                 ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |VCPU|mux_pcSrc:pcSrcMux|out[0]              ;
; 4:1                ; 30 bits   ; 60 ALUTs      ; 60 ALUTs             ; 0 ALUTs                ; No         ; |VCPU|mux_pcSrc:pcSrcMux|out[27]             ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |VCPU|mux_rgDst:RegDSTMux|Mux0               ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 64 ALUTs             ; 96 ALUTs               ; No         ; |VCPU|Ula32:ALU|Mux52                        ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 128 ALUTs            ; 32 ALUTs               ; No         ; |VCPU|Ula32:ALU|Mux18                        ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |VCPU|mux_IorD:IorDMux|Mux2                  ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 48 ALUTs             ; 8 ALUTs                ; No         ; |VCPU|mega_mux:MemToRegMux|Mux0              ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; No         ; |VCPU|Banco_reg:registers|Mux46              ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |VCPU|mux_srcB:ALUSrcB|Mux1                  ;
; 4:1                ; 14 bits   ; 28 ALUTs      ; 28 ALUTs             ; 0 ALUTs                ; No         ; |VCPU|mux_srcB:ALUSrcB|Mux31                 ;
; 12:1               ; 8 bits    ; 64 ALUTs      ; 48 ALUTs             ; 16 ALUTs               ; No         ; |VCPU|mega_mux:MemToRegMux|Mux14             ;
; 5:1                ; 16 bits   ; 48 ALUTs      ; 48 ALUTs             ; 0 ALUTs                ; No         ; |VCPU|mux_srcB:ALUSrcB|Mux15                 ;
; 13:1               ; 16 bits   ; 128 ALUTs     ; 112 ALUTs            ; 16 ALUTs               ; No         ; |VCPU|mega_mux:MemToRegMux|Mux21             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UnidadeControle:CtrlUnit ;
+----------------+---------+--------------------------------------------+
; Parameter Name ; Value   ; Type                                       ;
+----------------+---------+--------------------------------------------+
; started        ; 0000000 ; Unsigned Binary                            ;
; inicial_1      ; 0000001 ; Unsigned Binary                            ;
; inicial_2      ; 0000010 ; Unsigned Binary                            ;
; add            ; 0000011 ; Unsigned Binary                            ;
; sub            ; 0000100 ; Unsigned Binary                            ;
; And            ; 0000101 ; Unsigned Binary                            ;
; slt            ; 0000110 ; Unsigned Binary                            ;
; slti           ; 0000111 ; Unsigned Binary                            ;
; addi           ; 0001000 ; Unsigned Binary                            ;
; addiu          ; 0001001 ; Unsigned Binary                            ;
; write_1        ; 0001010 ; Unsigned Binary                            ;
; write_i        ; 0001011 ; Unsigned Binary                            ;
; mult           ; 0001100 ; Unsigned Binary                            ;
; div            ; 0001101 ; Unsigned Binary                            ;
; cory_1         ; 0001110 ; Unsigned Binary                            ;
; mult_finish    ; 0001111 ; Unsigned Binary                            ;
; div_finish     ; 0010000 ; Unsigned Binary                            ;
; mflo           ; 0010001 ; Unsigned Binary                            ;
; mfhi           ; 0010010 ; Unsigned Binary                            ;
; inc            ; 0010011 ; Unsigned Binary                            ;
; inc_2          ; 0010100 ; Unsigned Binary                            ;
; cory_4         ; 0010101 ; Unsigned Binary                            ;
; inc_3          ; 0010110 ; Unsigned Binary                            ;
; dec            ; 0010111 ; Unsigned Binary                            ;
; dec_2          ; 0011000 ; Unsigned Binary                            ;
; cory_5         ; 0011001 ; Unsigned Binary                            ;
; dec_3          ; 0011010 ; Unsigned Binary                            ;
; cory_6         ; 0011011 ; Unsigned Binary                            ;
; writeMem       ; 0011100 ; Unsigned Binary                            ;
; jump           ; 0011101 ; Unsigned Binary                            ;
; jal            ; 0011110 ; Unsigned Binary                            ;
; jal_2          ; 0011111 ; Unsigned Binary                            ;
; jr             ; 0100000 ; Unsigned Binary                            ;
; beq            ; 0100001 ; Unsigned Binary                            ;
; branch_1       ; 0100010 ; Unsigned Binary                            ;
; ble            ; 0100011 ; Unsigned Binary                            ;
; branch_2       ; 0100100 ; Unsigned Binary                            ;
; bne            ; 0100101 ; Unsigned Binary                            ;
; branch_3       ; 0100110 ; Unsigned Binary                            ;
; bgt            ; 0100111 ; Unsigned Binary                            ;
; branch_4       ; 0101000 ; Unsigned Binary                            ;
; lui            ; 0101001 ; Unsigned Binary                            ;
; decode         ; 0101010 ; Unsigned Binary                            ;
; lw_1           ; 0101011 ; Unsigned Binary                            ;
; lh_1           ; 0101100 ; Unsigned Binary                            ;
; lb_1           ; 0101101 ; Unsigned Binary                            ;
; sw_1           ; 0101110 ; Unsigned Binary                            ;
; sh_1           ; 0101111 ; Unsigned Binary                            ;
; sb_1           ; 0110000 ; Unsigned Binary                            ;
; Break          ; 0110001 ; Unsigned Binary                            ;
; rte            ; 0110010 ; Unsigned Binary                            ;
; sll            ; 0110011 ; Unsigned Binary                            ;
; sllv           ; 0110100 ; Unsigned Binary                            ;
; sra            ; 0110101 ; Unsigned Binary                            ;
; srav           ; 0110110 ; Unsigned Binary                            ;
; srl            ; 0110111 ; Unsigned Binary                            ;
; OPcodeIN       ; 0111000 ; Unsigned Binary                            ;
; Reset          ; 0111001 ; Unsigned Binary                            ;
; inicial        ; 0111010 ; Unsigned Binary                            ;
; inicial_0      ; 0111011 ; Unsigned Binary                            ;
; write_lt0      ; 0111100 ; Unsigned Binary                            ;
; write_lt1      ; 0111101 ; Unsigned Binary                            ;
; write_lt00     ; 0111110 ; Unsigned Binary                            ;
; write_lt11     ; 0111111 ; Unsigned Binary                            ;
; writemdr_1     ; 1000000 ; Unsigned Binary                            ;
; writemdr_2     ; 1000001 ; Unsigned Binary                            ;
; writemdr_3     ; 1000010 ; Unsigned Binary                            ;
; lw_2           ; 1000011 ; Unsigned Binary                            ;
; lw_3           ; 1000100 ; Unsigned Binary                            ;
; cory_2         ; 1000101 ; Unsigned Binary                            ;
; cory_3         ; 1000110 ; Unsigned Binary                            ;
; lh_2           ; 1000111 ; Unsigned Binary                            ;
; lh_3           ; 1001000 ; Unsigned Binary                            ;
; lb_2           ; 1001001 ; Unsigned Binary                            ;
; lb_3           ; 1001010 ; Unsigned Binary                            ;
; cory_0         ; 1001011 ; Unsigned Binary                            ;
; sw_2           ; 1001100 ; Unsigned Binary                            ;
; sw_3           ; 1001101 ; Unsigned Binary                            ;
; sw_4           ; 1001110 ; Unsigned Binary                            ;
; cory_7         ; 1001111 ; Unsigned Binary                            ;
; cory_8         ; 1010000 ; Unsigned Binary                            ;
; sh_2           ; 1010001 ; Unsigned Binary                            ;
; sh_3           ; 1010010 ; Unsigned Binary                            ;
; sh_4           ; 1010011 ; Unsigned Binary                            ;
; sb_2           ; 1010100 ; Unsigned Binary                            ;
; sb_3           ; 1010101 ; Unsigned Binary                            ;
; sb_4           ; 1010110 ; Unsigned Binary                            ;
; overflow       ; 1010111 ; Unsigned Binary                            ;
; OPcodeIN_2     ; 1011000 ; Unsigned Binary                            ;
; OPcodeIN_3     ; 1011001 ; Unsigned Binary                            ;
; cory_9         ; 1011010 ; Unsigned Binary                            ;
; overflow_2     ; 1011011 ; Unsigned Binary                            ;
; overflow_3     ; 1011100 ; Unsigned Binary                            ;
; cory_10        ; 1011101 ; Unsigned Binary                            ;
; cory_11        ; 1011110 ; Unsigned Binary                            ;
; sl             ; 1011111 ; Unsigned Binary                            ;
; sr             ; 1100000 ; Unsigned Binary                            ;
; sr_a           ; 1100001 ; Unsigned Binary                            ;
; write_2        ; 1100010 ; Unsigned Binary                            ;
; cory_12        ; 1100011 ; Unsigned Binary                            ;
; cory_13        ; 1100100 ; Unsigned Binary                            ;
; cory_14        ; 1100101 ; Unsigned Binary                            ;
; cory_15        ; 1100110 ; Unsigned Binary                            ;
; cory_16        ; 1100111 ; Unsigned Binary                            ;
; cory_17        ; 1101000 ; Unsigned Binary                            ;
; cory_18        ; 1101001 ; Unsigned Binary                            ;
; cory_19        ; 1101010 ; Unsigned Binary                            ;
; cory_20        ; 1101011 ; Unsigned Binary                            ;
; cory_21        ; 1101100 ; Unsigned Binary                            ;
; cory_22        ; 1101101 ; Unsigned Binary                            ;
; Opcode_R       ; 000000  ; Unsigned Binary                            ;
; Opcode_addi    ; 001000  ; Unsigned Binary                            ;
; Opcode_addiu   ; 001001  ; Unsigned Binary                            ;
; Opcode_beq     ; 000100  ; Unsigned Binary                            ;
; Opcode_bne     ; 000101  ; Unsigned Binary                            ;
; Opcode_ble     ; 000110  ; Unsigned Binary                            ;
; Opcode_bgt     ; 000111  ; Unsigned Binary                            ;
; Opcode_lb      ; 100000  ; Unsigned Binary                            ;
; Opcode_lh      ; 100001  ; Unsigned Binary                            ;
; Opcode_lui     ; 001111  ; Unsigned Binary                            ;
; Opcode_lw      ; 100011  ; Unsigned Binary                            ;
; Opcode_sb      ; 101000  ; Unsigned Binary                            ;
; Opcode_sh      ; 101001  ; Unsigned Binary                            ;
; Opcode_slti    ; 001010  ; Unsigned Binary                            ;
; Opcode_sw      ; 101011  ; Unsigned Binary                            ;
; Opcode_j       ; 000010  ; Unsigned Binary                            ;
; Opcode_jal     ; 000011  ; Unsigned Binary                            ;
; Opcode_inc     ; 010000  ; Unsigned Binary                            ;
; Opcode_dec     ; 010001  ; Unsigned Binary                            ;
; funct_add      ; 100000  ; Unsigned Binary                            ;
; funct_and      ; 100100  ; Unsigned Binary                            ;
; funct_div      ; 011010  ; Unsigned Binary                            ;
; funct_mult     ; 011000  ; Unsigned Binary                            ;
; funct_jr       ; 001000  ; Unsigned Binary                            ;
; funct_mfhi     ; 010000  ; Unsigned Binary                            ;
; funct_mflo     ; 010010  ; Unsigned Binary                            ;
; funct_sll      ; 000000  ; Unsigned Binary                            ;
; funct_sllv     ; 000100  ; Unsigned Binary                            ;
; funct_slt      ; 101010  ; Unsigned Binary                            ;
; funct_sra      ; 000011  ; Unsigned Binary                            ;
; funct_srav     ; 000111  ; Unsigned Binary                            ;
; funct_srl      ; 000010  ; Unsigned Binary                            ;
; funct_sub      ; 100010  ; Unsigned Binary                            ;
; funct_break    ; 001101  ; Unsigned Binary                            ;
; funct_rte      ; 010011  ; Unsigned Binary                            ;
+----------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM ;
+------------------------+------------------+-----------------------------+
; Parameter Name         ; Value            ; Type                        ;
+------------------------+------------------+-----------------------------+
; LPM_WIDTH              ; 8                ; Signed Integer              ;
; LPM_WIDTHAD            ; 8                ; Signed Integer              ;
; LPM_NUMWORDS           ; 0                ; Signed Integer              ;
; LPM_INDATA             ; REGISTERED       ; Untyped                     ;
; LPM_ADDRESS_CONTROL    ; REGISTERED       ; Untyped                     ;
; LPM_OUTDATA            ; REGISTERED       ; Untyped                     ;
; LPM_FILE               ; aritmetricas.mif ; Untyped                     ;
; USE_EAB                ; ON               ; Untyped                     ;
; DEVICE_FAMILY          ; Stratix II       ; Untyped                     ;
; CBXI_PARAMETER         ; NOTHING          ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON               ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF              ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON               ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF              ; IGNORE_CASCADE              ;
+------------------------+------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+------------------+--------------------------------------+
; Parameter Name         ; Value            ; Type                                 ;
+------------------------+------------------+--------------------------------------+
; LPM_WIDTH              ; 8                ; Signed Integer                       ;
; LPM_WIDTHAD            ; 8                ; Signed Integer                       ;
; LPM_NUMWORDS           ; 0                ; Signed Integer                       ;
; LPM_INDATA             ; REGISTERED       ; Untyped                              ;
; LPM_ADDRESS_CONTROL    ; REGISTERED       ; Untyped                              ;
; LPM_OUTDATA            ; REGISTERED       ; Untyped                              ;
; LPM_FILE               ; aritmetricas.mif ; Untyped                              ;
; USE_EAB                ; ON               ; Untyped                              ;
; DEVICE_FAMILY          ; Stratix II       ; Untyped                              ;
; CBXI_PARAMETER         ; NOTHING          ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON               ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF              ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON               ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF              ; IGNORE_CASCADE                       ;
+------------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+------------------+--------------------------------------+
; Parameter Name         ; Value            ; Type                                 ;
+------------------------+------------------+--------------------------------------+
; LPM_WIDTH              ; 8                ; Signed Integer                       ;
; LPM_WIDTHAD            ; 8                ; Signed Integer                       ;
; LPM_NUMWORDS           ; 0                ; Signed Integer                       ;
; LPM_INDATA             ; REGISTERED       ; Untyped                              ;
; LPM_ADDRESS_CONTROL    ; REGISTERED       ; Untyped                              ;
; LPM_OUTDATA            ; REGISTERED       ; Untyped                              ;
; LPM_FILE               ; aritmetricas.mif ; Untyped                              ;
; USE_EAB                ; ON               ; Untyped                              ;
; DEVICE_FAMILY          ; Stratix II       ; Untyped                              ;
; CBXI_PARAMETER         ; NOTHING          ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON               ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF              ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON               ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF              ; IGNORE_CASCADE                       ;
+------------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+------------------+----------------------------------------+
; Parameter Name         ; Value            ; Type                                   ;
+------------------------+------------------+----------------------------------------+
; LPM_WIDTH              ; 8                ; Signed Integer                         ;
; LPM_WIDTHAD            ; 8                ; Signed Integer                         ;
; LPM_NUMWORDS           ; 0                ; Signed Integer                         ;
; LPM_INDATA             ; REGISTERED       ; Untyped                                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED       ; Untyped                                ;
; LPM_OUTDATA            ; REGISTERED       ; Untyped                                ;
; LPM_FILE               ; aritmetricas.mif ; Untyped                                ;
; USE_EAB                ; ON               ; Untyped                                ;
; DEVICE_FAMILY          ; Stratix II       ; Untyped                                ;
; CBXI_PARAMETER         ; NOTHING          ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON               ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF              ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON               ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF              ; IGNORE_CASCADE                         ;
+------------------------+------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult:MULTOp ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DN             ; 00    ; Unsigned Binary                 ;
; DN2            ; 11    ; Unsigned Binary                 ;
; SUM            ; 01    ; Unsigned Binary                 ;
; SUB            ; 10    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2inputs:HIGHMux"                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; selector ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "selector[1..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2inputs:LOWMux"                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; selector ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "selector[1..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult:MULTOp"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div:DIVOp"                                                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; DivFim         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DivisaoPorZero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Hi             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2inputs:DR1Mux"                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; selector ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "selector[1..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sign_extend26_32:SE26_32"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ula32:ALU"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; negativo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; igual    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_srcB:ALUSrcB"                                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; selector ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "selector[3..3]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_BWD2:BWDMux"                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Byte ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2inputs:WriteDataMux"                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; selector ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "selector[1..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_IorD:IorDMux"                                                                                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; selector ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2inputs:ALUorMemMux"                                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; selector ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "selector[1..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UnidadeControle:CtrlUnit"                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wait_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; IorD       ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; EPCWrite   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; WriteData  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 11:41:52 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file mux_rgdst.sv
    Info: Found entity 1: mux_rgDst
Info: Found 1 design units, including 1 entities, in source file div.v
    Info: Found entity 1: div
Info: Found 1 design units, including 1 entities, in source file mult.v
    Info: Found entity 1: mult
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Info: Found 1 design units, including 1 entities, in source file sign_extend.v
    Info: Found entity 1: sign_extend
Info: Found 1 design units, including 1 entities, in source file mux_f_h_or_b.v
    Info: Found entity 1: mux_f_h_or_b
Info: Found 1 design units, including 1 entities, in source file mux_alusrca.v
    Info: Found entity 1: mux_aluSrcA
Info: Found 1 design units, including 1 entities, in source file mux_alusrcb.v
    Info: Found entity 1: mux_aluSrcB
Info: Found 1 design units, including 1 entities, in source file mux_regdst.v
    Info: Found entity 1: mux_regDst
Info: Found 1 design units, including 1 entities, in source file mux_memtoreg.v
    Info: Found entity 1: mux_memToReg
Info: Found 1 design units, including 1 entities, in source file mux_pcsrc.v
    Info: Found entity 1: mux_pcSrc
Info: Found 1 design units, including 1 entities, in source file shift_left2.v
    Info: Found entity 1: shift_left2
Info: Found 1 design units, including 1 entities, in source file shift_left16.v
    Info: Found entity 1: shift_left16
Info: Found 1 design units, including 1 entities, in source file shift_leftjump.v
    Info: Found entity 1: shift_leftJump
Info: Found 1 design units, including 1 entities, in source file concat_25_0.v
    Info: Found entity 1: concat_25_0
Info: Found 1 design units, including 1 entities, in source file sign_extend26_32.v
    Info: Found entity 1: sign_extend26_32
Info: Found 1 design units, including 1 entities, in source file mux_dr2.v
    Info: Found entity 1: mux_dr2
Info: Found 1 design units, including 1 entities, in source file mux_store_f_h_or_b.v
    Info: Found entity 1: mux_store_f_h_or_b
Info: Found 1 design units, including 1 entities, in source file unidadecontrole.v
    Info: Found entity 1: UnidadeControle
Info: Found 1 design units, including 1 entities, in source file vcpu.sv
    Info: Found entity 1: VCPU
Info: Found 1 design units, including 1 entities, in source file mux_bwd.v
    Info: Found entity 1: mux_BWD
Info: Found 1 design units, including 1 entities, in source file mux_memwd.v
    Info: Found entity 1: mux_memWD
Info: Found 1 design units, including 1 entities, in source file mux_pccond.sv
    Info: Found entity 1: mux_pccond
Info: Found 1 design units, including 1 entities, in source file mux_2inputs.sv
    Info: Found entity 1: mux_2inputs
Info: Found 1 design units, including 1 entities, in source file mux_srcb.sv
    Info: Found entity 1: mux_srcB
Info: Found 1 design units, including 1 entities, in source file mux_srca.sv
    Info: Found entity 1: mux_srcA
Info: Found 1 design units, including 1 entities, in source file mega_mux.sv
    Info: Found entity 1: mega_mux
Info: Found 1 design units, including 1 entities, in source file mux_bwd2.sv
    Info: Found entity 1: mux_BWD2
Info: Found 1 design units, including 1 entities, in source file mux_iord.sv
    Info: Found entity 1: mux_IorD
Info: Elaborating entity "VCPU" for the top level hierarchy
Info: Elaborating entity "UnidadeControle" for hierarchy "UnidadeControle:CtrlUnit"
Warning (10034): Output port "Low" at UnidadeControle.v(29) has no driver
Warning (10034): Output port "High" at UnidadeControle.v(30) has no driver
Info: Elaborating entity "mux_2inputs" for hierarchy "mux_2inputs:ALUorMemMux"
Warning (10270): Verilog HDL Case Statement warning at mux_2inputs.sv(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mux_2inputs.sv(10): inferring latch(es) for variable "outputA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "outputA[0]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[1]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[2]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[3]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[4]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[5]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[6]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[7]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[8]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[9]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[10]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[11]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[12]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[13]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[14]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[15]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[16]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[17]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[18]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[19]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[20]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[21]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[22]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[23]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[24]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[25]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[26]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[27]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[28]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[29]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[30]" at mux_2inputs.sv(10)
Info (10041): Inferred latch for "outputA[31]" at mux_2inputs.sv(10)
Info: Elaborating entity "mux_pccond" for hierarchy "mux_pccond:MuxPCCond"
Info: Elaborating entity "Registrador" for hierarchy "Registrador:PC"
Info: Elaborating entity "mux_IorD" for hierarchy "mux_IorD:IorDMux"
Warning (10270): Verilog HDL Case Statement warning at mux_IorD.sv(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mux_IorD.sv(11): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[1]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[2]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[3]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[4]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[5]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[6]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[7]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[8]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[9]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[10]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[11]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[12]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[13]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[14]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[15]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[16]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[17]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[18]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[19]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[20]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[21]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[22]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[23]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[24]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[25]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[26]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[27]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[28]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[29]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[30]" at mux_IorD.sv(11)
Info (10041): Inferred latch for "out[31]" at mux_IorD.sv(11)
Info: Elaborating entity "mux_BWD2" for hierarchy "mux_BWD2:BWDMux"
Info: Elaborating entity "Memoria" for hierarchy "Memoria:Mem"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "Memoria:Mem|LPM_RAM_DQ:MEM"
Info: Elaborated megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM"
Info: Instantiated megafunction "Memoria:Mem|LPM_RAM_DQ:MEM" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "aritmetricas.mif"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram"
Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices
Info: Elaborated megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_98a1.tdf
    Info: Found entity 1: altsyncram_98a1
Info: Elaborating entity "altsyncram_98a1" for hierarchy "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_98a1:auto_generated"
Info: Elaborating entity "mux_memWD" for hierarchy "mux_memWD:memWDMux"
Info: Elaborating entity "Instr_Reg" for hierarchy "Instr_Reg:IR"
Info: Elaborating entity "mux_rgDst" for hierarchy "mux_rgDst:RegDSTMux"
Info: Elaborating entity "mega_mux" for hierarchy "mega_mux:MemToRegMux"
Warning (10270): Verilog HDL Case Statement warning at mega_mux.sv(17): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mega_mux.sv(17): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[1]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[2]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[3]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[4]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[5]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[6]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[7]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[8]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[9]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[10]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[11]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[12]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[13]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[14]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[15]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[16]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[17]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[18]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[19]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[20]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[21]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[22]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[23]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[24]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[25]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[26]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[27]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[28]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[29]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[30]" at mega_mux.sv(17)
Info (10041): Inferred latch for "out[31]" at mega_mux.sv(17)
Info: Elaborating entity "Banco_reg" for hierarchy "Banco_reg:registers"
Info: Elaborating entity "mux_srcA" for hierarchy "mux_srcA:ALUSrcA"
Warning (10270): Verilog HDL Case Statement warning at mux_srcA.sv(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mux_srcA.sv(10): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[1]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[2]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[3]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[4]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[5]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[6]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[7]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[8]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[9]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[10]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[11]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[12]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[13]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[14]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[15]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[16]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[17]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[18]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[19]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[20]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[21]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[22]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[23]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[24]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[25]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[26]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[27]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[28]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[29]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[30]" at mux_srcA.sv(10)
Info (10041): Inferred latch for "out[31]" at mux_srcA.sv(10)
Info: Elaborating entity "mux_srcB" for hierarchy "mux_srcB:ALUSrcB"
Warning (10270): Verilog HDL Case Statement warning at mux_srcB.sv(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mux_srcB.sv(11): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[1]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[2]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[3]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[4]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[5]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[6]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[7]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[8]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[9]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[10]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[11]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[12]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[13]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[14]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[15]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[16]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[17]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[18]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[19]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[20]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[21]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[22]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[23]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[24]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[25]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[26]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[27]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[28]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[29]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[30]" at mux_srcB.sv(11)
Info (10041): Inferred latch for "out[31]" at mux_srcB.sv(11)
Info: Elaborating entity "Ula32" for hierarchy "Ula32:ALU"
Info: Elaborating entity "mux_pcSrc" for hierarchy "mux_pcSrc:pcSrcMux"
Info: Elaborating entity "sign_extend26_32" for hierarchy "sign_extend26_32:SE26_32"
Info: Elaborating entity "shift_leftJump" for hierarchy "shift_leftJump:SLJump"
Info: Elaborating entity "mux_dr2" for hierarchy "mux_dr2:DR2Mux"
Info: Elaborating entity "RegDesloc" for hierarchy "RegDesloc:DesReg"
Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "sign_extend" for hierarchy "sign_extend:USExtMux"
Info: Elaborating entity "shift_left2" for hierarchy "shift_left2:SL2"
Info: Elaborating entity "shift_left16" for hierarchy "shift_left16:SL16"
Info: Elaborating entity "div" for hierarchy "div:DIVOp"
Warning (10230): Verilog HDL assignment warning at div.v(77): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at div.v(101): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "mult" for hierarchy "mult:MULTOp"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "IorD[3]" is missing source, defaulting to GND
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[0]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[1]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[2]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[3]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[4]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[5]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[6]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[7]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[8]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[9]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[10]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[11]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[12]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[13]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[14]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[15]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[16]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[17]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[18]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[19]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[20]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[21]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[22]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[23]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[24]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[25]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[26]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[27]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[28]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[29]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[30]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[31]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[0]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[1]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[2]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[3]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[4]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[5]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[6]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[7]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[8]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[9]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[10]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[11]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[12]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[13]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[14]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[15]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[16]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[17]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[18]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[19]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[20]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[21]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[22]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[23]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[24]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[25]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[26]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[27]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[28]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[29]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[30]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[31]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[0]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[1]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[2]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[3]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[4]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[5]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[6]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[7]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[8]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[9]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[10]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[11]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[12]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[13]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[14]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[15]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[16]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[17]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[18]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[19]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[20]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[21]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[22]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[23]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[24]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[25]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[26]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[27]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[28]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[29]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[30]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[31]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[0]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[1]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[2]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[3]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[4]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[5]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[6]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[7]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[8]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[9]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[10]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[11]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[12]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[13]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[14]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[15]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[16]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[17]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[18]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[19]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[20]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[21]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[22]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[23]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[24]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[25]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[26]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[27]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[28]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[29]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[30]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:DR1Mux|outputA[31]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[0]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[1]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[2]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[3]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[4]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[5]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[6]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[7]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[8]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[9]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[10]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[11]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[12]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[13]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[14]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[15]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[16]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[17]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[18]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[19]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[20]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[21]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[22]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[23]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[24]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[25]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[26]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[27]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[28]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[29]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[30]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:WriteDataMux|outputA[31]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[0]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[1]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[2]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[3]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[4]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[5]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[6]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[7]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[8]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[9]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[10]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[11]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[12]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[13]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[14]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[15]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[16]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[17]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[18]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[19]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[20]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[21]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[22]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[23]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[24]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[25]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[26]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[27]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[28]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[29]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[30]" is permanently enabled
Warning: LATCH primitive "mux_2inputs:ALUorMemMux|outputA[31]" is permanently enabled
Warning: 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch mux_srcA:ALUSrcA|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcA:ALUSrcA|out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcA[0]
Warning: Latch mux_srcB:ALUSrcB|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[1]
Warning: Latch mux_srcB:ALUSrcB|out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[2]
Warning: Latch mux_srcB:ALUSrcB|out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mux_srcB:ALUSrcB|out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|ALUSrcB[0]
Warning: Latch mega_mux:MemToRegMux|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[3]
Warning: Latch mega_mux:MemToRegMux|out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[1]
Warning: Latch mega_mux:MemToRegMux|out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mega_mux:MemToRegMux|out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|MemToReg[2]
Warning: Latch mux_IorD:IorDMux|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|IorD[2]
Warning: Latch mux_IorD:IorDMux|out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|IorD[2]
Warning: Latch mux_IorD:IorDMux|out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|IorD[1]
Warning: Latch mux_IorD:IorDMux|out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|IorD[1]
Warning: Latch mux_IorD:IorDMux|out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|IorD[1]
Warning: Latch mux_IorD:IorDMux|out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|IorD[1]
Warning: Latch mux_IorD:IorDMux|out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|IorD[1]
Warning: Latch mux_IorD:IorDMux|out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal UnidadeControle:CtrlUnit|IorD[1]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "EPCOut[0]" is stuck at GND
    Warning (13410): Pin "EPCOut[1]" is stuck at GND
    Warning (13410): Pin "EPCOut[2]" is stuck at GND
    Warning (13410): Pin "EPCOut[3]" is stuck at GND
    Warning (13410): Pin "EPCOut[4]" is stuck at GND
    Warning (13410): Pin "EPCOut[5]" is stuck at GND
    Warning (13410): Pin "EPCOut[6]" is stuck at GND
    Warning (13410): Pin "EPCOut[7]" is stuck at GND
    Warning (13410): Pin "EPCOut[8]" is stuck at GND
    Warning (13410): Pin "EPCOut[9]" is stuck at GND
    Warning (13410): Pin "EPCOut[10]" is stuck at GND
    Warning (13410): Pin "EPCOut[11]" is stuck at GND
    Warning (13410): Pin "EPCOut[12]" is stuck at GND
    Warning (13410): Pin "EPCOut[13]" is stuck at GND
    Warning (13410): Pin "EPCOut[14]" is stuck at GND
    Warning (13410): Pin "EPCOut[15]" is stuck at GND
    Warning (13410): Pin "EPCOut[16]" is stuck at GND
    Warning (13410): Pin "EPCOut[17]" is stuck at GND
    Warning (13410): Pin "EPCOut[18]" is stuck at GND
    Warning (13410): Pin "EPCOut[19]" is stuck at GND
    Warning (13410): Pin "EPCOut[20]" is stuck at GND
    Warning (13410): Pin "EPCOut[21]" is stuck at GND
    Warning (13410): Pin "EPCOut[22]" is stuck at GND
    Warning (13410): Pin "EPCOut[23]" is stuck at GND
    Warning (13410): Pin "EPCOut[24]" is stuck at GND
    Warning (13410): Pin "EPCOut[25]" is stuck at GND
    Warning (13410): Pin "EPCOut[26]" is stuck at GND
    Warning (13410): Pin "EPCOut[27]" is stuck at GND
    Warning (13410): Pin "EPCOut[28]" is stuck at GND
    Warning (13410): Pin "EPCOut[29]" is stuck at GND
    Warning (13410): Pin "EPCOut[30]" is stuck at GND
    Warning (13410): Pin "EPCOut[31]" is stuck at GND
Info: 350 registers lost all their fanouts during netlist optimizations. The first 350 are displayed below.
    Info: Register "mult:MULTOp|multiplicand[5]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[4]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[3]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[2]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[1]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[0]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[15]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[14]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[13]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[12]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[11]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[10]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[9]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[8]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[7]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[6]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[5]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[4]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[3]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[2]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[1]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|check[0]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[31]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[30]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[29]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[15]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[14]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[13]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[12]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[11]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[10]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[9]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[8]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[7]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[6]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[5]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[28]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[4]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[3]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[2]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[1]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[27]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[26]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[25]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[24]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[23]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[0]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|op[1]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|op[0]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[22]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[21]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[20]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[19]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[18]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[17]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|aCalc[16]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[6]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[7]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[8]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[9]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[10]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[11]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[12]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[13]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[14]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[15]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[16]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[17]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[18]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[19]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[20]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[21]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[22]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[23]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[24]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[25]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[26]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[27]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[28]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[29]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[30]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|multiplicand[31]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[0]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[1]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[2]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[3]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[4]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[5]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[6]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[7]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[8]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[9]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[10]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[11]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[12]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[13]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[14]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[15]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[16]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[17]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[18]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[19]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[20]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[21]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[22]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[23]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[24]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[25]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[26]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[27]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[28]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[29]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[30]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[31]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[32]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[33]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[34]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[35]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[36]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[37]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[38]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[39]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[40]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[41]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[42]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[43]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[44]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[45]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[46]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[47]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[48]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[49]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[50]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[51]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[52]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[53]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[54]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[55]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[56]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[57]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[58]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[59]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[60]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[61]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[62]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|operation[63]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[18]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[17]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[16]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[15]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[14]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[13]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[12]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[11]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[10]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[9]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[8]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[7]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[6]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[5]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[4]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[3]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[2]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[1]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[0]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[19]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[20]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[21]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[22]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[23]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[24]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[25]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[26]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[27]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[28]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[29]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[30]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|Lo[31]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[0]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[1]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[2]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[3]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[4]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[5]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[6]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[7]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[8]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[9]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[10]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[11]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[12]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[13]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[14]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[15]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[16]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[17]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[18]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[19]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[20]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[21]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[22]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[23]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[24]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[25]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[26]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[27]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[28]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[29]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[30]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|QUOCIENTE[31]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|contador[0]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|contador[1]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|contador[2]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|contador[3]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|contador[4]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|contador[5]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[0]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[1]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[2]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[3]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[4]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[5]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[6]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[7]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[8]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[9]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[10]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[11]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[12]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[13]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[14]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[15]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[16]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[17]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[18]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[19]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[20]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[21]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[22]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[23]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[24]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[25]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[26]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[27]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[28]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[29]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[30]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[31]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[32]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[33]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[34]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[35]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[36]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[37]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[38]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[39]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[40]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[41]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[42]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[43]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[44]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[45]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[46]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[47]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[48]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[49]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[50]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[51]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[52]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[53]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[54]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[55]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[56]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[57]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[58]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[59]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[60]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[61]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[62]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|B[63]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[0]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[1]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[2]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[3]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[4]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[5]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[6]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[7]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[8]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[9]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[10]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[11]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[12]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[13]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[14]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[15]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[16]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[17]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[18]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[19]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[20]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[21]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[22]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[23]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[24]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[25]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[26]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[27]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[28]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[29]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[30]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[31]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[32]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[33]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[34]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[35]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[36]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[37]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[38]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[39]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[40]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[41]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[42]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[43]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[44]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[45]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[46]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[47]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[48]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[49]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[50]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[51]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[52]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[53]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[54]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[55]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[56]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[57]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[58]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[59]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[60]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[61]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[62]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|RESTO[63]" lost all its fanouts during netlist optimizations.
    Info: Register "div:DIVOp|DivFim" lost all its fanouts during netlist optimizations.
    Info: Register "UnidadeControle:CtrlUnit|BWD[1]" lost all its fanouts during netlist optimizations.
    Info: Register "UnidadeControle:CtrlUnit|BWD[0]" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|doing.01" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|doing.10" lost all its fanouts during netlist optimizations.
    Info: Register "mult:MULTOp|doing.00" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg
Info: Implemented 3372 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 342 output pins
    Info: Implemented 2996 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 452 warnings
    Info: Peak virtual memory: 337 megabytes
    Info: Processing ended: Sat May 18 11:42:21 2019
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg.


