Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/media/ritik/Ritik/cse_work/calculator/ALU_tb_isim_beh.exe" -prj "/media/ritik/Ritik/cse_work/calculator/ALU_tb_beh.prj" "work.ALU_tb" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/ritik/Ritik/cse_work/calculator/ALU.v" into library work
WARNING:HDLCompiler:1142 - "/media/ritik/Ritik/cse_work/calculator/ALU.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "/media/ritik/Ritik/cse_work/calculator/ALU_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95528 KB
Fuse CPU Usage: 1340 ms
Compiling module ALU
Compiling module ALU_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /media/ritik/Ritik/cse_work/calculator/ALU_tb_isim_beh.exe
Fuse Memory Usage: 655860 KB
Fuse CPU Usage: 1350 ms
GCC CPU Usage: 180 ms
