Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat May 24 14:56:16 2025
| Host         : PC-MEGA-POWER running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/soma_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------+----------------------+------------+------------+---------+------+-----+--------+--------+------------+
|     Instance     |        Module        | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------+----------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper     |                (top) |          7 |          7 |       0 |    0 |   0 |      0 |      0 |          0 |
|   bd_0_i         |                 bd_0 |          7 |          7 |       0 |    0 |   0 |      0 |      0 |          0 |
|     hls_inst     |      bd_0_hls_inst_0 |          7 |          7 |       0 |    0 |   0 |      0 |      0 |          0 |
|       (hls_inst) |      bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst       | bd_0_hls_inst_0_soma |          7 |          7 |       0 |    0 |   0 |      0 |      0 |          0 |
+------------------+----------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


