{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 11:09:38 2010 " "Info: Processing started: Wed Jun 16 11:09:38 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pic8255 -c pic8255 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pic8255 -c pic8255" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic8255.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pic8255.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic8255 " "Info: Found entity 1: pic8255" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select4_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 select4_1 " "Info: Found entity 1: select4_1" {  } { { "select4_1.v" "" { Text "F:/interface/pic8255/select4_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select4.v" { { "Info" "ISGN_ENTITY_NAME" "1 select4 " "Info: Found entity 1: select4" {  } { { "select4.v" "" { Text "F:/interface/pic8255/select4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout4.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout4 " "Info: Found entity 1: segout4" {  } { { "segout4.v" "" { Text "F:/interface/pic8255/segout4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8255_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8255_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8255_down " "Info: Found entity 1: 8255_down" {  } { { "8255_down.bdf" "" { Schematic "F:/interface/pic8255/8255_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select1 " "Info: Found entity 1: select1" {  } { { "select1.bdf" "" { Schematic "F:/interface/pic8255/select1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "pic8255 " "Info: Elaborating entity \"pic8255\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_R_IN pic8255.v(23) " "Warning (10036): Verilog HDL or VHDL warning at pic8255.v(23): object \"D_R_IN\" assigned a value but never read" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUS_Z pic8255.v(39) " "Warning (10036): Verilog HDL or VHDL warning at pic8255.v(39): object \"BUS_Z\" assigned a value but never read" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W pic8255.v(41) " "Warning (10036): Verilog HDL or VHDL warning at pic8255.v(41): object \"W\" assigned a value but never read" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(89) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(89): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(195) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(195): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(355) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(355): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(357) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(357): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(358) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(358): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(359) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(359): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(360) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(360): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(361) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(361): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pic8255.v(362) " "Warning (10230): Verilog HDL assignment warning at pic8255.v(362): truncated value with size 32 to match size of target (1)" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PA_MODE pic8255.v(386) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(386): variable \"PA_MODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PA_IO pic8255.v(387) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(387): variable \"PA_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PA_R_IN pic8255.v(384) " "Warning (10240): Verilog HDL Always Construct warning at pic8255.v(384): inferring latch(es) for variable \"PA_R_IN\", which holds its previous value in one or more paths through the always construct" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PB_MODE pic8255.v(393) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(393): variable \"PB_MODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PB_IO pic8255.v(394) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(394): variable \"PB_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 394 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PB_R_IN pic8255.v(391) " "Warning (10240): Verilog HDL Always Construct warning at pic8255.v(391): inferring latch(es) for variable \"PB_R_IN\", which holds its previous value in one or more paths through the always construct" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 391 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PA_MODE pic8255.v(401) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(401): variable \"PA_MODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PB_MODE pic8255.v(401) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(401): variable \"PB_MODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCH_IO pic8255.v(402) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(402): variable \"PCH_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCL_IO pic8255.v(402) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(402): variable \"PCL_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCH_IO pic8255.v(407) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(407): variable \"PCH_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCL_IO pic8255.v(407) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(407): variable \"PCL_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCH_IO pic8255.v(412) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(412): variable \"PCH_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCL_IO pic8255.v(412) " "Warning (10235): Verilog HDL Always Construct warning at pic8255.v(412): variable \"PCL_IO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_R_IN pic8255.v(399) " "Warning (10240): Verilog HDL Always Construct warning at pic8255.v(399): inferring latch(es) for variable \"PC_R_IN\", which holds its previous value in one or more paths through the always construct" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 399 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Info: Clock multiplexers have been protected" {  } {  } 0 0 "Clock multiplexers have been protected" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 232 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "intrb intrb~_emulated intrb~latch " "Warning (13310): Register \"intrb\" converted into equivalent circuit using register \"intrb~_emulated\" and latch \"intrb~latch\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "obfb obfb~_emulated obfb~latch " "Warning (13310): Register \"obfb\" converted into equivalent circuit using register \"obfb~_emulated\" and latch \"obfb~latch\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ibfb ibfb~_emulated ibfb~latch " "Warning (13310): Register \"ibfb\" converted into equivalent circuit using register \"ibfb~_emulated\" and latch \"ibfb~latch\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "intra intra~_emulated intra~latch " "Warning (13310): Register \"intra\" converted into equivalent circuit using register \"intra~_emulated\" and latch \"intra~latch\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ibfa ibfa~_emulated ibfa~latch " "Warning (13310): Register \"ibfa\" converted into equivalent circuit using register \"ibfa~_emulated\" and latch \"ibfa~latch\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "obfa obfa~_emulated obfa~latch " "Warning (13310): Register \"obfa\" converted into equivalent circuit using register \"obfa~_emulated\" and latch \"obfa~latch\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PA_in\[0\] " "Warning (15610): No output dependent on input pin \"PA_in\[0\]\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PA_in\[1\] " "Warning (15610): No output dependent on input pin \"PA_in\[1\]\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PA_in\[2\] " "Warning (15610): No output dependent on input pin \"PA_in\[2\]\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PA_in\[3\] " "Warning (15610): No output dependent on input pin \"PA_in\[3\]\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PA_in\[4\] " "Warning (15610): No output dependent on input pin \"PA_in\[4\]\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PA_in\[5\] " "Warning (15610): No output dependent on input pin \"PA_in\[5\]\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PA_in\[6\] " "Warning (15610): No output dependent on input pin \"PA_in\[6\]\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PA_in\[7\] " "Warning (15610): No output dependent on input pin \"PA_in\[7\]\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Info: Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Info: Implemented 38 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Info: Implemented 134 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Allocated 207 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 11:09:42 2010 " "Info: Processing ended: Wed Jun 16 11:09:42 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 11:09:46 2010 " "Info: Processing started: Wed Jun 16 11:09:46 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pic8255 -c pic8255 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pic8255 -c pic8255" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "pic8255 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"pic8255\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "229 Top " "Info: Previous placement does not exist for 229 of 229 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "78 81 " "Warning: No exact pin location assignment(s) for 78 pins of 81 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_out\[0\] " "Info: Pin D_out\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_out[0] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_out\[1\] " "Info: Pin D_out\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_out[1] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_out\[2\] " "Info: Pin D_out\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_out[2] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_out\[3\] " "Info: Pin D_out\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_out[3] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_out\[4\] " "Info: Pin D_out\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_out[4] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_out\[5\] " "Info: Pin D_out\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_out[5] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_out\[6\] " "Info: Pin D_out\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_out[6] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_out\[7\] " "Info: Pin D_out\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_out[7] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_in\[0\] " "Info: Pin PA_in\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_in[0] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_in\[1\] " "Info: Pin PA_in\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_in[1] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_in\[2\] " "Info: Pin PA_in\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_in[2] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_in\[3\] " "Info: Pin PA_in\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_in[3] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_in\[4\] " "Info: Pin PA_in\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_in[4] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_in\[5\] " "Info: Pin PA_in\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_in[5] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_in\[6\] " "Info: Pin PA_in\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_in[6] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_in\[7\] " "Info: Pin PA_in\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_in[7] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_out\[0\] " "Info: Pin PA_out\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_out[0] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_out\[1\] " "Info: Pin PA_out\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_out[1] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_out\[2\] " "Info: Pin PA_out\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_out[2] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_out\[3\] " "Info: Pin PA_out\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_out[3] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_out\[4\] " "Info: Pin PA_out\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_out[4] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_out\[5\] " "Info: Pin PA_out\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_out[5] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_out\[6\] " "Info: Pin PA_out\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_out[6] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PA_out\[7\] " "Info: Pin PA_out\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PA_out[7] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_out\[0\] " "Info: Pin PB_out\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_out[0] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_out\[1\] " "Info: Pin PB_out\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_out[1] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_out\[2\] " "Info: Pin PB_out\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_out[2] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_out\[3\] " "Info: Pin PB_out\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_out[3] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_out\[4\] " "Info: Pin PB_out\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_out[4] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_out\[5\] " "Info: Pin PB_out\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_out[5] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_out\[6\] " "Info: Pin PB_out\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_out[6] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_out\[7\] " "Info: Pin PB_out\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_out[7] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[0\] " "Info: Pin PC_out\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_out[0] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[1\] " "Info: Pin PC_out\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_out[1] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[2\] " "Info: Pin PC_out\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_out[2] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[3\] " "Info: Pin PC_out\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_out[3] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[4\] " "Info: Pin PC_out\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_out[4] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[5\] " "Info: Pin PC_out\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_out[5] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[6\] " "Info: Pin PC_out\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_out[6] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[7\] " "Info: Pin PC_out\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_out[7] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_en " "Info: Pin d_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { d_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pa_en " "Info: Pin pa_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pa_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pa_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pa_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pb_en " "Info: Pin pb_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pb_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pb_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pb_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc0_en " "Info: Pin pc0_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pc0_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc0_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc0_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc1_en " "Info: Pin pc1_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pc1_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc1_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc1_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2_en " "Info: Pin pc2_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pc2_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc2_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc2_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc3_en " "Info: Pin pc3_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pc3_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc3_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc3_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc4_en " "Info: Pin pc4_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pc4_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc4_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc4_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc5_en " "Info: Pin pc5_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pc5_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc5_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc5_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc6_en " "Info: Pin pc6_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pc6_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc6_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc6_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc7_en " "Info: Pin pc7_en not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { pc7_en } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc7_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc7_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[0\] " "Info: Pin PC_in\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_in[0] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_in\[0\] " "Info: Pin PB_in\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_in[0] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[1\] " "Info: Pin PC_in\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_in[1] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_in\[1\] " "Info: Pin PB_in\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_in[1] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[2\] " "Info: Pin PC_in\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_in[2] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_in\[2\] " "Info: Pin PB_in\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_in[2] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[3\] " "Info: Pin PC_in\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_in[3] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_in\[3\] " "Info: Pin PB_in\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_in[3] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[4\] " "Info: Pin PC_in\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_in[4] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_in\[4\] " "Info: Pin PB_in\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_in[4] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[5\] " "Info: Pin PC_in\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_in[5] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_in\[5\] " "Info: Pin PB_in\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_in[5] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[6\] " "Info: Pin PC_in\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_in[6] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_in\[6\] " "Info: Pin PB_in\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_in[6] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[7\] " "Info: Pin PC_in\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_in[7] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PB_in\[7\] " "Info: Pin PB_in\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PB_in[7] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Info: Pin RD not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { RD } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CS " "Info: Pin CS not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { CS } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_in\[7\] " "Info: Pin D_in\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_in[7] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_in\[0\] " "Info: Pin D_in\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_in[0] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_in\[1\] " "Info: Pin D_in\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_in[1] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_in\[2\] " "Info: Pin D_in\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_in[2] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_in\[3\] " "Info: Pin D_in\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_in[3] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_in\[4\] " "Info: Pin D_in\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_in[4] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[4] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_in\[5\] " "Info: Pin D_in\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_in[5] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_in\[6\] " "Info: Pin D_in\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { D_in[6] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { RESET } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 15 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PC_in\[2\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node PC_in\[2\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D_out~369 " "Info: Destination node D_out~369" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 18 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out~369 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_out~369 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ibfb~head_lut " "Info: Destination node ibfb~head_lut" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ibfb~head_lut } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ibfb~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stbackb_new " "Info: Destination node stbackb_new" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 212 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { stbackb_new } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { stbackb_new } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { PC_in[2] } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PC_CTRL  " "Info: Automatically promoted node PC_CTRL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PA_MODE\[1\] " "Info: Destination node PA_MODE\[1\]" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_MODE[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_MODE[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PA_MODE\[0\] " "Info: Destination node PA_MODE\[0\]" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_MODE[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_MODE[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC_out~952 " "Info: Destination node PC_out~952" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out~952 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out~952 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PA_IO " "Info: Destination node PA_IO" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_IO } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_CTRL } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_CTRL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUS_PA  " "Info: Automatically promoted node BUS_PA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pa_en~123 " "Info: Destination node pa_en~123" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pa_en~123 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pa_en~123 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PA_0 " "Info: Destination node PA_0" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 105 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intra~624 " "Info: Destination node intra~624" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~624 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~624 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_PA } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_PA } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUS_PB  " "Info: Automatically promoted node BUS_PB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pb_en~71 " "Info: Destination node pb_en~71" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pb_en~71 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pb_en~71 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PB_0 " "Info: Destination node PB_0" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 160 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_0 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intrb~563 " "Info: Destination node intrb~563" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~563 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~563 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "intrb~564 " "Info: Destination node intrb~564" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~564 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_PB } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS_PB } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node RESET (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { RESET } } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 15 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 3.30 33 43 0 " "Info: Number of I/O pins in group: 76 (unused VREF, 3.30 VCCIO, 33 input, 43 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 60 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  60 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cs " "Warning: Node \"cs\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "cs" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[0\] " "Warning: Node \"in\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[1\] " "Warning: Node \"in\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[2\] " "Warning: Node \"in\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[3\] " "Warning: Node \"in\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[4\] " "Warning: Node \"in\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[5\] " "Warning: Node \"in\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[6\] " "Warning: Node \"in\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in\[7\] " "Warning: Node \"in\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_reset " "Warning: Node \"in_reset\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_sel " "Warning: Node \"in_sel\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_sel" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_reset " "Warning: Node \"out_reset\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_sel " "Warning: Node \"out_sel\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_sel" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rd " "Warning: Node \"rd\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Warning: Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.784 ns register register " "Info: Estimated most critical path is register to register delay of 1.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PB_MODE 1 REG LAB_X17_Y22 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y22; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.220 ns) 1.220 ns obfb~171 2 COMB LOOP LAB_X17_Y22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.220 ns) = 1.220 ns; Loc. = LAB_X17_Y22; Fanout = 2; COMB LOOP Node = 'obfb~171'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LAB_X17_Y22 " "Info: Loc. = LAB_X17_Y22; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LAB_X17_Y22 " "Info: Loc. = LAB_X17_Y22; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~head_lut LAB_X17_Y22 " "Info: Loc. = LAB_X17_Y22; Node \"obfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~171 LAB_X17_Y22 " "Info: Loc. = LAB_X17_Y22; Node \"obfb~171\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { PB_MODE obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 1.784 ns obfb~latch 3 REG LAB_X17_Y22 4 " "Info: 3: + IC(0.145 ns) + CELL(0.419 ns) = 1.784 ns; Loc. = LAB_X17_Y22; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { obfb~171 obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 91.87 % ) " "Info: Total cell delay = 1.639 ns ( 91.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.145 ns ( 8.13 % ) " "Info: Total interconnect delay = 0.145 ns ( 8.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { PB_MODE obfb~171 obfb~latch } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X21_Y23 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Warning: Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_out\[0\] 0 " "Info: Pin \"D_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_out\[1\] 0 " "Info: Pin \"D_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_out\[2\] 0 " "Info: Pin \"D_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_out\[3\] 0 " "Info: Pin \"D_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_out\[4\] 0 " "Info: Pin \"D_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_out\[5\] 0 " "Info: Pin \"D_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_out\[6\] 0 " "Info: Pin \"D_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_out\[7\] 0 " "Info: Pin \"D_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PA_out\[0\] 0 " "Info: Pin \"PA_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PA_out\[1\] 0 " "Info: Pin \"PA_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PA_out\[2\] 0 " "Info: Pin \"PA_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PA_out\[3\] 0 " "Info: Pin \"PA_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PA_out\[4\] 0 " "Info: Pin \"PA_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PA_out\[5\] 0 " "Info: Pin \"PA_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PA_out\[6\] 0 " "Info: Pin \"PA_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PA_out\[7\] 0 " "Info: Pin \"PA_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB_out\[0\] 0 " "Info: Pin \"PB_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB_out\[1\] 0 " "Info: Pin \"PB_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB_out\[2\] 0 " "Info: Pin \"PB_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB_out\[3\] 0 " "Info: Pin \"PB_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB_out\[4\] 0 " "Info: Pin \"PB_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB_out\[5\] 0 " "Info: Pin \"PB_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB_out\[6\] 0 " "Info: Pin \"PB_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PB_out\[7\] 0 " "Info: Pin \"PB_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[0\] 0 " "Info: Pin \"PC_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[1\] 0 " "Info: Pin \"PC_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[2\] 0 " "Info: Pin \"PC_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[3\] 0 " "Info: Pin \"PC_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[4\] 0 " "Info: Pin \"PC_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[5\] 0 " "Info: Pin \"PC_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[6\] 0 " "Info: Pin \"PC_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[7\] 0 " "Info: Pin \"PC_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_en 0 " "Info: Pin \"d_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pa_en 0 " "Info: Pin \"pa_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pb_en 0 " "Info: Pin \"pb_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc0_en 0 " "Info: Pin \"pc0_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc1_en 0 " "Info: Pin \"pc1_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2_en 0 " "Info: Pin \"pc2_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc3_en 0 " "Info: Pin \"pc3_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc4_en 0 " "Info: Pin \"pc4_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc5_en 0 " "Info: Pin \"pc5_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc6_en 0 " "Info: Pin \"pc6_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc7_en 0 " "Info: Pin \"pc7_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/interface/pic8255/pic8255.fit.smsg " "Info: Generated suppressed messages file F:/interface/pic8255/pic8255.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Allocated 261 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 11:10:03 2010 " "Info: Processing ended: Wed Jun 16 11:10:03 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 11:10:05 2010 " "Info: Processing started: Wed Jun 16 11:10:05 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pic8255 -c pic8255 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pic8255 -c pic8255" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Allocated 255 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 11:10:23 2010 " "Info: Processing ended: Wed Jun 16 11:10:23 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 11:10:24 2010 " "Info: Processing started: Wed Jun 16 11:10:24 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pic8255 -c pic8255 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pic8255 -c pic8255 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "intrb~latch " "Warning: Node \"intrb~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ibfb~latch " "Warning: Node \"ibfb~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "obfb~latch " "Warning: Node \"obfb~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "intra~latch " "Warning: Node \"intra~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ibfa~latch " "Warning: Node \"ibfa~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "obfa~latch " "Warning: Node \"obfa~latch\" is a latch" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "obfa~head_lut " "Warning: Node \"obfa~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "obfa~224 " "Warning: Node \"obfa~224\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "ibfa~head_lut " "Warning: Node \"ibfa~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "ibfa~181 " "Warning: Node \"ibfa~181\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 66 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "intra~head_lut " "Warning: Node \"intra~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "intra~625 " "Warning: Node \"intra~625\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "intra~626 " "Warning: Node \"intra~626\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "obfb~head_lut " "Warning: Node \"obfb~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "obfb~171 " "Warning: Node \"obfb~171\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "ibfb~head_lut " "Warning: Node \"ibfb~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "ibfb~166 " "Warning: Node \"ibfb~166\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "intrb~head_lut " "Warning: Node \"intrb~head_lut\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "intrb~565 " "Warning: Node \"intrb~565\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "A1 " "Info: Assuming node \"A1\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "A1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CS " "Info: Assuming node \"CS\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "RD " "Info: Assuming node \"RD\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "WR " "Info: Assuming node \"WR\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A0 " "Info: Assuming node \"A0\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "A0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PC_in\[2\] " "Info: Assuming node \"PC_in\[2\]\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_in\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "D_in\[7\] " "Info: Assuming node \"D_in\[7\]\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "D_in\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PC_in\[6\] " "Info: Assuming node \"PC_in\[6\]\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_in\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PC_in\[4\] " "Info: Assuming node \"PC_in\[4\]\" is an undefined clock" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_in\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal0~63 " "Info: Detected gated clock \"Equal0~63\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 74 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "stbacka_new_2 " "Info: Detected gated clock \"stbacka_new_2\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "stbacka_new_2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PA_BUS_new " "Info: Detected gated clock \"PA_BUS_new\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 84 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_BUS_new" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "stbacka_new_1 " "Info: Detected gated clock \"stbacka_new_1\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 88 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "stbacka_new_1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "stbacka " "Info: Detected gated clock \"stbacka\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "stbacka" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "always0~20 " "Info: Detected gated clock \"always0~20\" as buffer" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PA_BUS~39 " "Info: Detected gated clock \"PA_BUS~39\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 32 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_BUS~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PA_0 " "Info: Detected gated clock \"PA_0\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 105 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "stbackb_new " "Info: Detected gated clock \"stbackb_new\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 212 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "stbackb_new" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "d_en~423 " "Info: Detected gated clock \"d_en~423\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 20 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_en~423" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "BUS_CTRL_new " "Info: Detected gated clock \"BUS_CTRL_new\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS_CTRL_new" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PB_BUS~25 " "Info: Detected gated clock \"PB_BUS~25\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 33 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB_BUS~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PB_0 " "Info: Detected gated clock \"PB_0\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 160 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB_0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "BUS_PB " "Info: Detected gated clock \"BUS_PB\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS_PB" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "BUS_PA~54 " "Info: Detected gated clock \"BUS_PA~54\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS_PA~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PA_MODE\[1\] " "Info: Detected ripple clock \"PA_MODE\[1\]\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_MODE\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PA_MODE\[0\] " "Info: Detected ripple clock \"PA_MODE\[0\]\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 349 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_MODE\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PA_IO " "Info: Detected ripple clock \"PA_IO\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PA_IO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "BUS_PA " "Info: Detected gated clock \"BUS_PA\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUS_PA" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "PC_CTRL " "Info: Detected gated clock \"PC_CTRL\" as buffer" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC_CTRL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A1 register PB_MODE register obfb~latch 78.24 MHz 12.782 ns Internal " "Info: Clock \"A1\" has Internal fmax of 78.24 MHz between source register \"PB_MODE\" and destination register \"obfb~latch\" (period= 12.782 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.191 ns + Longest register register " "Info: + Longest register to register delay is 3.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PB_MODE 1 REG LCFF_X17_Y22_N31 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intrb~563 2 COMB LCCOMB_X17_Y22_N30 3 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PB_MODE intrb~563 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.750 ns) 2.073 ns intrb~head_lut 3 COMB LOOP LCCOMB_X17_Y22_N12 8 " "Info: 3: + IC(0.000 ns) + CELL(1.750 ns) = 2.073 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { intrb~563 intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.716 ns) 2.789 ns obfb~171 4 COMB LOOP LCCOMB_X17_Y22_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.716 ns) = 2.789 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~head_lut LCCOMB_X17_Y22_N18 " "Info: Loc. = LCCOMB_X17_Y22_N18; Node \"obfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~171 LCCOMB_X17_Y22_N26 " "Info: Loc. = LCCOMB_X17_Y22_N26; Node \"obfb~171\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { intrb~head_lut obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.191 ns obfb~latch 5 REG LCCOMB_X17_Y22_N6 4 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 3.191 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { obfb~171 obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.939 ns ( 92.10 % ) " "Info: Total cell delay = 2.939 ns ( 92.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.252 ns ( 7.90 % ) " "Info: Total interconnect delay = 0.252 ns ( 7.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { PB_MODE intrb~563 intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { PB_MODE {} intrb~563 {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.323ns 1.750ns 0.716ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.843 ns - Smallest " "Info: - Smallest clock skew is -1.843 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 destination 3.986 ns + Shortest register " "Info: + Shortest clock path from clock \"A1\" to destination register is 3.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A1 1 CLK PIN_P2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 15; CLK Node = 'A1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.150 ns) 2.269 ns BUS_CTRL_new 2 COMB LCCOMB_X17_Y22_N16 14 " "Info: 2: + IC(1.120 ns) + CELL(0.150 ns) = 2.269 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { A1 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.149 ns) 3.338 ns stbackb_new 3 COMB LCCOMB_X17_Y22_N0 5 " "Info: 3: + IC(0.920 ns) + CELL(0.149 ns) = 3.338 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 5; COMB Node = 'stbackb_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { BUS_CTRL_new stbackb_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 3.986 ns obfb~latch 4 REG LCCOMB_X17_Y22_N6 4 " "Info: 4: + IC(0.255 ns) + CELL(0.393 ns) = 3.986 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { stbackb_new obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 42.42 % ) " "Info: Total cell delay = 1.691 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.295 ns ( 57.58 % ) " "Info: Total interconnect delay = 2.295 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.986 ns" { A1 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.986 ns" { A1 {} A1~combout {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.120ns 0.920ns 0.255ns } { 0.000ns 0.999ns 0.150ns 0.149ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 source 5.829 ns - Longest register " "Info: - Longest clock path from clock \"A1\" to source register is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A1 1 CLK PIN_P2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 15; CLK Node = 'A1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.150 ns) 2.270 ns PC_CTRL 2 COMB LCCOMB_X16_Y21_N12 5 " "Info: 2: + IC(1.121 ns) + CELL(0.150 ns) = 2.270 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { A1 PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.000 ns) 4.280 ns PC_CTRL~clkctrl 3 COMB CLKCTRL_G11 12 " "Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 4.280 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { PC_CTRL PC_CTRL~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.829 ns PB_MODE 4 REG LCFF_X17_Y22_N31 14 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 5.829 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 28.92 % ) " "Info: Total cell delay = 1.686 ns ( 28.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.143 ns ( 71.08 % ) " "Info: Total interconnect delay = 4.143 ns ( 71.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { A1 PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { A1 {} A1~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 1.121ns 2.010ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.986 ns" { A1 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.986 ns" { A1 {} A1~combout {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.120ns 0.920ns 0.255ns } { 0.000ns 0.999ns 0.150ns 0.149ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { A1 PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { A1 {} A1~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 1.121ns 2.010ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.107 ns + " "Info: + Micro setup delay of destination is 1.107 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { PB_MODE intrb~563 intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { PB_MODE {} intrb~563 {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.323ns 1.750ns 0.716ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.986 ns" { A1 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.986 ns" { A1 {} A1~combout {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.120ns 0.920ns 0.255ns } { 0.000ns 0.999ns 0.150ns 0.149ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { A1 PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { A1 {} A1~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 1.121ns 2.010ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CS register PB_MODE register obfb~latch 92.23 MHz 10.842 ns Internal " "Info: Clock \"CS\" has Internal fmax of 92.23 MHz between source register \"PB_MODE\" and destination register \"obfb~latch\" (period= 10.842 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.191 ns + Longest register register " "Info: + Longest register to register delay is 3.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PB_MODE 1 REG LCFF_X17_Y22_N31 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intrb~563 2 COMB LCCOMB_X17_Y22_N30 3 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PB_MODE intrb~563 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.750 ns) 2.073 ns intrb~head_lut 3 COMB LOOP LCCOMB_X17_Y22_N12 8 " "Info: 3: + IC(0.000 ns) + CELL(1.750 ns) = 2.073 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { intrb~563 intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.716 ns) 2.789 ns obfb~171 4 COMB LOOP LCCOMB_X17_Y22_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.716 ns) = 2.789 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~head_lut LCCOMB_X17_Y22_N18 " "Info: Loc. = LCCOMB_X17_Y22_N18; Node \"obfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~171 LCCOMB_X17_Y22_N26 " "Info: Loc. = LCCOMB_X17_Y22_N26; Node \"obfb~171\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { intrb~head_lut obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.191 ns obfb~latch 5 REG LCCOMB_X17_Y22_N6 4 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 3.191 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { obfb~171 obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.939 ns ( 92.10 % ) " "Info: Total cell delay = 2.939 ns ( 92.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.252 ns ( 7.90 % ) " "Info: Total interconnect delay = 0.252 ns ( 7.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { PB_MODE intrb~563 intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { PB_MODE {} intrb~563 {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.323ns 1.750ns 0.716ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.873 ns - Smallest " "Info: - Smallest clock skew is -0.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 5.270 ns + Shortest register " "Info: + Shortest clock path from clock \"CS\" to destination register is 5.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CS 1 CLK PIN_P3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.275 ns) 2.586 ns BUS_PA~54 2 COMB LCCOMB_X16_Y21_N0 3 " "Info: 2: + IC(1.469 ns) + CELL(0.275 ns) = 2.586 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { CS BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.275 ns) 3.553 ns BUS_CTRL_new 3 COMB LCCOMB_X17_Y22_N16 14 " "Info: 3: + IC(0.692 ns) + CELL(0.275 ns) = 3.553 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { BUS_PA~54 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.149 ns) 4.622 ns stbackb_new 4 COMB LCCOMB_X17_Y22_N0 5 " "Info: 4: + IC(0.920 ns) + CELL(0.149 ns) = 4.622 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 5; COMB Node = 'stbackb_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { BUS_CTRL_new stbackb_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 5.270 ns obfb~latch 5 REG LCCOMB_X17_Y22_N6 4 " "Info: 5: + IC(0.255 ns) + CELL(0.393 ns) = 5.270 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { stbackb_new obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 36.70 % ) " "Info: Total cell delay = 1.934 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.336 ns ( 63.30 % ) " "Info: Total interconnect delay = 3.336 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { CS BUS_PA~54 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { CS {} CS~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.469ns 0.692ns 0.920ns 0.255ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.149ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 6.143 ns - Longest register " "Info: - Longest clock path from clock \"CS\" to source register is 6.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CS 1 CLK PIN_P3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.275 ns) 2.584 ns PC_CTRL 2 COMB LCCOMB_X16_Y21_N12 5 " "Info: 2: + IC(1.467 ns) + CELL(0.275 ns) = 2.584 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { CS PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.000 ns) 4.594 ns PC_CTRL~clkctrl 3 COMB CLKCTRL_G11 12 " "Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 4.594 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { PC_CTRL PC_CTRL~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.143 ns PB_MODE 4 REG LCFF_X17_Y22_N31 14 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.143 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 26.92 % ) " "Info: Total cell delay = 1.654 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.489 ns ( 73.08 % ) " "Info: Total interconnect delay = 4.489 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.143 ns" { CS PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.143 ns" { CS {} CS~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 1.467ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { CS BUS_PA~54 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { CS {} CS~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.469ns 0.692ns 0.920ns 0.255ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.149ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.143 ns" { CS PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.143 ns" { CS {} CS~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 1.467ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.107 ns + " "Info: + Micro setup delay of destination is 1.107 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { PB_MODE intrb~563 intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { PB_MODE {} intrb~563 {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.323ns 1.750ns 0.716ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { CS BUS_PA~54 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { CS {} CS~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.469ns 0.692ns 0.920ns 0.255ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.149ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.143 ns" { CS PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.143 ns" { CS {} CS~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 1.467ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RD register PB_MODE register obfb~latch 88.35 MHz 11.318 ns Internal " "Info: Clock \"RD\" has Internal fmax of 88.35 MHz between source register \"PB_MODE\" and destination register \"obfb~latch\" (period= 11.318 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.191 ns + Longest register register " "Info: + Longest register to register delay is 3.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PB_MODE 1 REG LCFF_X17_Y22_N31 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intrb~563 2 COMB LCCOMB_X17_Y22_N30 3 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PB_MODE intrb~563 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.750 ns) 2.073 ns intrb~head_lut 3 COMB LOOP LCCOMB_X17_Y22_N12 8 " "Info: 3: + IC(0.000 ns) + CELL(1.750 ns) = 2.073 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { intrb~563 intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.716 ns) 2.789 ns obfb~171 4 COMB LOOP LCCOMB_X17_Y22_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.716 ns) = 2.789 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~head_lut LCCOMB_X17_Y22_N18 " "Info: Loc. = LCCOMB_X17_Y22_N18; Node \"obfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~171 LCCOMB_X17_Y22_N26 " "Info: Loc. = LCCOMB_X17_Y22_N26; Node \"obfb~171\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { intrb~head_lut obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.191 ns obfb~latch 5 REG LCCOMB_X17_Y22_N6 4 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 3.191 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { obfb~171 obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.939 ns ( 92.10 % ) " "Info: Total cell delay = 2.939 ns ( 92.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.252 ns ( 7.90 % ) " "Info: Total interconnect delay = 0.252 ns ( 7.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { PB_MODE intrb~563 intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { PB_MODE {} intrb~563 {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.323ns 1.750ns 0.716ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.111 ns - Smallest " "Info: - Smallest clock skew is -1.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 5.138 ns + Shortest register " "Info: + Shortest clock path from clock \"RD\" to destination register is 5.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RD 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'RD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.150 ns) 2.454 ns BUS_PA~54 2 COMB LCCOMB_X16_Y21_N0 3 " "Info: 2: + IC(1.462 ns) + CELL(0.150 ns) = 2.454 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { RD BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.275 ns) 3.421 ns BUS_CTRL_new 3 COMB LCCOMB_X17_Y22_N16 14 " "Info: 3: + IC(0.692 ns) + CELL(0.275 ns) = 3.421 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { BUS_PA~54 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.149 ns) 4.490 ns stbackb_new 4 COMB LCCOMB_X17_Y22_N0 5 " "Info: 4: + IC(0.920 ns) + CELL(0.149 ns) = 4.490 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 5; COMB Node = 'stbackb_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { BUS_CTRL_new stbackb_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 5.138 ns obfb~latch 5 REG LCCOMB_X17_Y22_N6 4 " "Info: 5: + IC(0.255 ns) + CELL(0.393 ns) = 5.138 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { stbackb_new obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 35.21 % ) " "Info: Total cell delay = 1.809 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.329 ns ( 64.79 % ) " "Info: Total interconnect delay = 3.329 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { RD BUS_PA~54 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.462ns 0.692ns 0.920ns 0.255ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.149ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 6.249 ns - Longest register " "Info: - Longest clock path from clock \"RD\" to source register is 6.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RD 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'RD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.385 ns) 2.690 ns PC_CTRL 2 COMB LCCOMB_X16_Y21_N12 5 " "Info: 2: + IC(1.463 ns) + CELL(0.385 ns) = 2.690 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { RD PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.000 ns) 4.700 ns PC_CTRL~clkctrl 3 COMB CLKCTRL_G11 12 " "Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 4.700 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { PC_CTRL PC_CTRL~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.249 ns PB_MODE 4 REG LCFF_X17_Y22_N31 14 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.249 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.764 ns ( 28.23 % ) " "Info: Total cell delay = 1.764 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.485 ns ( 71.77 % ) " "Info: Total interconnect delay = 4.485 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { RD PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { RD {} RD~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 1.463ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.385ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { RD BUS_PA~54 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.462ns 0.692ns 0.920ns 0.255ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.149ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { RD PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { RD {} RD~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 1.463ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.385ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.107 ns + " "Info: + Micro setup delay of destination is 1.107 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.191 ns" { PB_MODE intrb~563 intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.191 ns" { PB_MODE {} intrb~563 {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.323ns 1.750ns 0.716ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { RD BUS_PA~54 BUS_CTRL_new stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.462ns 0.692ns 0.920ns 0.255ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.149ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { RD PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { RD {} RD~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 1.463ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.385ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WR register PB_MODE register intrb~latch 89.45 MHz 11.18 ns Internal " "Info: Clock \"WR\" has Internal fmax of 89.45 MHz between source register \"PB_MODE\" and destination register \"intrb~latch\" (period= 11.18 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.802 ns + Longest register register " "Info: + Longest register to register delay is 1.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PB_MODE 1 REG LCFF_X17_Y22_N31 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intrb~563 2 COMB LCCOMB_X17_Y22_N30 3 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PB_MODE intrb~563 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.062 ns) 1.385 ns intrb~565 3 COMB LOOP LCCOMB_X17_Y22_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(1.062 ns) = 1.385 ns; Loc. = LCCOMB_X17_Y22_N2; Fanout = 2; COMB LOOP Node = 'intrb~565'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { intrb~563 intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 1.802 ns intrb~latch 4 REG LCCOMB_X17_Y22_N22 4 " "Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 1.802 ns; Loc. = LCCOMB_X17_Y22_N22; Fanout = 4; REG Node = 'intrb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { intrb~565 intrb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 85.18 % ) " "Info: Total cell delay = 1.535 ns ( 85.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.267 ns ( 14.82 % ) " "Info: Total interconnect delay = 0.267 ns ( 14.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { PB_MODE intrb~563 intrb~565 intrb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.802 ns" { PB_MODE {} intrb~563 {} intrb~565 {} intrb~latch {} } { 0.000ns 0.000ns 0.000ns 0.267ns } { 0.000ns 0.323ns 1.062ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.577 ns - Smallest " "Info: - Smallest clock skew is -2.577 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 4.361 ns + Shortest register " "Info: + Shortest clock path from clock \"WR\" to destination register is 4.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.413 ns) 3.147 ns PB_BUS~25 2 COMB LCCOMB_X17_Y22_N14 4 " "Info: 2: + IC(1.892 ns) + CELL(0.413 ns) = 3.147 ns; Loc. = LCCOMB_X17_Y22_N14; Fanout = 4; COMB Node = 'PB_BUS~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { WR PB_BUS~25 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 3.826 ns PB_0 3 COMB LCCOMB_X17_Y22_N8 5 " "Info: 3: + IC(0.259 ns) + CELL(0.420 ns) = 3.826 ns; Loc. = LCCOMB_X17_Y22_N8; Fanout = 5; COMB Node = 'PB_0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { PB_BUS~25 PB_0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.271 ns) 4.361 ns intrb~latch 4 REG LCCOMB_X17_Y22_N22 4 " "Info: 4: + IC(0.264 ns) + CELL(0.271 ns) = 4.361 ns; Loc. = LCCOMB_X17_Y22_N22; Fanout = 4; REG Node = 'intrb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { PB_0 intrb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 44.62 % ) " "Info: Total cell delay = 1.946 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.415 ns ( 55.38 % ) " "Info: Total interconnect delay = 2.415 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { WR PB_BUS~25 PB_0 intrb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.361 ns" { WR {} WR~combout {} PB_BUS~25 {} PB_0 {} intrb~latch {} } { 0.000ns 0.000ns 1.892ns 0.259ns 0.264ns } { 0.000ns 0.842ns 0.413ns 0.420ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 6.938 ns - Longest register " "Info: - Longest clock path from clock \"WR\" to source register is 6.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.398 ns) 3.379 ns PC_CTRL 2 COMB LCCOMB_X16_Y21_N12 5 " "Info: 2: + IC(2.139 ns) + CELL(0.398 ns) = 3.379 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { WR PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.000 ns) 5.389 ns PC_CTRL~clkctrl 3 COMB CLKCTRL_G11 12 " "Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 5.389 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { PC_CTRL PC_CTRL~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.938 ns PB_MODE 4 REG LCFF_X17_Y22_N31 14 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.938 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 25.61 % ) " "Info: Total cell delay = 1.777 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.161 ns ( 74.39 % ) " "Info: Total interconnect delay = 5.161 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { WR PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { WR {} WR~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 2.139ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.398ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { WR PB_BUS~25 PB_0 intrb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.361 ns" { WR {} WR~combout {} PB_BUS~25 {} PB_0 {} intrb~latch {} } { 0.000ns 0.000ns 1.892ns 0.259ns 0.264ns } { 0.000ns 0.842ns 0.413ns 0.420ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { WR PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { WR {} WR~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 2.139ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.398ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.961 ns + " "Info: + Micro setup delay of destination is 0.961 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { PB_MODE intrb~563 intrb~565 intrb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.802 ns" { PB_MODE {} intrb~563 {} intrb~565 {} intrb~latch {} } { 0.000ns 0.000ns 0.000ns 0.267ns } { 0.000ns 0.323ns 1.062ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { WR PB_BUS~25 PB_0 intrb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.361 ns" { WR {} WR~combout {} PB_BUS~25 {} PB_0 {} intrb~latch {} } { 0.000ns 0.000ns 1.892ns 0.259ns 0.264ns } { 0.000ns 0.842ns 0.413ns 0.420ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { WR PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { WR {} WR~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 2.139ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.398ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A0 register obfa~_emulated register obfa~latch 91.76 MHz 10.898 ns Internal " "Info: Clock \"A0\" has Internal fmax of 91.76 MHz between source register \"obfa~_emulated\" and destination register \"obfa~latch\" (period= 10.898 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.990 ns + Longest register register " "Info: + Longest register to register delay is 1.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns obfa~_emulated 1 REG LCFF_X18_Y21_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.123 ns) 1.123 ns obfa~224 2 COMB LOOP LCCOMB_X17_Y21_N26 2 " "Info: 2: + IC(0.000 ns) + CELL(1.123 ns) = 1.123 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X18_Y21_N14 " "Info: Loc. = LCCOMB_X18_Y21_N14; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X17_Y21_N26 " "Info: Loc. = LCCOMB_X17_Y21_N26; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { obfa~_emulated obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.420 ns) 1.990 ns obfa~latch 3 REG LCCOMB_X18_Y21_N24 4 " "Info: 3: + IC(0.447 ns) + CELL(0.420 ns) = 1.990 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 77.54 % ) " "Info: Total cell delay = 1.543 ns ( 77.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns ( 22.46 % ) " "Info: Total interconnect delay = 0.447 ns ( 22.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { obfa~_emulated obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.990 ns" { obfa~_emulated {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.447ns } { 0.000ns 1.123ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.176 ns - Smallest " "Info: - Smallest clock skew is -2.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 destination 4.933 ns + Shortest register " "Info: + Shortest clock path from clock \"A0\" to destination register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.393 ns) 3.081 ns BUS_CTRL_new 2 COMB LCCOMB_X17_Y22_N16 14 " "Info: 2: + IC(1.856 ns) + CELL(0.393 ns) = 3.081 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { A0 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 4.024 ns stbacka_new_2 3 COMB LCCOMB_X17_Y21_N30 5 " "Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 4.024 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { BUS_CTRL_new stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.437 ns) 4.933 ns obfa~latch 4 REG LCCOMB_X18_Y21_N24 4 " "Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.933 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 42.57 % ) " "Info: Total cell delay = 2.100 ns ( 42.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 57.43 % ) " "Info: Total interconnect delay = 2.833 ns ( 57.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { A0 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { A0 {} A0~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.856ns 0.505ns 0.472ns } { 0.000ns 0.832ns 0.393ns 0.438ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 source 7.109 ns - Longest register " "Info: - Longest clock path from clock \"A0\" to source register is 7.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.242 ns) 3.194 ns BUS_PA 2 COMB LCCOMB_X16_Y21_N18 4 " "Info: 2: + IC(2.120 ns) + CELL(0.242 ns) = 3.194 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { A0 BUS_PA } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.000 ns) 5.556 ns BUS_PA~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(2.362 ns) + CELL(0.000 ns) = 5.556 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { BUS_PA BUS_PA~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 7.109 ns obfa~_emulated 4 REG LCFF_X18_Y21_N3 3 " "Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 7.109 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 22.66 % ) " "Info: Total cell delay = 1.611 ns ( 22.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.498 ns ( 77.34 % ) " "Info: Total interconnect delay = 5.498 ns ( 77.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.109 ns" { A0 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.109 ns" { A0 {} A0~combout {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 2.120ns 2.362ns 1.016ns } { 0.000ns 0.832ns 0.242ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { A0 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { A0 {} A0~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.856ns 0.505ns 0.472ns } { 0.000ns 0.832ns 0.393ns 0.438ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.109 ns" { A0 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.109 ns" { A0 {} A0~combout {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 2.120ns 2.362ns 1.016ns } { 0.000ns 0.832ns 0.242ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.033 ns + " "Info: + Micro setup delay of destination is 1.033 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { obfa~_emulated obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.990 ns" { obfa~_emulated {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.447ns } { 0.000ns 1.123ns 0.420ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { A0 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { A0 {} A0~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.856ns 0.505ns 0.472ns } { 0.000ns 0.832ns 0.393ns 0.438ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.109 ns" { A0 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.109 ns" { A0 {} A0~combout {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 2.120ns 2.362ns 1.016ns } { 0.000ns 0.832ns 0.242ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PC_in\[2\] register intrb~_emulated register obfb~latch 202.02 MHz 4.95 ns Internal " "Info: Clock \"PC_in\[2\]\" has Internal fmax of 202.02 MHz between source register \"intrb~_emulated\" and destination register \"obfb~latch\" (period= 4.95 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.441 ns + Longest register register " "Info: + Longest register to register delay is 1.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intrb~_emulated 1 REG LCFF_X17_Y22_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N13; Fanout = 3; REG Node = 'intrb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intrb~head_lut 2 COMB LOOP LCCOMB_X17_Y22_N12 8 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { intrb~_emulated intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.716 ns) 1.039 ns obfb~171 3 COMB LOOP LCCOMB_X17_Y22_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.716 ns) = 1.039 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB LOOP Node = 'obfb~171'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~head_lut LCCOMB_X17_Y22_N18 " "Info: Loc. = LCCOMB_X17_Y22_N18; Node \"obfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~171 LCCOMB_X17_Y22_N26 " "Info: Loc. = LCCOMB_X17_Y22_N26; Node \"obfb~171\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { intrb~head_lut obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 1.441 ns obfb~latch 4 REG LCCOMB_X17_Y22_N6 4 " "Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 1.441 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { obfb~171 obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.189 ns ( 82.51 % ) " "Info: Total cell delay = 1.189 ns ( 82.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.252 ns ( 17.49 % ) " "Info: Total interconnect delay = 0.252 ns ( 17.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { intrb~_emulated intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.441 ns" { intrb~_emulated {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.323ns 0.716ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.323 ns - Smallest " "Info: - Smallest clock skew is 0.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[2\] destination 2.992 ns + Shortest register " "Info: + Shortest clock path from clock \"PC_in\[2\]\" to destination register is 2.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PC_in\[2\] 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.271 ns) 2.344 ns stbackb_new 2 COMB LCCOMB_X17_Y22_N0 5 " "Info: 2: + IC(1.074 ns) + CELL(0.271 ns) = 2.344 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 5; COMB Node = 'stbackb_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { PC_in[2] stbackb_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 2.992 ns obfb~latch 3 REG LCCOMB_X17_Y22_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.393 ns) = 2.992 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 4; REG Node = 'obfb~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { stbackb_new obfb~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.663 ns ( 55.58 % ) " "Info: Total cell delay = 1.663 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 44.42 % ) " "Info: Total interconnect delay = 1.329 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { PC_in[2] stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.992 ns" { PC_in[2] {} PC_in[2]~combout {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.074ns 0.255ns } { 0.000ns 0.999ns 0.271ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[2\] source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"PC_in\[2\]\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PC_in\[2\] 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns PC_in\[2\]~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'PC_in\[2\]~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { PC_in[2] PC_in[2]~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.669 ns intrb~_emulated 3 REG LCFF_X17_Y22_N13 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X17_Y22_N13; Fanout = 3; REG Node = 'intrb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PC_in[2] PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PC_in[2] {} PC_in[2]~combout {} PC_in[2]~clkctrl {} intrb~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { PC_in[2] stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.992 ns" { PC_in[2] {} PC_in[2]~combout {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.074ns 0.255ns } { 0.000ns 0.999ns 0.271ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PC_in[2] PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PC_in[2] {} PC_in[2]~combout {} PC_in[2]~clkctrl {} intrb~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.107 ns + " "Info: + Micro setup delay of destination is 1.107 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { intrb~_emulated intrb~head_lut obfb~171 obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.441 ns" { intrb~_emulated {} intrb~head_lut {} obfb~171 {} obfb~latch {} } { 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.323ns 0.716ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { PC_in[2] stbackb_new obfb~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.992 ns" { PC_in[2] {} PC_in[2]~combout {} stbackb_new {} obfb~latch {} } { 0.000ns 0.000ns 1.074ns 0.255ns } { 0.000ns 0.999ns 0.271ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PC_in[2] PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PC_in[2] {} PC_in[2]~combout {} PC_in[2]~clkctrl {} intrb~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "D_in\[7\] register obfa~latch register obfa~latch 321.54 MHz 3.11 ns Internal " "Info: Clock \"D_in\[7\]\" has Internal fmax of 321.54 MHz between source register \"obfa~latch\" and destination register \"obfa~latch\" (period= 3.11 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.077 ns + Longest register register " "Info: + Longest register to register delay is 2.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns obfa~latch 1 REG LCCOMB_X18_Y21_N24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.210 ns) 1.210 ns obfa~224 2 COMB LOOP LCCOMB_X17_Y21_N26 2 " "Info: 2: + IC(0.000 ns) + CELL(1.210 ns) = 1.210 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X18_Y21_N14 " "Info: Loc. = LCCOMB_X18_Y21_N14; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X17_Y21_N26 " "Info: Loc. = LCCOMB_X17_Y21_N26; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { obfa~latch obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.420 ns) 2.077 ns obfa~latch 3 REG LCCOMB_X18_Y21_N24 4 " "Info: 3: + IC(0.447 ns) + CELL(0.420 ns) = 2.077 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 78.48 % ) " "Info: Total cell delay = 1.630 ns ( 78.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns ( 21.52 % ) " "Info: Total interconnect delay = 0.447 ns ( 21.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { obfa~latch obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.077 ns" { obfa~latch {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.447ns } { 0.000ns 1.210ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D_in\[7\] destination 4.866 ns + Shortest register " "Info: + Shortest clock path from clock \"D_in\[7\]\" to destination register is 4.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns D_in\[7\] 1 CLK PIN_R2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 15; CLK Node = 'D_in\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[7] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.410 ns) 3.014 ns BUS_CTRL_new 2 COMB LCCOMB_X17_Y22_N16 14 " "Info: 2: + IC(1.762 ns) + CELL(0.410 ns) = 3.014 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { D_in[7] BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 3.957 ns stbacka_new_2 3 COMB LCCOMB_X17_Y21_N30 5 " "Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 3.957 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { BUS_CTRL_new stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.437 ns) 4.866 ns obfa~latch 4 REG LCCOMB_X18_Y21_N24 4 " "Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.866 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.127 ns ( 43.71 % ) " "Info: Total cell delay = 2.127 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.739 ns ( 56.29 % ) " "Info: Total interconnect delay = 2.739 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { D_in[7] BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.762ns 0.505ns 0.472ns } { 0.000ns 0.842ns 0.410ns 0.438ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "D_in\[7\] source 4.866 ns - Longest register " "Info: - Longest clock path from clock \"D_in\[7\]\" to source register is 4.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns D_in\[7\] 1 CLK PIN_R2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 15; CLK Node = 'D_in\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_in[7] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.410 ns) 3.014 ns BUS_CTRL_new 2 COMB LCCOMB_X17_Y22_N16 14 " "Info: 2: + IC(1.762 ns) + CELL(0.410 ns) = 3.014 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { D_in[7] BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 3.957 ns stbacka_new_2 3 COMB LCCOMB_X17_Y21_N30 5 " "Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 3.957 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { BUS_CTRL_new stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.437 ns) 4.866 ns obfa~latch 4 REG LCCOMB_X18_Y21_N24 4 " "Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.866 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.127 ns ( 43.71 % ) " "Info: Total cell delay = 2.127 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.739 ns ( 56.29 % ) " "Info: Total interconnect delay = 2.739 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { D_in[7] BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.762ns 0.505ns 0.472ns } { 0.000ns 0.842ns 0.410ns 0.438ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { D_in[7] BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.762ns 0.505ns 0.472ns } { 0.000ns 0.842ns 0.410ns 0.438ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { D_in[7] BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.762ns 0.505ns 0.472ns } { 0.000ns 0.842ns 0.410ns 0.438ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.033 ns + " "Info: + Micro setup delay of destination is 1.033 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { obfa~latch obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.077 ns" { obfa~latch {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.447ns } { 0.000ns 1.210ns 0.420ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { D_in[7] BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.762ns 0.505ns 0.472ns } { 0.000ns 0.842ns 0.410ns 0.438ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { D_in[7] BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { D_in[7] {} D_in[7]~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.762ns 0.505ns 0.472ns } { 0.000ns 0.842ns 0.410ns 0.438ns 0.437ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PC_in\[6\] register intra~_emulated register obfa~latch 172.65 MHz 5.792 ns Internal " "Info: Clock \"PC_in\[6\]\" has Internal fmax of 172.65 MHz between source register \"intra~_emulated\" and destination register \"obfa~latch\" (period= 5.792 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.151 ns + Longest register register " "Info: + Longest register to register delay is 2.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intra~_emulated 1 REG LCFF_X17_Y21_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N17; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intra~head_lut 2 COMB LOOP LCCOMB_X17_Y21_N16 5 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y21_N16; Fanout = 5; COMB LOOP Node = 'intra~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X17_Y21_N16 " "Info: Loc. = LCCOMB_X17_Y21_N16; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X17_Y21_N18 " "Info: Loc. = LCCOMB_X17_Y21_N18; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X17_Y21_N24 " "Info: Loc. = LCCOMB_X17_Y21_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { intra~_emulated intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 0.875 ns always4~63 3 COMB LCCOMB_X17_Y21_N6 4 " "Info: 3: + IC(0.277 ns) + CELL(0.275 ns) = 0.875 ns; Loc. = LCCOMB_X17_Y21_N6; Fanout = 4; COMB Node = 'always4~63'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { intra~head_lut always4~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.409 ns) 1.284 ns obfa~224 4 COMB LOOP LCCOMB_X17_Y21_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.409 ns) = 1.284 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X18_Y21_N14 " "Info: Loc. = LCCOMB_X18_Y21_N14; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X17_Y21_N26 " "Info: Loc. = LCCOMB_X17_Y21_N26; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { always4~63 obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.420 ns) 2.151 ns obfa~latch 5 REG LCCOMB_X18_Y21_N24 4 " "Info: 5: + IC(0.447 ns) + CELL(0.420 ns) = 2.151 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 66.34 % ) " "Info: Total cell delay = 1.427 ns ( 66.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.724 ns ( 33.66 % ) " "Info: Total interconnect delay = 0.724 ns ( 33.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { intra~_emulated intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { intra~_emulated {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.277ns 0.000ns 0.447ns } { 0.000ns 0.323ns 0.275ns 0.409ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.538 ns - Smallest " "Info: - Smallest clock skew is 0.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[6\] destination 3.781 ns + Shortest register " "Info: + Shortest clock path from clock \"PC_in\[6\]\" to destination register is 3.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns PC_in\[6\] 1 CLK PIN_P4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 3; CLK Node = 'PC_in\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[6] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.150 ns) 2.459 ns stbacka 2 COMB LCCOMB_X17_Y21_N22 3 " "Info: 2: + IC(1.467 ns) + CELL(0.150 ns) = 2.459 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { PC_in[6] stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 2.872 ns stbacka_new_2 3 COMB LCCOMB_X17_Y21_N30 5 " "Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 2.872 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { stbacka stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.437 ns) 3.781 ns obfa~latch 4 REG LCCOMB_X18_Y21_N24 4 " "Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 3.781 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 41.76 % ) " "Info: Total cell delay = 1.579 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.202 ns ( 58.24 % ) " "Info: Total interconnect delay = 2.202 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { PC_in[6] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.467ns 0.263ns 0.472ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[6\] source 3.243 ns - Longest register " "Info: - Longest clock path from clock \"PC_in\[6\]\" to source register is 3.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns PC_in\[6\] 1 CLK PIN_P4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 3; CLK Node = 'PC_in\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[6] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.150 ns) 2.459 ns stbacka 2 COMB LCCOMB_X17_Y21_N22 3 " "Info: 2: + IC(1.467 ns) + CELL(0.150 ns) = 2.459 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { PC_in[6] stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.537 ns) 3.243 ns intra~_emulated 3 REG LCFF_X17_Y21_N17 3 " "Info: 3: + IC(0.247 ns) + CELL(0.537 ns) = 3.243 ns; Loc. = LCFF_X17_Y21_N17; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { stbacka intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 47.15 % ) " "Info: Total cell delay = 1.529 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 52.85 % ) " "Info: Total interconnect delay = 1.714 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { PC_in[6] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.467ns 0.247ns } { 0.000ns 0.842ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { PC_in[6] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.467ns 0.263ns 0.472ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { PC_in[6] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.467ns 0.247ns } { 0.000ns 0.842ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.033 ns + " "Info: + Micro setup delay of destination is 1.033 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { intra~_emulated intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { intra~_emulated {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.277ns 0.000ns 0.447ns } { 0.000ns 0.323ns 0.275ns 0.409ns 0.420ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { PC_in[6] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.467ns 0.263ns 0.472ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { PC_in[6] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { PC_in[6] {} PC_in[6]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.467ns 0.247ns } { 0.000ns 0.842ns 0.150ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PC_in\[4\] register intra~_emulated register obfa~latch 172.65 MHz 5.792 ns Internal " "Info: Clock \"PC_in\[4\]\" has Internal fmax of 172.65 MHz between source register \"intra~_emulated\" and destination register \"obfa~latch\" (period= 5.792 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.151 ns + Longest register register " "Info: + Longest register to register delay is 2.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns intra~_emulated 1 REG LCFF_X17_Y21_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N17; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intra~head_lut 2 COMB LOOP LCCOMB_X17_Y21_N16 5 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y21_N16; Fanout = 5; COMB LOOP Node = 'intra~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intra~head_lut LCCOMB_X17_Y21_N16 " "Info: Loc. = LCCOMB_X17_Y21_N16; Node \"intra~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~626 LCCOMB_X17_Y21_N18 " "Info: Loc. = LCCOMB_X17_Y21_N18; Node \"intra~626\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intra~625 LCCOMB_X17_Y21_N24 " "Info: Loc. = LCCOMB_X17_Y21_N24; Node \"intra~625\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~626 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intra~625 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { intra~_emulated intra~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 0.875 ns always4~63 3 COMB LCCOMB_X17_Y21_N6 4 " "Info: 3: + IC(0.277 ns) + CELL(0.275 ns) = 0.875 ns; Loc. = LCCOMB_X17_Y21_N6; Fanout = 4; COMB Node = 'always4~63'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { intra~head_lut always4~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.409 ns) 1.284 ns obfa~224 4 COMB LOOP LCCOMB_X17_Y21_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.409 ns) = 1.284 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB LOOP Node = 'obfa~224'" { { "Info" "ITDB_PART_OF_SCC" "obfa~head_lut LCCOMB_X18_Y21_N14 " "Info: Loc. = LCCOMB_X18_Y21_N14; Node \"obfa~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfa~224 LCCOMB_X17_Y21_N26 " "Info: Loc. = LCCOMB_X17_Y21_N26; Node \"obfa~224\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { always4~63 obfa~224 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.420 ns) 2.151 ns obfa~latch 5 REG LCCOMB_X18_Y21_N24 4 " "Info: 5: + IC(0.447 ns) + CELL(0.420 ns) = 2.151 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { obfa~224 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 66.34 % ) " "Info: Total cell delay = 1.427 ns ( 66.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.724 ns ( 33.66 % ) " "Info: Total interconnect delay = 0.724 ns ( 33.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { intra~_emulated intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { intra~_emulated {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.277ns 0.000ns 0.447ns } { 0.000ns 0.323ns 0.275ns 0.409ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.538 ns - Smallest " "Info: - Smallest clock skew is 0.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[4\] destination 4.038 ns + Shortest register " "Info: + Shortest clock path from clock \"PC_in\[4\]\" to destination register is 4.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns PC_in\[4\] 1 CLK PIN_M3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M3; Fanout = 3; CLK Node = 'PC_in\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[4] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.419 ns) 2.716 ns stbacka 2 COMB LCCOMB_X17_Y21_N22 3 " "Info: 2: + IC(1.445 ns) + CELL(0.419 ns) = 2.716 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { PC_in[4] stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 3.129 ns stbacka_new_2 3 COMB LCCOMB_X17_Y21_N30 5 " "Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 3.129 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { stbacka stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.437 ns) 4.038 ns obfa~latch 4 REG LCCOMB_X18_Y21_N24 4 " "Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.038 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.858 ns ( 46.01 % ) " "Info: Total cell delay = 1.858 ns ( 46.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.180 ns ( 53.99 % ) " "Info: Total interconnect delay = 2.180 ns ( 53.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.038 ns" { PC_in[4] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.038 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.445ns 0.263ns 0.472ns } { 0.000ns 0.852ns 0.419ns 0.150ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[4\] source 3.500 ns - Longest register " "Info: - Longest clock path from clock \"PC_in\[4\]\" to source register is 3.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns PC_in\[4\] 1 CLK PIN_M3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M3; Fanout = 3; CLK Node = 'PC_in\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[4] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.419 ns) 2.716 ns stbacka 2 COMB LCCOMB_X17_Y21_N22 3 " "Info: 2: + IC(1.445 ns) + CELL(0.419 ns) = 2.716 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 3; COMB Node = 'stbacka'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { PC_in[4] stbacka } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.537 ns) 3.500 ns intra~_emulated 3 REG LCFF_X17_Y21_N17 3 " "Info: 3: + IC(0.247 ns) + CELL(0.537 ns) = 3.500 ns; Loc. = LCFF_X17_Y21_N17; Fanout = 3; REG Node = 'intra~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { stbacka intra~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.808 ns ( 51.66 % ) " "Info: Total cell delay = 1.808 ns ( 51.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.692 ns ( 48.34 % ) " "Info: Total interconnect delay = 1.692 ns ( 48.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { PC_in[4] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.445ns 0.247ns } { 0.000ns 0.852ns 0.419ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.038 ns" { PC_in[4] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.038 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.445ns 0.263ns 0.472ns } { 0.000ns 0.852ns 0.419ns 0.150ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { PC_in[4] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.445ns 0.247ns } { 0.000ns 0.852ns 0.419ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.033 ns + " "Info: + Micro setup delay of destination is 1.033 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 67 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { intra~_emulated intra~head_lut always4~63 obfa~224 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { intra~_emulated {} intra~head_lut {} always4~63 {} obfa~224 {} obfa~latch {} } { 0.000ns 0.000ns 0.277ns 0.000ns 0.447ns } { 0.000ns 0.323ns 0.275ns 0.409ns 0.420ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.038 ns" { PC_in[4] stbacka stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.038 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.445ns 0.263ns 0.472ns } { 0.000ns 0.852ns 0.419ns 0.150ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { PC_in[4] stbacka intra~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.500 ns" { PC_in[4] {} PC_in[4]~combout {} stbacka {} intra~_emulated {} } { 0.000ns 0.000ns 1.445ns 0.247ns } { 0.000ns 0.852ns 0.419ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "A1 46 " "Warning: Circuit may not operate. Detected 46 non-operational path(s) clocked by clock \"A1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "obfa~latch obfa~_emulated A1 1.692 ns " "Info: Found hold time violation between source  pin or register \"obfa~latch\" and destination pin or register \"obfa~_emulated\" for clock \"A1\" (Hold time is 1.692 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.058 ns + Largest " "Info: + Largest clock skew is 2.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 destination 6.179 ns + Longest register " "Info: + Longest clock path from clock \"A1\" to destination register is 6.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A1 1 CLK PIN_P2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 15; CLK Node = 'A1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.149 ns) 2.264 ns BUS_PA 2 COMB LCCOMB_X16_Y21_N18 4 " "Info: 2: + IC(1.116 ns) + CELL(0.149 ns) = 2.264 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { A1 BUS_PA } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.000 ns) 4.626 ns BUS_PA~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(2.362 ns) + CELL(0.000 ns) = 4.626 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { BUS_PA BUS_PA~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 6.179 ns obfa~_emulated 4 REG LCFF_X18_Y21_N3 3 " "Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 6.179 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.685 ns ( 27.27 % ) " "Info: Total cell delay = 1.685 ns ( 27.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.494 ns ( 72.73 % ) " "Info: Total interconnect delay = 4.494 ns ( 72.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.179 ns" { A1 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.179 ns" { A1 {} A1~combout {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 1.116ns 2.362ns 1.016ns } { 0.000ns 0.999ns 0.149ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A1 source 4.121 ns - Shortest register " "Info: - Shortest clock path from clock \"A1\" to source register is 4.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A1 1 CLK PIN_P2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 15; CLK Node = 'A1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.150 ns) 2.269 ns BUS_CTRL_new 2 COMB LCCOMB_X17_Y22_N16 14 " "Info: 2: + IC(1.120 ns) + CELL(0.150 ns) = 2.269 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { A1 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 3.212 ns stbacka_new_2 3 COMB LCCOMB_X17_Y21_N30 5 " "Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 3.212 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { BUS_CTRL_new stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.437 ns) 4.121 ns obfa~latch 4 REG LCCOMB_X18_Y21_N24 4 " "Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.121 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.024 ns ( 49.11 % ) " "Info: Total cell delay = 2.024 ns ( 49.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 50.89 % ) " "Info: Total interconnect delay = 2.097 ns ( 50.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { A1 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { A1 {} A1~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.120ns 0.505ns 0.472ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.179 ns" { A1 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.179 ns" { A1 {} A1~combout {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 1.116ns 2.362ns 1.016ns } { 0.000ns 0.999ns 0.149ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { A1 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { A1 {} A1~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.120ns 0.505ns 0.472ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.632 ns - Shortest register register " "Info: - Shortest register to register delay is 0.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns obfa~latch 1 REG LCCOMB_X18_Y21_N24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 0.548 ns obfa~data_lut 2 COMB LCCOMB_X18_Y21_N2 1 " "Info: 2: + IC(0.273 ns) + CELL(0.275 ns) = 0.548 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 1; COMB Node = 'obfa~data_lut'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { obfa~latch obfa~data_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.632 ns obfa~_emulated 3 REG LCFF_X18_Y21_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.632 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { obfa~data_lut obfa~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 56.80 % ) " "Info: Total cell delay = 0.359 ns ( 56.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.273 ns ( 43.20 % ) " "Info: Total interconnect delay = 0.273 ns ( 43.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { obfa~latch obfa~data_lut obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.632 ns" { obfa~latch {} obfa~data_lut {} obfa~_emulated {} } { 0.000ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.179 ns" { A1 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.179 ns" { A1 {} A1~combout {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 1.116ns 2.362ns 1.016ns } { 0.000ns 0.999ns 0.149ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { A1 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { A1 {} A1~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.120ns 0.505ns 0.472ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { obfa~latch obfa~data_lut obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.632 ns" { obfa~latch {} obfa~data_lut {} obfa~_emulated {} } { 0.000ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CS 44 " "Warning: Circuit may not operate. Detected 44 non-operational path(s) clocked by clock \"CS\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PA_IO PA_R_OUT\[0\] CS 1.571 ns " "Info: Found hold time violation between source  pin or register \"PA_IO\" and destination pin or register \"PA_R_OUT\[0\]\" for clock \"CS\" (Hold time is 1.571 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.635 ns + Largest " "Info: + Largest clock skew is 3.635 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 7.177 ns + Longest register " "Info: + Longest clock path from clock \"CS\" to destination register is 7.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CS 1 CLK PIN_P3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.275 ns) 2.586 ns BUS_PA~54 2 COMB LCCOMB_X16_Y21_N0 3 " "Info: 2: + IC(1.469 ns) + CELL(0.275 ns) = 2.586 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { CS BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 3.259 ns BUS_PA 3 COMB LCCOMB_X16_Y21_N18 4 " "Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 3.259 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { BUS_PA~54 BUS_PA } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.000 ns) 5.621 ns BUS_PA~clkctrl 4 COMB CLKCTRL_G8 9 " "Info: 4: + IC(2.362 ns) + CELL(0.000 ns) = 5.621 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { BUS_PA BUS_PA~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 7.177 ns PA_R_OUT\[0\] 5 REG LCFF_X15_Y21_N21 1 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 7.177 ns; Loc. = LCFF_X15_Y21_N21; Fanout = 1; REG Node = 'PA_R_OUT\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { BUS_PA~clkctrl PA_R_OUT[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 28.88 % ) " "Info: Total cell delay = 2.073 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.104 ns ( 71.12 % ) " "Info: Total interconnect delay = 5.104 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { CS BUS_PA~54 BUS_PA BUS_PA~clkctrl PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { CS {} CS~combout {} BUS_PA~54 {} BUS_PA {} BUS_PA~clkctrl {} PA_R_OUT[0] {} } { 0.000ns 0.000ns 1.469ns 0.254ns 2.362ns 1.019ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS source 3.542 ns - Shortest register " "Info: - Shortest clock path from clock \"CS\" to source register is 3.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CS 1 CLK PIN_P3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.275 ns) 2.584 ns PC_CTRL 2 COMB LCCOMB_X16_Y21_N12 5 " "Info: 2: + IC(1.467 ns) + CELL(0.275 ns) = 2.584 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { CS PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.537 ns) 3.542 ns PA_IO 3 REG LCFF_X17_Y21_N21 8 " "Info: 3: + IC(0.421 ns) + CELL(0.537 ns) = 3.542 ns; Loc. = LCFF_X17_Y21_N21; Fanout = 8; REG Node = 'PA_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { PC_CTRL PA_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 46.70 % ) " "Info: Total cell delay = 1.654 ns ( 46.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.888 ns ( 53.30 % ) " "Info: Total interconnect delay = 1.888 ns ( 53.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.542 ns" { CS PC_CTRL PA_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.542 ns" { CS {} CS~combout {} PC_CTRL {} PA_IO {} } { 0.000ns 0.000ns 1.467ns 0.421ns } { 0.000ns 0.842ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { CS BUS_PA~54 BUS_PA BUS_PA~clkctrl PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { CS {} CS~combout {} BUS_PA~54 {} BUS_PA {} BUS_PA~clkctrl {} PA_R_OUT[0] {} } { 0.000ns 0.000ns 1.469ns 0.254ns 2.362ns 1.019ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.542 ns" { CS PC_CTRL PA_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.542 ns" { CS {} CS~combout {} PC_CTRL {} PA_IO {} } { 0.000ns 0.000ns 1.467ns 0.421ns } { 0.000ns 0.842ns 0.275ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.080 ns - Shortest register register " "Info: - Shortest register to register delay is 2.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PA_IO 1 REG LCFF_X17_Y21_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N21; Fanout = 8; REG Node = 'PA_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.408 ns) 1.194 ns PA_R_OUT\[3\]~325 2 COMB LCCOMB_X15_Y21_N2 8 " "Info: 2: + IC(0.786 ns) + CELL(0.408 ns) = 1.194 ns; Loc. = LCCOMB_X15_Y21_N2; Fanout = 8; COMB Node = 'PA_R_OUT\[3\]~325'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { PA_IO PA_R_OUT[3]~325 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.660 ns) 2.080 ns PA_R_OUT\[0\] 3 REG LCFF_X15_Y21_N21 1 " "Info: 3: + IC(0.226 ns) + CELL(0.660 ns) = 2.080 ns; Loc. = LCFF_X15_Y21_N21; Fanout = 1; REG Node = 'PA_R_OUT\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { PA_R_OUT[3]~325 PA_R_OUT[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.068 ns ( 51.35 % ) " "Info: Total cell delay = 1.068 ns ( 51.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 48.65 % ) " "Info: Total interconnect delay = 1.012 ns ( 48.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { PA_IO PA_R_OUT[3]~325 PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.080 ns" { PA_IO {} PA_R_OUT[3]~325 {} PA_R_OUT[0] {} } { 0.000ns 0.786ns 0.226ns } { 0.000ns 0.408ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { CS BUS_PA~54 BUS_PA BUS_PA~clkctrl PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { CS {} CS~combout {} BUS_PA~54 {} BUS_PA {} BUS_PA~clkctrl {} PA_R_OUT[0] {} } { 0.000ns 0.000ns 1.469ns 0.254ns 2.362ns 1.019ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.542 ns" { CS PC_CTRL PA_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.542 ns" { CS {} CS~combout {} PC_CTRL {} PA_IO {} } { 0.000ns 0.000ns 1.467ns 0.421ns } { 0.000ns 0.842ns 0.275ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { PA_IO PA_R_OUT[3]~325 PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.080 ns" { PA_IO {} PA_R_OUT[3]~325 {} PA_R_OUT[0] {} } { 0.000ns 0.786ns 0.226ns } { 0.000ns 0.408ns 0.660ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "RD 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"RD\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "obfa~latch obfa~_emulated RD 1.403 ns " "Info: Found hold time violation between source  pin or register \"obfa~latch\" and destination pin or register \"obfa~_emulated\" for clock \"RD\" (Hold time is 1.403 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.769 ns + Largest " "Info: + Largest clock skew is 1.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD destination 7.042 ns + Longest register " "Info: + Longest clock path from clock \"RD\" to destination register is 7.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RD 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'RD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.150 ns) 2.454 ns BUS_PA~54 2 COMB LCCOMB_X16_Y21_N0 3 " "Info: 2: + IC(1.462 ns) + CELL(0.150 ns) = 2.454 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { RD BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 3.127 ns BUS_PA 3 COMB LCCOMB_X16_Y21_N18 4 " "Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 3.127 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { BUS_PA~54 BUS_PA } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.000 ns) 5.489 ns BUS_PA~clkctrl 4 COMB CLKCTRL_G8 9 " "Info: 4: + IC(2.362 ns) + CELL(0.000 ns) = 5.489 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { BUS_PA BUS_PA~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 7.042 ns obfa~_emulated 5 REG LCFF_X18_Y21_N3 3 " "Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 7.042 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 27.66 % ) " "Info: Total cell delay = 1.948 ns ( 27.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.094 ns ( 72.34 % ) " "Info: Total interconnect delay = 5.094 ns ( 72.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { RD BUS_PA~54 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.042 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 1.462ns 0.254ns 2.362ns 1.016ns } { 0.000ns 0.842ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RD source 5.273 ns - Shortest register " "Info: - Shortest clock path from clock \"RD\" to source register is 5.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RD 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'RD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.150 ns) 2.454 ns BUS_PA~54 2 COMB LCCOMB_X16_Y21_N0 3 " "Info: 2: + IC(1.462 ns) + CELL(0.150 ns) = 2.454 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { RD BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.275 ns) 3.421 ns BUS_CTRL_new 3 COMB LCCOMB_X17_Y22_N16 14 " "Info: 3: + IC(0.692 ns) + CELL(0.275 ns) = 3.421 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { BUS_PA~54 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 4.364 ns stbacka_new_2 4 COMB LCCOMB_X17_Y21_N30 5 " "Info: 4: + IC(0.505 ns) + CELL(0.438 ns) = 4.364 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { BUS_CTRL_new stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.437 ns) 5.273 ns obfa~latch 5 REG LCCOMB_X18_Y21_N24 4 " "Info: 5: + IC(0.472 ns) + CELL(0.437 ns) = 5.273 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 40.62 % ) " "Info: Total cell delay = 2.142 ns ( 40.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.131 ns ( 59.38 % ) " "Info: Total interconnect delay = 3.131 ns ( 59.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { RD BUS_PA~54 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.462ns 0.692ns 0.505ns 0.472ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.438ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { RD BUS_PA~54 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.042 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 1.462ns 0.254ns 2.362ns 1.016ns } { 0.000ns 0.842ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { RD BUS_PA~54 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.462ns 0.692ns 0.505ns 0.472ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.438ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.632 ns - Shortest register register " "Info: - Shortest register to register delay is 0.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns obfa~latch 1 REG LCCOMB_X18_Y21_N24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 0.548 ns obfa~data_lut 2 COMB LCCOMB_X18_Y21_N2 1 " "Info: 2: + IC(0.273 ns) + CELL(0.275 ns) = 0.548 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 1; COMB Node = 'obfa~data_lut'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { obfa~latch obfa~data_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.632 ns obfa~_emulated 3 REG LCFF_X18_Y21_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.632 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { obfa~data_lut obfa~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 56.80 % ) " "Info: Total cell delay = 0.359 ns ( 56.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.273 ns ( 43.20 % ) " "Info: Total interconnect delay = 0.273 ns ( 43.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { obfa~latch obfa~data_lut obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.632 ns" { obfa~latch {} obfa~data_lut {} obfa~_emulated {} } { 0.000ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { RD BUS_PA~54 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.042 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 1.462ns 0.254ns 2.362ns 1.016ns } { 0.000ns 0.842ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { RD BUS_PA~54 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { RD {} RD~combout {} BUS_PA~54 {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.462ns 0.692ns 0.505ns 0.472ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.438ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { obfa~latch obfa~data_lut obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.632 ns" { obfa~latch {} obfa~data_lut {} obfa~_emulated {} } { 0.000ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "WR 44 " "Warning: Circuit may not operate. Detected 44 non-operational path(s) clocked by clock \"WR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PA_IO PA_R_OUT\[0\] WR 1.568 ns " "Info: Found hold time violation between source  pin or register \"PA_IO\" and destination pin or register \"PA_R_OUT\[0\]\" for clock \"WR\" (Hold time is 1.568 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.632 ns + Largest " "Info: + Largest clock skew is 3.632 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 7.969 ns + Longest register " "Info: + Longest clock path from clock \"WR\" to destination register is 7.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.398 ns) 3.378 ns BUS_PA~54 2 COMB LCCOMB_X16_Y21_N0 3 " "Info: 2: + IC(2.138 ns) + CELL(0.398 ns) = 3.378 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { WR BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 4.051 ns BUS_PA 3 COMB LCCOMB_X16_Y21_N18 4 " "Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 4.051 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { BUS_PA~54 BUS_PA } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.000 ns) 6.413 ns BUS_PA~clkctrl 4 COMB CLKCTRL_G8 9 " "Info: 4: + IC(2.362 ns) + CELL(0.000 ns) = 6.413 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { BUS_PA BUS_PA~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 7.969 ns PA_R_OUT\[0\] 5 REG LCFF_X15_Y21_N21 1 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 7.969 ns; Loc. = LCFF_X15_Y21_N21; Fanout = 1; REG Node = 'PA_R_OUT\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { BUS_PA~clkctrl PA_R_OUT[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.196 ns ( 27.56 % ) " "Info: Total cell delay = 2.196 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.773 ns ( 72.44 % ) " "Info: Total interconnect delay = 5.773 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.969 ns" { WR BUS_PA~54 BUS_PA BUS_PA~clkctrl PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.969 ns" { WR {} WR~combout {} BUS_PA~54 {} BUS_PA {} BUS_PA~clkctrl {} PA_R_OUT[0] {} } { 0.000ns 0.000ns 2.138ns 0.254ns 2.362ns 1.019ns } { 0.000ns 0.842ns 0.398ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 4.337 ns - Shortest register " "Info: - Shortest clock path from clock \"WR\" to source register is 4.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.398 ns) 3.379 ns PC_CTRL 2 COMB LCCOMB_X16_Y21_N12 5 " "Info: 2: + IC(2.139 ns) + CELL(0.398 ns) = 3.379 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { WR PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.537 ns) 4.337 ns PA_IO 3 REG LCFF_X17_Y21_N21 8 " "Info: 3: + IC(0.421 ns) + CELL(0.537 ns) = 4.337 ns; Loc. = LCFF_X17_Y21_N21; Fanout = 8; REG Node = 'PA_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { PC_CTRL PA_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 40.97 % ) " "Info: Total cell delay = 1.777 ns ( 40.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.560 ns ( 59.03 % ) " "Info: Total interconnect delay = 2.560 ns ( 59.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { WR PC_CTRL PA_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { WR {} WR~combout {} PC_CTRL {} PA_IO {} } { 0.000ns 0.000ns 2.139ns 0.421ns } { 0.000ns 0.842ns 0.398ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.969 ns" { WR BUS_PA~54 BUS_PA BUS_PA~clkctrl PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.969 ns" { WR {} WR~combout {} BUS_PA~54 {} BUS_PA {} BUS_PA~clkctrl {} PA_R_OUT[0] {} } { 0.000ns 0.000ns 2.138ns 0.254ns 2.362ns 1.019ns } { 0.000ns 0.842ns 0.398ns 0.419ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { WR PC_CTRL PA_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { WR {} WR~combout {} PC_CTRL {} PA_IO {} } { 0.000ns 0.000ns 2.139ns 0.421ns } { 0.000ns 0.842ns 0.398ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.080 ns - Shortest register register " "Info: - Shortest register to register delay is 2.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PA_IO 1 REG LCFF_X17_Y21_N21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y21_N21; Fanout = 8; REG Node = 'PA_IO'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PA_IO } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.408 ns) 1.194 ns PA_R_OUT\[3\]~325 2 COMB LCCOMB_X15_Y21_N2 8 " "Info: 2: + IC(0.786 ns) + CELL(0.408 ns) = 1.194 ns; Loc. = LCCOMB_X15_Y21_N2; Fanout = 8; COMB Node = 'PA_R_OUT\[3\]~325'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { PA_IO PA_R_OUT[3]~325 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.660 ns) 2.080 ns PA_R_OUT\[0\] 3 REG LCFF_X15_Y21_N21 1 " "Info: 3: + IC(0.226 ns) + CELL(0.660 ns) = 2.080 ns; Loc. = LCFF_X15_Y21_N21; Fanout = 1; REG Node = 'PA_R_OUT\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { PA_R_OUT[3]~325 PA_R_OUT[0] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.068 ns ( 51.35 % ) " "Info: Total cell delay = 1.068 ns ( 51.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 48.65 % ) " "Info: Total interconnect delay = 1.012 ns ( 48.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { PA_IO PA_R_OUT[3]~325 PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.080 ns" { PA_IO {} PA_R_OUT[3]~325 {} PA_R_OUT[0] {} } { 0.000ns 0.786ns 0.226ns } { 0.000ns 0.408ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 28 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 365 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.969 ns" { WR BUS_PA~54 BUS_PA BUS_PA~clkctrl PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.969 ns" { WR {} WR~combout {} BUS_PA~54 {} BUS_PA {} BUS_PA~clkctrl {} PA_R_OUT[0] {} } { 0.000ns 0.000ns 2.138ns 0.254ns 2.362ns 1.019ns } { 0.000ns 0.842ns 0.398ns 0.419ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { WR PC_CTRL PA_IO } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { WR {} WR~combout {} PC_CTRL {} PA_IO {} } { 0.000ns 0.000ns 2.139ns 0.421ns } { 0.000ns 0.842ns 0.398ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { PA_IO PA_R_OUT[3]~325 PA_R_OUT[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.080 ns" { PA_IO {} PA_R_OUT[3]~325 {} PA_R_OUT[0] {} } { 0.000ns 0.786ns 0.226ns } { 0.000ns 0.408ns 0.660ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "A0 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"A0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "obfa~latch obfa~_emulated A0 1.81 ns " "Info: Found hold time violation between source  pin or register \"obfa~latch\" and destination pin or register \"obfa~_emulated\" for clock \"A0\" (Hold time is 1.81 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.176 ns + Largest " "Info: + Largest clock skew is 2.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 destination 7.109 ns + Longest register " "Info: + Longest clock path from clock \"A0\" to destination register is 7.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.242 ns) 3.194 ns BUS_PA 2 COMB LCCOMB_X16_Y21_N18 4 " "Info: 2: + IC(2.120 ns) + CELL(0.242 ns) = 3.194 ns; Loc. = LCCOMB_X16_Y21_N18; Fanout = 4; COMB Node = 'BUS_PA'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { A0 BUS_PA } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.000 ns) 5.556 ns BUS_PA~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(2.362 ns) + CELL(0.000 ns) = 5.556 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'BUS_PA~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { BUS_PA BUS_PA~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 7.109 ns obfa~_emulated 4 REG LCFF_X18_Y21_N3 3 " "Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 7.109 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 22.66 % ) " "Info: Total cell delay = 1.611 ns ( 22.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.498 ns ( 77.34 % ) " "Info: Total interconnect delay = 5.498 ns ( 77.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.109 ns" { A0 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.109 ns" { A0 {} A0~combout {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 2.120ns 2.362ns 1.016ns } { 0.000ns 0.832ns 0.242ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0 source 4.933 ns - Shortest register " "Info: - Shortest clock path from clock \"A0\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.393 ns) 3.081 ns BUS_CTRL_new 2 COMB LCCOMB_X17_Y22_N16 14 " "Info: 2: + IC(1.856 ns) + CELL(0.393 ns) = 3.081 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 14; COMB Node = 'BUS_CTRL_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { A0 BUS_CTRL_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 4.024 ns stbacka_new_2 3 COMB LCCOMB_X17_Y21_N30 5 " "Info: 3: + IC(0.505 ns) + CELL(0.438 ns) = 4.024 ns; Loc. = LCCOMB_X17_Y21_N30; Fanout = 5; COMB Node = 'stbacka_new_2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { BUS_CTRL_new stbacka_new_2 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.437 ns) 4.933 ns obfa~latch 4 REG LCCOMB_X18_Y21_N24 4 " "Info: 4: + IC(0.472 ns) + CELL(0.437 ns) = 4.933 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { stbacka_new_2 obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 42.57 % ) " "Info: Total cell delay = 2.100 ns ( 42.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 57.43 % ) " "Info: Total interconnect delay = 2.833 ns ( 57.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { A0 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { A0 {} A0~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.856ns 0.505ns 0.472ns } { 0.000ns 0.832ns 0.393ns 0.438ns 0.437ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.109 ns" { A0 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.109 ns" { A0 {} A0~combout {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 2.120ns 2.362ns 1.016ns } { 0.000ns 0.832ns 0.242ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { A0 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { A0 {} A0~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.856ns 0.505ns 0.472ns } { 0.000ns 0.832ns 0.393ns 0.438ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.632 ns - Shortest register register " "Info: - Shortest register to register delay is 0.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns obfa~latch 1 REG LCCOMB_X18_Y21_N24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N24; Fanout = 4; REG Node = 'obfa~latch'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfa~latch } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 0.548 ns obfa~data_lut 2 COMB LCCOMB_X18_Y21_N2 1 " "Info: 2: + IC(0.273 ns) + CELL(0.275 ns) = 0.548 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 1; COMB Node = 'obfa~data_lut'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { obfa~latch obfa~data_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.632 ns obfa~_emulated 3 REG LCFF_X18_Y21_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.632 ns; Loc. = LCFF_X18_Y21_N3; Fanout = 3; REG Node = 'obfa~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { obfa~data_lut obfa~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 56.80 % ) " "Info: Total cell delay = 0.359 ns ( 56.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.273 ns ( 43.20 % ) " "Info: Total interconnect delay = 0.273 ns ( 43.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { obfa~latch obfa~data_lut obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.632 ns" { obfa~latch {} obfa~data_lut {} obfa~_emulated {} } { 0.000ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.109 ns" { A0 BUS_PA BUS_PA~clkctrl obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.109 ns" { A0 {} A0~combout {} BUS_PA {} BUS_PA~clkctrl {} obfa~_emulated {} } { 0.000ns 0.000ns 2.120ns 2.362ns 1.016ns } { 0.000ns 0.832ns 0.242ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { A0 BUS_CTRL_new stbacka_new_2 obfa~latch } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { A0 {} A0~combout {} BUS_CTRL_new {} stbacka_new_2 {} obfa~latch {} } { 0.000ns 0.000ns 1.856ns 0.505ns 0.472ns } { 0.000ns 0.832ns 0.393ns 0.438ns 0.437ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { obfa~latch obfa~data_lut obfa~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.632 ns" { obfa~latch {} obfa~data_lut {} obfa~_emulated {} } { 0.000ns 0.273ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "intrb~_emulated WR PC_in\[2\] 6.337 ns register " "Info: tsu for register \"intrb~_emulated\" (data pin = \"WR\", clock pin = \"PC_in\[2\]\") is 6.337 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.042 ns + Longest pin register " "Info: + Longest pin to register delay is 9.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.398 ns) 3.378 ns BUS_PA~54 2 COMB LCCOMB_X16_Y21_N0 3 " "Info: 2: + IC(2.138 ns) + CELL(0.398 ns) = 3.378 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 3; COMB Node = 'BUS_PA~54'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { WR BUS_PA~54 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.438 ns) 4.521 ns BUS_PB 3 COMB LCCOMB_X17_Y22_N24 5 " "Info: 3: + IC(0.705 ns) + CELL(0.438 ns) = 4.521 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 5; COMB Node = 'BUS_PB'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { BUS_PA~54 BUS_PB } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.150 ns) 5.138 ns intrb~563 4 COMB LCCOMB_X17_Y22_N30 3 " "Info: 4: + IC(0.467 ns) + CELL(0.150 ns) = 5.138 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { BUS_PB intrb~563 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.750 ns) 6.888 ns intrb~head_lut 5 COMB LOOP LCCOMB_X17_Y22_N12 8 " "Info: 5: + IC(0.000 ns) + CELL(1.750 ns) = 6.888 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { intrb~563 intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.275 ns) 8.415 ns intrb~data_lut 6 COMB LCCOMB_X17_Y22_N20 1 " "Info: 6: + IC(1.252 ns) + CELL(0.275 ns) = 8.415 ns; Loc. = LCCOMB_X17_Y22_N20; Fanout = 1; COMB Node = 'intrb~data_lut'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { intrb~head_lut intrb~data_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.366 ns) 9.042 ns intrb~_emulated 7 REG LCFF_X17_Y22_N13 3 " "Info: 7: + IC(0.261 ns) + CELL(0.366 ns) = 9.042 ns; Loc. = LCFF_X17_Y22_N13; Fanout = 3; REG Node = 'intrb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { intrb~data_lut intrb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.219 ns ( 46.66 % ) " "Info: Total cell delay = 4.219 ns ( 46.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.823 ns ( 53.34 % ) " "Info: Total interconnect delay = 4.823 ns ( 53.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.042 ns" { WR BUS_PA~54 BUS_PB intrb~563 intrb~head_lut intrb~data_lut intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.042 ns" { WR {} WR~combout {} BUS_PA~54 {} BUS_PB {} intrb~563 {} intrb~head_lut {} intrb~data_lut {} intrb~_emulated {} } { 0.000ns 0.000ns 2.138ns 0.705ns 0.467ns 0.000ns 1.252ns 0.261ns } { 0.000ns 0.842ns 0.398ns 0.438ns 0.150ns 1.750ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PC_in\[2\] destination 2.669 ns - Shortest register " "Info: - Shortest clock path from clock \"PC_in\[2\]\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PC_in\[2\] 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns PC_in\[2\]~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'PC_in\[2\]~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { PC_in[2] PC_in[2]~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.669 ns intrb~_emulated 3 REG LCFF_X17_Y22_N13 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X17_Y22_N13; Fanout = 3; REG Node = 'intrb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PC_in[2] PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PC_in[2] {} PC_in[2]~combout {} PC_in[2]~clkctrl {} intrb~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.042 ns" { WR BUS_PA~54 BUS_PB intrb~563 intrb~head_lut intrb~data_lut intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.042 ns" { WR {} WR~combout {} BUS_PA~54 {} BUS_PB {} intrb~563 {} intrb~head_lut {} intrb~data_lut {} intrb~_emulated {} } { 0.000ns 0.000ns 2.138ns 0.705ns 0.467ns 0.000ns 1.252ns 0.261ns } { 0.000ns 0.842ns 0.398ns 0.438ns 0.150ns 1.750ns 0.275ns 0.366ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PC_in[2] PC_in[2]~clkctrl intrb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PC_in[2] {} PC_in[2]~combout {} PC_in[2]~clkctrl {} intrb~_emulated {} } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "WR PC_out\[1\] PB_MODE 16.202 ns register " "Info: tco from clock \"WR\" to destination pin \"PC_out\[1\]\" through register \"PB_MODE\" is 16.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 6.938 ns + Longest register " "Info: + Longest clock path from clock \"WR\" to source register is 6.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_V4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V4; Fanout = 5; CLK Node = 'WR'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.398 ns) 3.379 ns PC_CTRL 2 COMB LCCOMB_X16_Y21_N12 5 " "Info: 2: + IC(2.139 ns) + CELL(0.398 ns) = 3.379 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 5; COMB Node = 'PC_CTRL'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { WR PC_CTRL } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.000 ns) 5.389 ns PC_CTRL~clkctrl 3 COMB CLKCTRL_G11 12 " "Info: 3: + IC(2.010 ns) + CELL(0.000 ns) = 5.389 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'PC_CTRL~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { PC_CTRL PC_CTRL~clkctrl } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.938 ns PB_MODE 4 REG LCFF_X17_Y22_N31 14 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.938 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 25.61 % ) " "Info: Total cell delay = 1.777 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.161 ns ( 74.39 % ) " "Info: Total interconnect delay = 5.161 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { WR PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { WR {} WR~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 2.139ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.398ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.014 ns + Longest register pin " "Info: + Longest register to pin delay is 9.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PB_MODE 1 REG LCFF_X17_Y22_N31 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y22_N31; Fanout = 14; REG Node = 'PB_MODE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB_MODE } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns intrb~563 2 COMB LCCOMB_X17_Y22_N30 3 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 3; COMB Node = 'intrb~563'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { PB_MODE intrb~563 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.750 ns) 2.073 ns intrb~head_lut 3 COMB LOOP LCCOMB_X17_Y22_N12 8 " "Info: 3: + IC(0.000 ns) + CELL(1.750 ns) = 2.073 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 8; COMB LOOP Node = 'intrb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { intrb~563 intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.391 ns) 3.464 ns obfb~head_lut 4 COMB LOOP LCCOMB_X17_Y22_N18 3 " "Info: 4: + IC(0.000 ns) + CELL(1.391 ns) = 3.464 ns; Loc. = LCCOMB_X17_Y22_N18; Fanout = 3; COMB LOOP Node = 'obfb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "intrb~head_lut LCCOMB_X17_Y22_N12 " "Info: Loc. = LCCOMB_X17_Y22_N12; Node \"intrb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "intrb~565 LCCOMB_X17_Y22_N2 " "Info: Loc. = LCCOMB_X17_Y22_N2; Node \"intrb~565\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~head_lut LCCOMB_X17_Y22_N18 " "Info: Loc. = LCCOMB_X17_Y22_N18; Node \"obfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "obfb~171 LCCOMB_X17_Y22_N26 " "Info: Loc. = LCCOMB_X17_Y22_N26; Node \"obfb~171\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { intrb~565 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 78 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { obfb~171 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { intrb~head_lut obfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.275 ns) 4.438 ns PC_out~955 5 COMB LCCOMB_X16_Y22_N22 1 " "Info: 5: + IC(0.699 ns) + CELL(0.275 ns) = 4.438 ns; Loc. = LCCOMB_X16_Y22_N22; Fanout = 1; COMB Node = 'PC_out~955'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { obfb~head_lut PC_out~955 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(2.798 ns) 9.014 ns PC_out\[1\] 6 PIN PIN_B9 0 " "Info: 6: + IC(1.778 ns) + CELL(2.798 ns) = 9.014 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'PC_out\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.576 ns" { PC_out~955 PC_out[1] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.537 ns ( 72.52 % ) " "Info: Total cell delay = 6.537 ns ( 72.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.477 ns ( 27.48 % ) " "Info: Total interconnect delay = 2.477 ns ( 27.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.014 ns" { PB_MODE intrb~563 intrb~head_lut obfb~head_lut PC_out~955 PC_out[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.014 ns" { PB_MODE {} intrb~563 {} intrb~head_lut {} obfb~head_lut {} PC_out~955 {} PC_out[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.699ns 1.778ns } { 0.000ns 0.323ns 1.750ns 1.391ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { WR PC_CTRL PC_CTRL~clkctrl PB_MODE } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.938 ns" { WR {} WR~combout {} PC_CTRL {} PC_CTRL~clkctrl {} PB_MODE {} } { 0.000ns 0.000ns 2.139ns 2.010ns 1.012ns } { 0.000ns 0.842ns 0.398ns 0.000ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.014 ns" { PB_MODE intrb~563 intrb~head_lut obfb~head_lut PC_out~955 PC_out[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.014 ns" { PB_MODE {} intrb~563 {} intrb~head_lut {} obfb~head_lut {} PC_out~955 {} PC_out[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.699ns 1.778ns } { 0.000ns 0.323ns 1.750ns 1.391ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A0 pc3_en 15.442 ns Longest " "Info: Longest tpd from source pin \"A0\" to destination pin \"pc3_en\" is 15.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A0 1 CLK PIN_T7 25 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 25; CLK Node = 'A0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.930 ns) + CELL(0.398 ns) 8.160 ns PC_out~950 2 COMB LCCOMB_X16_Y22_N0 1 " "Info: 2: + IC(6.930 ns) + CELL(0.398 ns) = 8.160 ns; Loc. = LCCOMB_X16_Y22_N0; Fanout = 1; COMB Node = 'PC_out~950'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { A0 PC_out~950 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.419 ns) 8.820 ns PC_out~952 3 COMB LCCOMB_X16_Y22_N2 12 " "Info: 3: + IC(0.241 ns) + CELL(0.419 ns) = 8.820 ns; Loc. = LCCOMB_X16_Y22_N2; Fanout = 12; COMB Node = 'PC_out~952'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { PC_out~950 PC_out~952 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.437 ns) 10.494 ns pc3_en~84 4 COMB LCCOMB_X16_Y21_N10 3 " "Info: 4: + IC(1.237 ns) + CELL(0.437 ns) = 10.494 ns; Loc. = LCCOMB_X16_Y21_N10; Fanout = 3; COMB Node = 'pc3_en~84'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { PC_out~952 pc3_en~84 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(2.808 ns) 15.442 ns pc3_en 5 PIN PIN_B7 0 " "Info: 5: + IC(2.140 ns) + CELL(2.808 ns) = 15.442 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'pc3_en'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { pc3_en~84 pc3_en } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.894 ns ( 31.69 % ) " "Info: Total cell delay = 4.894 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.548 ns ( 68.31 % ) " "Info: Total interconnect delay = 10.548 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.442 ns" { A0 PC_out~950 PC_out~952 pc3_en~84 pc3_en } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.442 ns" { A0 {} A0~combout {} PC_out~950 {} PC_out~952 {} pc3_en~84 {} pc3_en {} } { 0.000ns 0.000ns 6.930ns 0.241ns 1.237ns 2.140ns } { 0.000ns 0.832ns 0.398ns 0.419ns 0.437ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ibfb~_emulated PC_in\[2\] CS 3.869 ns register " "Info: th for register \"ibfb~_emulated\" (data pin = \"PC_in\[2\]\", clock pin = \"CS\") is 3.869 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 6.511 ns + Longest register " "Info: + Longest clock path from clock \"CS\" to destination register is 6.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CS 1 CLK PIN_P3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 3; CLK Node = 'CS'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.275 ns) 2.585 ns d_en~423 2 COMB LCCOMB_X16_Y21_N8 3 " "Info: 2: + IC(1.468 ns) + CELL(0.275 ns) = 2.585 ns; Loc. = LCCOMB_X16_Y21_N8; Fanout = 3; COMB Node = 'd_en~423'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { CS d_en~423 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 3.473 ns PB_BUS~25 3 COMB LCCOMB_X17_Y22_N14 4 " "Info: 3: + IC(0.738 ns) + CELL(0.150 ns) = 3.473 ns; Loc. = LCCOMB_X17_Y22_N14; Fanout = 4; COMB Node = 'PB_BUS~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { d_en~423 PB_BUS~25 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.398 ns) 5.554 ns PB_BUS_new 4 COMB LCCOMB_X17_Y22_N10 1 " "Info: 4: + IC(1.683 ns) + CELL(0.398 ns) = 5.554 ns; Loc. = LCCOMB_X17_Y22_N10; Fanout = 1; COMB Node = 'PB_BUS_new'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { PB_BUS~25 PB_BUS_new } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.537 ns) 6.511 ns ibfb~_emulated 5 REG LCFF_X16_Y22_N25 3 " "Info: 5: + IC(0.420 ns) + CELL(0.537 ns) = 6.511 ns; Loc. = LCFF_X16_Y22_N25; Fanout = 3; REG Node = 'ibfb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { PB_BUS_new ibfb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 33.82 % ) " "Info: Total cell delay = 2.202 ns ( 33.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.309 ns ( 66.18 % ) " "Info: Total interconnect delay = 4.309 ns ( 66.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.511 ns" { CS d_en~423 PB_BUS~25 PB_BUS_new ibfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.511 ns" { CS {} CS~combout {} d_en~423 {} PB_BUS~25 {} PB_BUS_new {} ibfb~_emulated {} } { 0.000ns 0.000ns 1.468ns 0.738ns 1.683ns 0.420ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.398ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.908 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PC_in\[2\] 1 CLK PIN_P1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 6; CLK Node = 'PC_in\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.415 ns) 2.414 ns ibfb~head_lut 2 COMB LOOP LCCOMB_X16_Y22_N6 3 " "Info: 2: + IC(0.000 ns) + CELL(1.415 ns) = 2.414 ns; Loc. = LCCOMB_X16_Y22_N6; Fanout = 3; COMB LOOP Node = 'ibfb~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "ibfb~head_lut LCCOMB_X16_Y22_N6 " "Info: Loc. = LCCOMB_X16_Y22_N6; Node \"ibfb~head_lut\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ibfb~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "ibfb~166 LCCOMB_X16_Y22_N20 " "Info: Loc. = LCCOMB_X16_Y22_N20; Node \"ibfb~166\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ibfb~166 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ibfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ibfb~166 } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { PC_in[2] ibfb~head_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.824 ns ibfb~data_lut 3 COMB LCCOMB_X16_Y22_N24 1 " "Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 2.824 ns; Loc. = LCCOMB_X16_Y22_N24; Fanout = 1; COMB Node = 'ibfb~data_lut'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ibfb~head_lut ibfb~data_lut } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.908 ns ibfb~_emulated 4 REG LCFF_X16_Y22_N25 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.908 ns; Loc. = LCFF_X16_Y22_N25; Fanout = 3; REG Node = 'ibfb~_emulated'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ibfb~data_lut ibfb~_emulated } "NODE_NAME" } } { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.648 ns ( 91.06 % ) " "Info: Total cell delay = 2.648 ns ( 91.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.260 ns ( 8.94 % ) " "Info: Total interconnect delay = 0.260 ns ( 8.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { PC_in[2] ibfb~head_lut ibfb~data_lut ibfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { PC_in[2] {} PC_in[2]~combout {} ibfb~head_lut {} ibfb~data_lut {} ibfb~_emulated {} } { 0.000ns 0.000ns 0.000ns 0.260ns 0.000ns } { 0.000ns 0.999ns 1.415ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.511 ns" { CS d_en~423 PB_BUS~25 PB_BUS_new ibfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.511 ns" { CS {} CS~combout {} d_en~423 {} PB_BUS~25 {} PB_BUS_new {} ibfb~_emulated {} } { 0.000ns 0.000ns 1.468ns 0.738ns 1.683ns 0.420ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.398ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { PC_in[2] ibfb~head_lut ibfb~data_lut ibfb~_emulated } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.908 ns" { PC_in[2] {} PC_in[2]~combout {} ibfb~head_lut {} ibfb~data_lut {} ibfb~_emulated {} } { 0.000ns 0.000ns 0.000ns 0.260ns 0.000ns } { 0.000ns 0.999ns 1.415ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 33 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Allocated 180 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 11:10:28 2010 " "Info: Processing ended: Wed Jun 16 11:10:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Info: Quartus II Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
