Reading C:/modelsim_dlx64_10.7b/tcl/vsim/pref.tcl

# 10.7b

# vsim -c tb_SimplifiedMIPSProcessor -do "modelsim_framework.do" 
# Start time: 21:03:38 on Nov 12,2019
# //  ModelSim DE-64 10.7b Jun  8 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_simplifiedmipsprocessor(mixed)
# Loading work.opcode_t
# Loading work.mips_processor(structure)
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)
# Loading work.zero_extender(dataflow)
# Loading work.sign_extender(dataflow)
# Loading work.invg(dataflow)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.control_unit(structure)
# Loading work.register_array_t
# Loading work.register_file(structure)
# Loading work.n_bit_register(structure)
# Loading work.decoder_5_to_32(structure)
# Loading work.mux_32_1(dataflow)
# Loading work.alu(structure)
# Loading work.barrel_shifter(structure)
# Loading work.mux2_structure_generic(structure)
# Loading work.andg2(dataflow)
# Loading work.org2(dataflow)
# Loading work.mux2_structure(structure)
# Loading work.alu_single_bit(mixed)
# Loading work.full_adder_structure(structure)
# Loading work.xorg2(dataflow)
# Loading work.pc_register(structure)
# Loading work.full_adder_structure_generic(structure)
# do modelsim_framework.do
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 5 (4 downto 0). Right is 2 (4 downto 3).
#    Time: 0 ns  Iteration: 0  Process: /tb_simplifiedmipsprocessor/MySimplifiedMIPSProcess/alu_compute/line__69 File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd
# Fatal error in Architecture structure at U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd line 69
# 
# HDL call sequence:
# Stopped at U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd 69 Architecture structure
# 
# End time: 21:03:39 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
