

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Fri May  6 10:40:37 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       34|  0.290 us|  0.340 us|   30|   35|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_49_1  |        5|        5|         3|          1|          1|     4|       yes|
        |- VITIS_LOOP_68_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    417|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    771|    -|
|Memory           |        0|    -|      64|      4|    -|
|Multiplexer      |        -|    -|       -|    715|    -|
|Register         |        -|    -|     955|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1367|   1907|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |mux_42_32_1_1_U3                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U5                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  771|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_len_slot_arr_U  |row_len_slot_arr  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_892_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln113_2_fu_904_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln113_3_fu_916_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln113_fu_880_p2      |         +|   0|  0|  39|          32|           2|
    |add_ln25_fu_420_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln49_fu_560_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln58_fu_656_p2       |         +|   0|  0|  11|           3|           3|
    |add_ln59_fu_661_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln68_fu_695_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln86_fu_771_p2       |         +|   0|  0|  11|           3|           3|
    |add_ln87_fu_782_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln91_fu_844_p2       |         +|   0|  0|  39|          32|           1|
    |sub_ln58_fu_642_p2       |         -|   0|  0|  11|           1|           3|
    |icmp_ln25_fu_426_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln49_fu_566_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln55_fu_620_p2      |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln68_fu_701_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln80_fu_731_p2      |      icmp|   0|  0|  18|          32|           1|
    |or_ln37_fu_445_p2        |        or|   0|  0|   4|           4|           1|
    |select_ln58_fu_648_p3    |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 417|         324|          48|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  113|         23|    1|         23|
    |ap_enable_reg_pp1_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                     |   14|          3|    1|          3|
    |ap_sig_allocacmp_slot_row_counter_0_load_1  |    9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_1_load_1  |    9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_2_load_1  |    9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_3_load_1  |    9|          2|   32|         64|
    |grp_fu_348_p0                               |   25|          5|   32|        160|
    |grp_fu_348_p1                               |   25|          5|   32|        160|
    |grp_fu_352_p0                               |   25|          5|   32|        160|
    |grp_fu_352_p1                               |   25|          5|   32|        160|
    |grp_load_fu_380_p1                          |   14|          3|   32|         96|
    |grp_load_fu_384_p1                          |   14|          3|   32|         96|
    |grp_load_fu_388_p1                          |   14|          3|   32|         96|
    |grp_load_fu_392_p1                          |   14|          3|   32|         96|
    |inp_vec_address0                            |   25|          5|    3|         15|
    |max_row_id                                  |    9|          2|   32|         64|
    |output_vec_address0                         |   25|          5|    3|         15|
    |output_vec_d0                               |   25|          5|   32|        160|
    |row_len_slot_arr_address0                   |   14|          3|    3|          9|
    |row_len_slot_arr_address1                   |   14|          3|    3|          9|
    |row_len_slot_arr_d0                         |   14|          3|   32|         96|
    |slot_counter_0                              |    9|          2|   32|         64|
    |slot_counter_1                              |    9|          2|   32|         64|
    |slot_counter_2                              |    9|          2|   32|         64|
    |slot_counter_3                              |    9|          2|   32|         64|
    |slot_data_arr_address0                      |   25|          5|    2|         10|
    |slot_id1_reg_326                            |    9|          2|    3|          6|
    |slot_id2_reg_337                            |    9|          2|    3|          6|
    |slot_id_reg_315                             |    9|          2|    3|          6|
    |slot_res_arr_0                              |    9|          2|   32|         64|
    |slot_res_arr_1                              |    9|          2|   32|         64|
    |slot_res_arr_2                              |    9|          2|   32|         64|
    |slot_res_arr_3                              |    9|          2|   32|         64|
    |slot_row_counter_0                          |   14|          3|   32|         96|
    |slot_row_counter_1                          |   14|          3|   32|         96|
    |slot_row_counter_2                          |   14|          3|   32|         96|
    |slot_row_counter_3                          |   14|          3|   32|         96|
    |slot_row_id_0                               |    9|          2|    3|          6|
    |slot_row_id_1                               |    9|          2|    3|          6|
    |slot_row_id_2                               |    9|          2|    3|          6|
    |slot_row_id_3                               |    9|          2|    3|          6|
    |slot_row_len_id_0                           |    9|          2|   32|         64|
    |slot_row_len_id_1                           |    9|          2|   32|         64|
    |slot_row_len_id_2                           |    9|          2|   32|         64|
    |slot_row_len_id_3                           |    9|          2|   32|         64|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  715|        151| 1031|       2882|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln58_reg_1148               |   3|   0|    3|          0|
    |ap_CS_fsm                       |  22|   0|   22|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1         |   1|   0|    1|          0|
    |icmp_ln55_reg_1144              |   1|   0|    1|          0|
    |icmp_ln80_reg_1166              |   1|   0|    1|          0|
    |max_row_id                      |  32|   0|   32|          0|
    |mul_1_i_reg_1283                |  32|   0|   32|          0|
    |mul_2_i_reg_1291                |  32|   0|   32|          0|
    |mul_3_i_reg_1299                |  32|   0|   32|          0|
    |mul_i_reg_1265                  |  32|   0|   32|          0|
    |reg_406                         |  32|   0|   32|          0|
    |reg_410                         |  32|   0|   32|          0|
    |shl_ln49_reg_1129               |   2|   0|    3|          1|
    |slot_arr_row_len_load_reg_1139  |  32|   0|   32|          0|
    |slot_counter_0                  |  32|   0|   32|          0|
    |slot_counter_1                  |  32|   0|   32|          0|
    |slot_counter_2                  |  32|   0|   32|          0|
    |slot_counter_3                  |  32|   0|   32|          0|
    |slot_id1_reg_326                |   3|   0|    3|          0|
    |slot_id2_reg_337                |   3|   0|    3|          0|
    |slot_id_reg_315                 |   3|   0|    3|          0|
    |slot_res_arr_0                  |  32|   0|   32|          0|
    |slot_res_arr_1                  |  32|   0|   32|          0|
    |slot_res_arr_2                  |  32|   0|   32|          0|
    |slot_res_arr_3                  |  32|   0|   32|          0|
    |slot_row_counter_0              |  32|   0|   32|          0|
    |slot_row_counter_1              |  32|   0|   32|          0|
    |slot_row_counter_2              |  32|   0|   32|          0|
    |slot_row_counter_3              |  32|   0|   32|          0|
    |slot_row_id_0                   |   3|   0|    3|          0|
    |slot_row_id_1                   |   3|   0|    3|          0|
    |slot_row_id_2                   |   3|   0|    3|          0|
    |slot_row_id_3                   |   3|   0|    3|          0|
    |slot_row_len_id_0               |  32|   0|   32|          0|
    |slot_row_len_id_1               |  32|   0|   32|          0|
    |slot_row_len_id_2               |  32|   0|   32|          0|
    |slot_row_len_id_3               |  32|   0|   32|          0|
    |trunc_ln106_1_reg_1195          |  32|   0|   32|          0|
    |trunc_ln106_2_reg_1220          |  32|   0|   32|          0|
    |trunc_ln106_3_reg_1245          |  32|   0|   32|          0|
    |trunc_ln106_reg_1180            |  32|   0|   32|          0|
    |trunc_ln58_reg_1124             |   2|   0|    2|          0|
    |trunc_ln86_reg_1162             |   2|   0|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 955|   0|  956|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|cmd_start                  |   in|    1|     ap_none|            cmd_start|        scalar|
|inp_vec_address0           |  out|    3|   ap_memory|              inp_vec|         array|
|inp_vec_ce0                |  out|    1|   ap_memory|              inp_vec|         array|
|inp_vec_q0                 |   in|   32|   ap_memory|              inp_vec|         array|
|slot_data_arr_address0     |  out|    2|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_ce0          |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_q0           |   in|   64|   ap_memory|        slot_data_arr|         array|
|slot_arr_row_len_address0  |  out|    2|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_ce0       |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_q0        |   in|   32|   ap_memory|     slot_arr_row_len|         array|
|output_vec_address0        |  out|    3|   ap_memory|           output_vec|         array|
|output_vec_ce0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_we0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_d0              |  out|   32|   ap_memory|           output_vec|         array|
+---------------------------+-----+-----+------------+---------------------+--------------+

