// Seed: 3078970702
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output supply0 id_4
);
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wor id_6,
    output wor id_7,
    output wire id_8,
    output tri1 id_9,
    input supply0 id_10
);
  assign id_7 = 1'h0;
  always @(posedge id_3, posedge id_3) begin
    if (1'b0) id_1 <= 1;
  end
  wand id_12 = 1'b0;
  module_0(
      id_10, id_4, id_4, id_5, id_6
  );
endmodule
